###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Mon Mar 14 07:37:23 2022
#  Design:            cpu_z80
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (3.030 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.020
            Slack:=          3.030
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.154   0.219    0.877  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3375/Q                              -      B->Q   F     AND2X1          1  0.207   0.193    1.070  
  CPU_REGS_regs_lo_n_22                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q   F     OR2X1           1  0.082   0.150    1.220  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D      F     DLLQX1          1  0.059   0.000    1.220  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 2: MET (3.036 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.014
            Slack:=          3.036
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.154   0.219    0.877  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3381/Q                              -      B->Q   F     AND2X1          1  0.207   0.188    1.065  
  CPU_REGS_regs_lo_n_18                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q   F     OR2X1           1  0.076   0.149    1.214  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D      F     DLLQX1          1  0.059   0.000    1.214  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 3: MET (3.043 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.007
            Slack:=          3.043
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.154   0.219    0.877  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3389/Q                              -      AN->Q  F     NO2I1X1         1  0.207   0.172    1.049  
  CPU_REGS_regs_lo_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q   F     OR2X1           1  0.091   0.158    1.207  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D      F     DLLQX1          1  0.065   0.000    1.207  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 4: MET (3.043 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.007
            Slack:=          3.043
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.154   0.219    0.877  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3384/Q                              -      AN->Q  F     NO2I1X1         1  0.207   0.175    1.052  
  CPU_REGS_regs_lo_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q   F     OR2X1           1  0.096   0.155    1.207  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D      F     DLLQX1          1  0.061   0.000    1.207  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 5: MET (3.046 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.004
            Slack:=          3.046
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.154   0.219    0.877  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3393/Q                              -      B->Q   F     AND2X1          1  0.207   0.176    1.054  
  CPU_REGS_regs_lo_n_26                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q   F     OR2X1           1  0.062   0.151    1.204  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D      F     DLLQX1          1  0.064   0.000    1.204  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 6: MET (3.060 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.990
            Slack:=          3.060
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.154   0.219    0.877  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3388/Q                              -      B->Q   F     AND2X1          1  0.207   0.165    1.042  
  CPU_REGS_regs_lo_n_14                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q   F     OR2X1           1  0.050   0.148    1.190  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D      F     DLLQX1          1  0.064   0.000    1.190  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 7: MET (3.092 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.958
            Slack:=          3.092
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.279   0.283    0.910  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3372/Q                              -      B->Q   F     NO2X1           1  0.370   0.085    0.994  
  CPU_REGS_regs_hi_n_20                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q   F     OR2X1           1  0.111   0.164    1.158  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D      F     DLLQX1          1  0.066   0.000    1.158  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 8: MET (3.095 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.955
            Slack:=          3.095
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.279   0.284    0.910  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3383/Q                              -      B->Q   F     NO2X1           1  0.370   0.082    0.992  
  CPU_REGS_regs_hi_n_28                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q   F     OR2X1           1  0.109   0.163    1.155  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D      F     DLLQX1          1  0.067   0.000    1.155  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 9: MET (3.100 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.950
            Slack:=          3.100
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.279   0.284    0.910  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3376/Q                              -      B->Q   F     NO2X1           1  0.370   0.086    0.996  
  CPU_REGS_regs_hi_n_32                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q   F     OR2X1           1  0.112   0.154    1.150  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D      F     DLLQX1          1  0.055   0.000    1.150  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 10: MET (3.102 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.948
            Slack:=          3.102
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                  -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                      -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                       -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                     -      B->Q  F     AND2X1          3  0.257   0.257    0.657  
  CPU_REGS_n_8509                       -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3371/Q                      -      A->Q  F     AND2X1          2  0.154   0.180    0.837  
  CPU_REGS_n_138                        -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3343/Q                      -      C->Q  F     AO21X1          1  0.108   0.166    1.003  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.145    1.148  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.148  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                    -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                    -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------------
Path 11: MET (3.102 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.948
            Slack:=          3.102
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.154   0.226    0.884  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3374/Q                              -      B->Q  F     NO2X1           1  0.352   0.106    0.990  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.130   0.158    1.148  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.148  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 12: MET (3.106 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.944
            Slack:=          3.106
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.279   0.283    0.909  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3378/Q                              -      B->Q   F     NO2X1           1  0.370   0.078    0.988  
  CPU_REGS_regs_hi_n_16                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q   F     OR2X1           1  0.105   0.156    1.144  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D      F     DLLQX1          1  0.060   0.000    1.144  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 13: MET (3.106 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.944
            Slack:=          3.106
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.279   0.283    0.910  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3391/Q                              -      B->Q   F     NO2I1X1         1  0.370   0.081    0.990  
  CPU_REGS_regs_hi_n_24                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q   F     OR2X1           1  0.108   0.154    1.144  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D      F     DLLQX1          1  0.056   0.000    1.144  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 14: MET (3.109 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.941
            Slack:=          3.109
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.279   0.283    0.909  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3385/Q                              -      B->Q   F     NO2I1X1         1  0.370   0.078    0.988  
  CPU_REGS_regs_hi_n_12                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q   F     OR2X1           1  0.106   0.153    1.141  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D      F     DLLQX1          1  0.056   0.000    1.141  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 15: MET (3.118 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.932
            Slack:=          3.118
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.279   0.284    0.910  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3395/Q                              -      A->Q   F     NO2X1           1  0.370   0.062    0.972  
  CPU_REGS_regs_hi_n_36                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q   F     OR2X1           1  0.112   0.160    1.132  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D      F     DLLQX1          1  0.063   0.000    1.132  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 16: MET (3.135 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.915
            Slack:=          3.135
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.154   0.226    0.884  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q                              -      A->Q  F     NO2X1           1  0.352   0.068    0.952  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  F     OR2X1           1  0.117   0.162    1.115  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     F     DLLQX1          1  0.063   0.000    1.115  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 17: MET (3.140 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.910
            Slack:=          3.140
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.154   0.226    0.884  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3387/Q                              -      B->Q  F     NO2I1X1         1  0.352   0.071    0.955  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.097   0.155    1.110  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.110  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 18: MET (3.148 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.902
            Slack:=          3.148
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.154   0.226    0.884  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3394/Q                              -      B->Q  F     NO2I1X1         1  0.352   0.068    0.952  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.093   0.150    1.102  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.102  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 19: MET (3.149 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.901
            Slack:=          3.149
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.154   0.226    0.884  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3397/Q                              -      B->Q  F     NO2X1           1  0.352   0.068    0.952  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.092   0.149    1.101  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.101  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 20: MET (3.161 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.889
            Slack:=          3.161
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.154   0.226    0.884  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3377/Q                              -      A->Q  F     NO2X1           1  0.352   0.055    0.939  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.089   0.150    1.089  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.089  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 21: MET (3.174 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.876
            Slack:=          3.174
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.257   0.258    0.658  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.154   0.226    0.884  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3380/Q                              -      A->Q  F     NO2X1           1  0.352   0.046    0.930  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.081   0.146    1.076  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.054   0.000    1.076  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 22: MET (3.174 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.876
            Slack:=          3.174
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q   F     NO2X1           6  0.279   0.123    0.750  
  CPU_REGS_n_8449                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3382/Q                              -      AN->Q  F     NO2I1X1         1  0.193   0.173    0.922  
  CPU_REGS_regs_hi_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q   F     OR2X1           1  0.098   0.153    1.076  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D      F     DLLQX1          1  0.058   0.000    1.076  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 23: MET (3.189 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.861
            Slack:=          3.189
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q   F     NO2X1           6  0.279   0.124    0.750  
  CPU_REGS_n_8449                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3390/Q                              -      AN->Q  F     NO2I1X1         1  0.193   0.159    0.909  
  CPU_REGS_regs_hi_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q   F     OR2X1           1  0.080   0.152    1.061  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D      F     DLLQX1          1  0.062   0.000    1.061  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 24: MET (3.190 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.860
            Slack:=          3.190
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.257   0.226    0.627  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.279   0.123    0.750  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3392/Q                              -      B->Q  F     AND2X1          1  0.193   0.165    0.915  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  F     OR2X1           1  0.054   0.145    1.060  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.060  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 25: MET (3.191 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.859
            Slack:=          3.191
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.279   0.123    0.750  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3386/Q                              -      B->Q  F     AND2X1          1  0.193   0.163    0.913  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  F     OR2X1           1  0.052   0.146    1.059  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.059  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 26: MET (3.198 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.852
            Slack:=          3.198
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.257   0.226    0.626  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.279   0.124    0.750  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3379/Q                              -      B->Q  F     AND2X1          1  0.193   0.157    0.907  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  F     OR2X1           1  0.045   0.145    1.052  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.052  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 27: MET (3.199 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.851
            Slack:=          3.199
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.257   0.226    0.627  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.279   0.123    0.750  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3373/Q                              -      B->Q  F     AND2X1          1  0.193   0.156    0.906  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  F     OR2X1           1  0.044   0.145    1.051  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.051  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 28: MET (3.238 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.812
            Slack:=          3.238
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.197    0.398  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  g32985/Q                    -      B->Q  F     AND2X1          2  0.257   0.209    0.608  
  n_1019                      -      -     -     (net)           2      -       -        -  
  g12057/Q                    -      A->Q  R     INX1            1  0.086   0.047    0.655  
  n_76                        -      -     -     (net)           1      -       -        -  
  g12039/Q                    -      C->Q  F     ON21X1          2  0.052   0.063    0.718  
  n_1046                      -      -     -     (net)           2      -       -        -  
  g12038/Q                    -      A->Q  F     OR2X1           1  0.095   0.148    0.866  
  n_1044                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.054   0.146    1.012  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.012  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.200       -    4.250  
  RC_CG_HIER_INST4/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 29: MET (3.382 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.668
            Slack:=          3.382
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.197    0.399  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  g32985/Q                    -      B->Q  F     AND2X1          2  0.257   0.209    0.608  
  n_1019                      -      -     -     (net)           2      -       -        -  
  g12057/Q                    -      A->Q  R     INX1            1  0.086   0.047    0.655  
  n_76                        -      -     -     (net)           1      -       -        -  
  g12039/Q                    -      C->Q  F     ON21X1          2  0.052   0.063    0.718  
  n_1046                      -      -     -     (net)           2      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.095   0.150    0.868  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.868  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.200       -    4.250  
  RC_CG_HIER_INST3/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 30: MET (3.496 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.554
            Slack:=          3.496
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                     -      A->Q  F     INX1            9  0.207   0.197    0.398  
  CPU_REGS_n_8572                      -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3420/Q                     -      C->Q  F     AND3X1          1  0.257   0.210    0.608  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.058   0.146    0.754  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.754  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 31: MET (3.526 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.524
            Slack:=          3.526
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.197    0.398  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  g32289/Q                    -      C->Q  F     OA21X1          1  0.257   0.155    0.553  
  n_1045                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.067   0.171    0.724  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.085   0.001    0.724  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.200       -    4.250  
  RC_CG_HIER_INST2/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 32: MET (3.532 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.518
            Slack:=          3.532
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                     -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                      -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3442/Q                     -      B->Q  F     AND2X1          1  0.257   0.175    0.575  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  F     OR2X1           1  0.047   0.143    0.718  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    0.718  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 33: MET (3.548 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.502
            Slack:=          3.548
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                     -      A->Q  F     INX1            9  0.207   0.198    0.400  
  CPU_REGS_n_8572                      -      -     -     (net)           9      -       -        -  
  g33710/Q                             -      C->Q  F     OA21X1          1  0.257   0.155    0.554  
  n_1228                               -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.067   0.148    0.702  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.702  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 34: MET (3.652 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.398
            Slack:=          3.652
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.197    0.398  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.257   0.200    0.598  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.066   0.000    0.598  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.200       -    4.250  
  RC_CG_HIER_INST1/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 35: MET (3.718 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.332
            Slack:=          3.718
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)      10  0.135   0.001    0.201  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  g33642/Q                             -      C->Q  R     AN211X1         1  0.135   0.195    0.396  
  n_1213                               -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  R     OR2X1           1  0.276   0.136    0.532  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     R     DLLQX1          1  0.079   0.000    0.532  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 36: MET (3.798 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.252
            Slack:=          3.798
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)      10  0.135   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3419/Q                     -      C->Q  R     NO3I1X1         1  0.135   0.134    0.335  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.156   0.117    0.452  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.066   0.000    0.452  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.200       -    4.250  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      -    F     DLLQX1         75  0.200   0.000    4.250  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 37: MET (7.124 ns) Setup Check with Pin FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.495
    Required Time:=          8.005
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.682
            Slack:=          7.124
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point      Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  WAIT              -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT              -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q  -      A->Q  F     INX1            9  0.207   0.197    0.398  
  CPU_REGS_n_8572   -      -     -     (net)           9      -       -        -  
  g32985/Q          -      B->Q  F     AND2X1          2  0.257   0.209    0.608  
  n_1019            -      -     -     (net)           2      -       -        -  
  g12828/Q          -      B->Q  R     NO2X1           1  0.086   0.082    0.690  
  n_28              -      -     -     (net)           1      -       -        -  
  g12811/Q          -      A->Q  F     NO2X1           1  0.101   0.046    0.736  
  n_42              -      -     -     (net)           1      -       -        -  
  g12793/Q          -      D->Q  R     AN31X1          1  0.066   0.146    0.882  
  n_55              -      -     -     (net)           1      -       -        -  
  FNMI_reg/SE       -      SE    R     SDFRQX1         1  0.224   0.000    0.882  
#-------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                     -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/g12/Q  -      A->Q  R     AND2X1         18  0.200   0.000    8.500  
  rc_gclk                 -      -     -     (net)          18      -       -        -  
  FNMI_reg/C              -      C     R     SDFRQX1        18  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------
Path 38: MET (7.179 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.494
    Required Time:=          8.006
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.627
            Slack:=          7.179
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  F     (arrival)      10  0.135   0.002    0.202  
  WAIT                  -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q      -      A->Q  R     INX1            9  0.135   0.199    0.401  
  CPU_REGS_n_8572       -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q     -      B->Q  R     AND2X1          3  0.297   0.238    0.638  
  CPU_REGS_n_8509       -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3371/Q      -      A->Q  R     AND2X1          2  0.287   0.189    0.827  
  CPU_REGS_n_138        -      -     -     (net)           2      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX1         2  0.191   0.001    0.827  
#-----------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------
# Timing Point         Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------
  CLK                  -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_r_reg[7]/C  -      -    R     SDFRQX1        75  0.200   0.000    8.500  
  CLK                  -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------
Path 39: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[9][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[9][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.645
            Slack:=          7.514
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.475    0.845  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.845  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2153             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[7][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[7][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.645
            Slack:=          7.514
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.475    0.845  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.845  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2149             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[11][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[11][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.645
            Slack:=          7.514
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[7]                               -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                               -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                    -      B->Q   R     AND2X1          2  0.207   0.169    0.370  
  CPU_REGS_n_4821                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                    -      C->Q   R     AO21X1         13  0.168   0.475    0.845  
  CPU_REGS_n_4696                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[11][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.845  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2145             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[11][7]/C        -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[4][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[4][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.645
            Slack:=          7.514
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.370  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.475    0.845  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.845  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2139             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[5][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[5][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.645
            Slack:=          7.514
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.370  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.475    0.845  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.845  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2141             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[3][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[3][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.644
            Slack:=          7.514
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.475    0.844  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.844  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2135             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[12][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[12][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.644
            Slack:=          7.514
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[7]                               -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                               -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                    -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                    -      C->Q   R     AO21X1         13  0.168   0.475    0.844  
  CPU_REGS_n_4696                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.844  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2131             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][7]/C        -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[8][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[8][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.644
            Slack:=          7.514
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.475    0.844  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.844  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2151             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (7.514 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[1][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[1][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.644
            Slack:=          7.514
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.475    0.844  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][7]/D  -      D      R     DFRQX1         13  0.729   0.008    0.844  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2157             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (7.515 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[10][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[10][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.644
            Slack:=          7.515
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[7]                               -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                               -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                    -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                    -      C->Q   R     AO21X1         13  0.168   0.474    0.844  
  CPU_REGS_n_4696                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[10][7]/D  -      D      R     DFRQX1         13  0.729   0.007    0.844  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2129             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[10][7]/C        -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (7.515 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[0][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[0][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.644
            Slack:=          7.515
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.369  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.474    0.844  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][7]/D  -      D      R     DFRQX1         13  0.729   0.007    0.844  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk                  -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (7.515 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[6][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.142
    Required Time:=          8.358
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.643
            Slack:=          7.515
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.169    0.370  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.168   0.474    0.843  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][7]/D  -      D      R     DFRQX1         13  0.729   0.007    0.843  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.200   0.000    8.500  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q  R     AND2X1          8  0.200   0.000    8.500  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][7]/C         -      C     R     DFRQX1          8  0.200   0.000    8.500  
#-------------------------------------------------------------------------------------------------------

