  • Index
  • December 2023

VCVTPD2PH — Convert Packed Double Precision FP Values to Packed FP16 Values

 Instruction En Bit Mode Flag Support Instruction En Bit Mode Flag Support 64/32 CPUID Feature Instruction En Bit Mode Flag CPUID Feature Instruction En
Bit Mode Flag Op/ 64/32 CPUID Feature Instruction En Bit Mode Flag 64/32 CPUID Feature Instruction En Bit Mode Flag CPUID Feature Instruction En Bit Mode   Support                                              Description
                                                              Flag Op/ 64/32 CPUID Feature
                                                                                                                                                                    AVX512-FP16 Convert two packed double precision floating-point values in xmm2/m128/m64bcst
EVEX.128.66.MAP5.W1 5A /r VCVTPD2PH xmm1{k1}{z}, xmm2/m128/m64bcst                                                                                        A V/V     AVX512VL    to two packed FP16 values, and store the result in xmm1 subject to writemask
                                                                                                                                                                                k1.
                                                                                                                                                                    AVX512-FP16 Convert four packed double precision floating-point values in ymm2/m256/
EVEX.256.66.MAP5.W1 5A /r VCVTPD2PH xmm1{k1}{z}, ymm2/m256/m64bcst                                                                                        A V/V     AVX512VL    m64bcst to four packed FP16 values, and store the result in xmm1 subject to
                                                                                                                                                                                writemask k1.
                                                                                                                                                                                Convert eight packed double precision floating-point values in zmm2/m512/
EVEX.512.66.MAP5.W1 5A /r VCVTPD2PH xmm1{k1}{z}, zmm2/m512/m64bcst {er}                                                                                   A V/V     AVX512-FP16 m64bcst to eight packed FP16 values, and store the result in ymm1 subject to
                                                                                                                                                                                writemask k1.

Instruction Operand Encoding ¶

Op/En Tuple   Operand 1      Operand 2    Operand 3 Operand 4
A     Full  ModRM:reg (w)  ModRM:r/m (r)  N/A       N/A

Description ¶

This instruction converts two, four, or eight packed double precision floating-point values in the source operand (second operand) to two, four, or eight packed FP16 values in the destination operand (first operand). When a conversion is inexact, the
value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits.

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasts from a 64-bit memory location. The destination operand is a XMM register conditionally updated with writemask
k1. The upper bits (MAXVL-1:128/64/32) of the corresponding destination are zeroed.

EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

This instruction uses MXCSR.DAZ for handling FP64 inputs. FP16 outputs can be normal or denormal, and are not conditionally flushed to zero.

