;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000040
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000040
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x10000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 16
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; EZI2C_1
EZI2C_1_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_1_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
EZI2C_1_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
EZI2C_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_1_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
EZI2C_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_1_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
EZI2C_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_1_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
EZI2C_1_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
EZI2C_1_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
EZI2C_1_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
EZI2C_1_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
EZI2C_1_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
EZI2C_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_1_SCB__SS0_POSISTION EQU 0
EZI2C_1_SCB__SS1_POSISTION EQU 1
EZI2C_1_SCB__SS2_POSISTION EQU 2
EZI2C_1_SCB__SS3_POSISTION EQU 3
EZI2C_1_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
EZI2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_1_SCB_IRQ__INTC_MASK EQU 0x200
EZI2C_1_SCB_IRQ__INTC_NUMBER EQU 9
EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
EZI2C_1_SCBCLK__DIV_ID EQU 0x00000041
EZI2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
EZI2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_1_scl__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_1_scl__0__HSIOM_GPIO EQU 0
EZI2C_1_scl__0__HSIOM_I2C EQU 14
EZI2C_1_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_1_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_1_scl__0__HSIOM_SHIFT EQU 0
EZI2C_1_scl__0__HSIOM_SPI EQU 15
EZI2C_1_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_1_scl__0__HSIOM_UART EQU 9
EZI2C_1_scl__0__HSIOM_UART_RX EQU 9
EZI2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_scl__0__MASK EQU 0x01
EZI2C_1_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_1_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_1_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_1_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_1_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_1_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_1_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_1_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_1_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_1_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_1_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_1_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_1_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_1_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_1_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_1_scl__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_1_scl__0__PORT EQU 3
EZI2C_1_scl__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_1_scl__0__SHIFT EQU 0
EZI2C_1_scl__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_1_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_1_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_1_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_scl__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_scl__MASK EQU 0x01
EZI2C_1_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_1_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_1_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_1_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_1_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_1_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_1_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_1_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_1_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_1_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_1_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_1_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_1_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_1_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_1_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_1_scl__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_1_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_1_scl__PORT EQU 3
EZI2C_1_scl__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_1_scl__SHIFT EQU 0
EZI2C_1_sda__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_1_sda__0__HSIOM_GPIO EQU 0
EZI2C_1_sda__0__HSIOM_I2C EQU 14
EZI2C_1_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_1_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_1_sda__0__HSIOM_SHIFT EQU 4
EZI2C_1_sda__0__HSIOM_SPI EQU 15
EZI2C_1_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_1_sda__0__HSIOM_UART EQU 9
EZI2C_1_sda__0__HSIOM_UART_TX EQU 9
EZI2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_sda__0__MASK EQU 0x02
EZI2C_1_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_1_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_1_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_1_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_1_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_1_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_1_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_1_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_1_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_1_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_1_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_1_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_1_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_1_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_1_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_1_sda__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_1_sda__0__PORT EQU 3
EZI2C_1_sda__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_1_sda__0__SHIFT EQU 1
EZI2C_1_sda__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_1_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_1_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_1_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_sda__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_1_sda__MASK EQU 0x02
EZI2C_1_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_1_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_1_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_1_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_1_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_1_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_1_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_1_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_1_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_1_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_1_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_1_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_1_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_1_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_1_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_1_sda__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_1_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_1_sda__PORT EQU 3
EZI2C_1_sda__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_1_sda__SHIFT EQU 1

; Pin_1
Pin_1__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__MASK EQU 0x01
Pin_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_1__0__OUT_SEL_SHIFT EQU 0
Pin_1__0__OUT_SEL_VAL EQU 2
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__0__PORT EQU 1
Pin_1__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__MASK EQU 0x01
Pin_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__PORT EQU 1
Pin_1__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__SHIFT EQU 0
Pin_10__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_10__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_10__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_10__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_10__0__HSIOM_MASK EQU 0x000000F0
Pin_10__0__HSIOM_SHIFT EQU 4
Pin_10__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_10__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_10__0__MASK EQU 0x02
Pin_10__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_10__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_10__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_10__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_10__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_10__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_10__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_10__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_10__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_10__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_10__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_10__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_10__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_10__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_10__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_10__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_10__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_10__0__PORT EQU 2
Pin_10__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_10__0__SHIFT EQU 1
Pin_10__DR EQU CYREG_GPIO_PRT2_DR
Pin_10__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_10__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_10__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_10__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_10__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_10__MASK EQU 0x02
Pin_10__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_10__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_10__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_10__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_10__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_10__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_10__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_10__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_10__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_10__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_10__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_10__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_10__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_10__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_10__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_10__PC EQU CYREG_GPIO_PRT2_PC
Pin_10__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_10__PORT EQU 2
Pin_10__PS EQU CYREG_GPIO_PRT2_PS
Pin_10__SHIFT EQU 1
Pin_11__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_11__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_11__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_11__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_11__0__HSIOM_MASK EQU 0x00000F00
Pin_11__0__HSIOM_SHIFT EQU 8
Pin_11__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_11__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_11__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_11__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_11__0__MASK EQU 0x04
Pin_11__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_11__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_11__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_11__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_11__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_11__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_11__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_11__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_11__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_11__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_11__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_11__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_11__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_11__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_11__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_11__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_11__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_11__0__PORT EQU 2
Pin_11__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_11__0__SHIFT EQU 2
Pin_11__DR EQU CYREG_GPIO_PRT2_DR
Pin_11__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_11__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_11__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_11__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_11__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_11__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_11__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_11__MASK EQU 0x04
Pin_11__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_11__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_11__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_11__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_11__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_11__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_11__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_11__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_11__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_11__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_11__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_11__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_11__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_11__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_11__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_11__PC EQU CYREG_GPIO_PRT2_PC
Pin_11__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_11__PORT EQU 2
Pin_11__PS EQU CYREG_GPIO_PRT2_PS
Pin_11__SHIFT EQU 2
Pin_12__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_12__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_12__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_12__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_12__0__HSIOM_MASK EQU 0x0000F000
Pin_12__0__HSIOM_SHIFT EQU 12
Pin_12__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_12__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_12__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_12__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_12__0__MASK EQU 0x08
Pin_12__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_12__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_12__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_12__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_12__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_12__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_12__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_12__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_12__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_12__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_12__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_12__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_12__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_12__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_12__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_12__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_12__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_12__0__PORT EQU 2
Pin_12__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_12__0__SHIFT EQU 3
Pin_12__DR EQU CYREG_GPIO_PRT2_DR
Pin_12__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_12__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_12__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_12__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_12__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_12__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_12__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_12__MASK EQU 0x08
Pin_12__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_12__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_12__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_12__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_12__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_12__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_12__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_12__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_12__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_12__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_12__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_12__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_12__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_12__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_12__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_12__PC EQU CYREG_GPIO_PRT2_PC
Pin_12__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_12__PORT EQU 2
Pin_12__PS EQU CYREG_GPIO_PRT2_PS
Pin_12__SHIFT EQU 3
Pin_13__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_13__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_13__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_13__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_13__0__HSIOM_MASK EQU 0x000F0000
Pin_13__0__HSIOM_SHIFT EQU 16
Pin_13__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_13__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_13__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_13__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_13__0__MASK EQU 0x10
Pin_13__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_13__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_13__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_13__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_13__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_13__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_13__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_13__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_13__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_13__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_13__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_13__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_13__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_13__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_13__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_13__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_13__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_13__0__PORT EQU 2
Pin_13__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_13__0__SHIFT EQU 4
Pin_13__DR EQU CYREG_GPIO_PRT2_DR
Pin_13__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_13__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_13__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_13__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_13__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_13__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_13__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_13__MASK EQU 0x10
Pin_13__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_13__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_13__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_13__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_13__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_13__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_13__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_13__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_13__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_13__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_13__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_13__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_13__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_13__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_13__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_13__PC EQU CYREG_GPIO_PRT2_PC
Pin_13__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_13__PORT EQU 2
Pin_13__PS EQU CYREG_GPIO_PRT2_PS
Pin_13__SHIFT EQU 4
Pin_14__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_14__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_14__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_14__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_14__0__HSIOM_MASK EQU 0x00F00000
Pin_14__0__HSIOM_SHIFT EQU 20
Pin_14__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_14__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_14__0__MASK EQU 0x20
Pin_14__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_14__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_14__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_14__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_14__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_14__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_14__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_14__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_14__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_14__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_14__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_14__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_14__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_14__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_14__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_14__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_14__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_14__0__PORT EQU 2
Pin_14__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_14__0__SHIFT EQU 5
Pin_14__DR EQU CYREG_GPIO_PRT2_DR
Pin_14__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_14__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_14__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_14__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_14__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_14__MASK EQU 0x20
Pin_14__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_14__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_14__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_14__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_14__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_14__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_14__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_14__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_14__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_14__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_14__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_14__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_14__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_14__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_14__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_14__PC EQU CYREG_GPIO_PRT2_PC
Pin_14__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_14__PORT EQU 2
Pin_14__PS EQU CYREG_GPIO_PRT2_PS
Pin_14__SHIFT EQU 5
Pin_15__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_15__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_15__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_15__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_15__0__HSIOM_MASK EQU 0x0F000000
Pin_15__0__HSIOM_SHIFT EQU 24
Pin_15__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_15__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_15__0__MASK EQU 0x40
Pin_15__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_15__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_15__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_15__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_15__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_15__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_15__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_15__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_15__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_15__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_15__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_15__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_15__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_15__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_15__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_15__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_15__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_15__0__PORT EQU 2
Pin_15__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_15__0__SHIFT EQU 6
Pin_15__DR EQU CYREG_GPIO_PRT2_DR
Pin_15__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_15__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_15__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_15__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_15__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_15__MASK EQU 0x40
Pin_15__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_15__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_15__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_15__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_15__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_15__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_15__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_15__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_15__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_15__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_15__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_15__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_15__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_15__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_15__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_15__PC EQU CYREG_GPIO_PRT2_PC
Pin_15__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_15__PORT EQU 2
Pin_15__PS EQU CYREG_GPIO_PRT2_PS
Pin_15__SHIFT EQU 6
Pin_16__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_16__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_16__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_16__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_16__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_16__0__HSIOM_MASK EQU 0xF0000000
Pin_16__0__HSIOM_SHIFT EQU 28
Pin_16__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_16__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_16__0__MASK EQU 0x80
Pin_16__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_16__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_16__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_16__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_16__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_16__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_16__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_16__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_16__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_16__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_16__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_16__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_16__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_16__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_16__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_16__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_16__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_16__0__PORT EQU 2
Pin_16__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_16__0__SHIFT EQU 7
Pin_16__DR EQU CYREG_GPIO_PRT2_DR
Pin_16__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_16__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_16__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_16__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_16__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_16__MASK EQU 0x80
Pin_16__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_16__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_16__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_16__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_16__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_16__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_16__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_16__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_16__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_16__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_16__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_16__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_16__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_16__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_16__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_16__PC EQU CYREG_GPIO_PRT2_PC
Pin_16__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_16__PORT EQU 2
Pin_16__PS EQU CYREG_GPIO_PRT2_PS
Pin_16__SHIFT EQU 7
Pin_17__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_17__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_17__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_17__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_17__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_17__0__HSIOM_MASK EQU 0x0000F000
Pin_17__0__HSIOM_SHIFT EQU 12
Pin_17__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_17__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_17__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_17__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_17__0__MASK EQU 0x08
Pin_17__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_17__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_17__0__PORT EQU 5
Pin_17__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_17__0__SHIFT EQU 3
Pin_17__DR EQU CYREG_GPIO_PRT5_DR
Pin_17__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_17__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_17__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_17__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_17__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_17__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_17__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_17__MASK EQU 0x08
Pin_17__PC EQU CYREG_GPIO_PRT5_PC
Pin_17__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_17__PORT EQU 5
Pin_17__PS EQU CYREG_GPIO_PRT5_PS
Pin_17__SHIFT EQU 3
Pin_18__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_18__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_18__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_18__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_18__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_18__0__HSIOM_MASK EQU 0x000000F0
Pin_18__0__HSIOM_SHIFT EQU 4
Pin_18__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_18__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_18__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_18__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_18__0__MASK EQU 0x02
Pin_18__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_18__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_18__0__PORT EQU 5
Pin_18__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_18__0__SHIFT EQU 1
Pin_18__DR EQU CYREG_GPIO_PRT5_DR
Pin_18__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_18__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_18__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_18__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_18__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_18__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_18__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_18__MASK EQU 0x02
Pin_18__PC EQU CYREG_GPIO_PRT5_PC
Pin_18__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_18__PORT EQU 5
Pin_18__PS EQU CYREG_GPIO_PRT5_PS
Pin_18__SHIFT EQU 1
Pin_19__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_19__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_19__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_19__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_19__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_19__0__HSIOM_MASK EQU 0x000F0000
Pin_19__0__HSIOM_SHIFT EQU 16
Pin_19__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_19__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_19__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_19__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_19__0__MASK EQU 0x10
Pin_19__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_19__0__OUT_SEL_SHIFT EQU 8
Pin_19__0__OUT_SEL_VAL EQU 2
Pin_19__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_19__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_19__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_19__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_19__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_19__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_19__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_19__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_19__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_19__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_19__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_19__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_19__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_19__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_19__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_19__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_19__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_19__0__PORT EQU 3
Pin_19__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_19__0__SHIFT EQU 4
Pin_19__DR EQU CYREG_GPIO_PRT3_DR
Pin_19__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_19__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_19__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_19__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_19__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_19__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_19__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_19__MASK EQU 0x10
Pin_19__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_19__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_19__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_19__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_19__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_19__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_19__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_19__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_19__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_19__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_19__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_19__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_19__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_19__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_19__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_19__PC EQU CYREG_GPIO_PRT3_PC
Pin_19__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_19__PORT EQU 3
Pin_19__PS EQU CYREG_GPIO_PRT3_PS
Pin_19__SHIFT EQU 4

; Pin_2
Pin_2__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__0__HSIOM_MASK EQU 0x000000F0
Pin_2__0__HSIOM_SHIFT EQU 4
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__MASK EQU 0x02
Pin_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_2__0__OUT_SEL_SHIFT EQU 2
Pin_2__0__OUT_SEL_VAL EQU 2
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__0__PORT EQU 1
Pin_2__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__0__SHIFT EQU 1
Pin_2__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__MASK EQU 0x02
Pin_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__PORT EQU 1
Pin_2__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__SHIFT EQU 1
Pin_20__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_20__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_20__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_20__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_20__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_20__0__HSIOM_MASK EQU 0x00F00000
Pin_20__0__HSIOM_SHIFT EQU 20
Pin_20__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_20__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_20__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_20__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_20__0__MASK EQU 0x20
Pin_20__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_20__0__OUT_SEL_SHIFT EQU 10
Pin_20__0__OUT_SEL_VAL EQU 2
Pin_20__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_20__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_20__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_20__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_20__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_20__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_20__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_20__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_20__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_20__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_20__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_20__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_20__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_20__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_20__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_20__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_20__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_20__0__PORT EQU 3
Pin_20__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_20__0__SHIFT EQU 5
Pin_20__DR EQU CYREG_GPIO_PRT3_DR
Pin_20__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_20__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_20__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_20__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_20__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_20__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_20__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_20__MASK EQU 0x20
Pin_20__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_20__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_20__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_20__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_20__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_20__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_20__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_20__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_20__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_20__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_20__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_20__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_20__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_20__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_20__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_20__PC EQU CYREG_GPIO_PRT3_PC
Pin_20__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_20__PORT EQU 3
Pin_20__PS EQU CYREG_GPIO_PRT3_PS
Pin_20__SHIFT EQU 5
Pin_21__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_21__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_21__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_21__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_21__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_21__0__HSIOM_MASK EQU 0x0F000000
Pin_21__0__HSIOM_SHIFT EQU 24
Pin_21__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_21__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_21__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_21__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_21__0__MASK EQU 0x40
Pin_21__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_21__0__OUT_SEL_SHIFT EQU 12
Pin_21__0__OUT_SEL_VAL EQU 2
Pin_21__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_21__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_21__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_21__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_21__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_21__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_21__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_21__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_21__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_21__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_21__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_21__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_21__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_21__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_21__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_21__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_21__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_21__0__PORT EQU 3
Pin_21__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_21__0__SHIFT EQU 6
Pin_21__DR EQU CYREG_GPIO_PRT3_DR
Pin_21__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_21__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_21__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_21__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_21__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_21__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_21__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_21__MASK EQU 0x40
Pin_21__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_21__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_21__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_21__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_21__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_21__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_21__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_21__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_21__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_21__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_21__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_21__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_21__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_21__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_21__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_21__PC EQU CYREG_GPIO_PRT3_PC
Pin_21__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_21__PORT EQU 3
Pin_21__PS EQU CYREG_GPIO_PRT3_PS
Pin_21__SHIFT EQU 6
Pin_22__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_22__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_22__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_22__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_22__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_22__0__HSIOM_MASK EQU 0xF0000000
Pin_22__0__HSIOM_SHIFT EQU 28
Pin_22__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_22__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_22__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_22__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_22__0__MASK EQU 0x80
Pin_22__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_22__0__OUT_SEL_SHIFT EQU 14
Pin_22__0__OUT_SEL_VAL EQU 2
Pin_22__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_22__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_22__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_22__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_22__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_22__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_22__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_22__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_22__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_22__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_22__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_22__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_22__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_22__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_22__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_22__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_22__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_22__0__PORT EQU 3
Pin_22__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_22__0__SHIFT EQU 7
Pin_22__DR EQU CYREG_GPIO_PRT3_DR
Pin_22__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_22__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_22__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_22__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_22__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_22__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_22__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_22__MASK EQU 0x80
Pin_22__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_22__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_22__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_22__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_22__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_22__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_22__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_22__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_22__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_22__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_22__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_22__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_22__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_22__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_22__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_22__PC EQU CYREG_GPIO_PRT3_PC
Pin_22__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_22__PORT EQU 3
Pin_22__PS EQU CYREG_GPIO_PRT3_PS
Pin_22__SHIFT EQU 7
Pin_23__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_23__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_23__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_23__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_23__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_23__0__HSIOM_MASK EQU 0x0000000F
Pin_23__0__HSIOM_SHIFT EQU 0
Pin_23__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_23__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_23__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_23__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_23__0__MASK EQU 0x01
Pin_23__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_23__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_23__0__PORT EQU 4
Pin_23__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_23__0__SHIFT EQU 0
Pin_23__DR EQU CYREG_GPIO_PRT4_DR
Pin_23__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_23__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_23__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_23__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_23__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_23__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_23__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_23__MASK EQU 0x01
Pin_23__PC EQU CYREG_GPIO_PRT4_PC
Pin_23__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_23__PORT EQU 4
Pin_23__PS EQU CYREG_GPIO_PRT4_PS
Pin_23__SHIFT EQU 0
Pin_24__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_24__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_24__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_24__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_24__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_24__0__HSIOM_MASK EQU 0x000000F0
Pin_24__0__HSIOM_SHIFT EQU 4
Pin_24__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_24__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_24__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_24__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_24__0__MASK EQU 0x02
Pin_24__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_24__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_24__0__PORT EQU 4
Pin_24__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_24__0__SHIFT EQU 1
Pin_24__DR EQU CYREG_GPIO_PRT4_DR
Pin_24__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_24__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_24__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_24__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_24__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_24__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_24__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_24__MASK EQU 0x02
Pin_24__PC EQU CYREG_GPIO_PRT4_PC
Pin_24__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_24__PORT EQU 4
Pin_24__PS EQU CYREG_GPIO_PRT4_PS
Pin_24__SHIFT EQU 1
Pin_25__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_25__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_25__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_25__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_25__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_25__0__HSIOM_MASK EQU 0x00000F00
Pin_25__0__HSIOM_SHIFT EQU 8
Pin_25__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_25__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_25__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_25__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_25__0__MASK EQU 0x04
Pin_25__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_25__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_25__0__PORT EQU 4
Pin_25__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_25__0__SHIFT EQU 2
Pin_25__DR EQU CYREG_GPIO_PRT4_DR
Pin_25__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_25__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_25__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_25__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_25__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_25__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_25__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_25__MASK EQU 0x04
Pin_25__PC EQU CYREG_GPIO_PRT4_PC
Pin_25__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_25__PORT EQU 4
Pin_25__PS EQU CYREG_GPIO_PRT4_PS
Pin_25__SHIFT EQU 2
Pin_26__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_26__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_26__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_26__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_26__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_26__0__HSIOM_MASK EQU 0x0000F000
Pin_26__0__HSIOM_SHIFT EQU 12
Pin_26__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_26__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_26__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_26__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_26__0__MASK EQU 0x08
Pin_26__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_26__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_26__0__PORT EQU 4
Pin_26__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_26__0__SHIFT EQU 3
Pin_26__DR EQU CYREG_GPIO_PRT4_DR
Pin_26__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_26__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_26__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_26__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_26__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_26__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_26__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_26__MASK EQU 0x08
Pin_26__PC EQU CYREG_GPIO_PRT4_PC
Pin_26__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_26__PORT EQU 4
Pin_26__PS EQU CYREG_GPIO_PRT4_PS
Pin_26__SHIFT EQU 3
Pin_27__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_27__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_27__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_27__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_27__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_27__0__HSIOM_MASK EQU 0x0000000F
Pin_27__0__HSIOM_SHIFT EQU 0
Pin_27__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_27__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_27__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_27__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_27__0__MASK EQU 0x01
Pin_27__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_27__0__OUT_SEL_SHIFT EQU 0
Pin_27__0__OUT_SEL_VAL EQU 1
Pin_27__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_27__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_27__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_27__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_27__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_27__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_27__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_27__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_27__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_27__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_27__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_27__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_27__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_27__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_27__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_27__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_27__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_27__0__PORT EQU 0
Pin_27__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_27__0__SHIFT EQU 0
Pin_27__DR EQU CYREG_GPIO_PRT0_DR
Pin_27__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_27__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_27__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_27__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_27__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_27__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_27__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_27__MASK EQU 0x01
Pin_27__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_27__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_27__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_27__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_27__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_27__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_27__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_27__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_27__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_27__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_27__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_27__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_27__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_27__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_27__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_27__PC EQU CYREG_GPIO_PRT0_PC
Pin_27__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_27__PORT EQU 0
Pin_27__PS EQU CYREG_GPIO_PRT0_PS
Pin_27__SHIFT EQU 0
Pin_28__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_28__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_28__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_28__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_28__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_28__0__HSIOM_MASK EQU 0x000000F0
Pin_28__0__HSIOM_SHIFT EQU 4
Pin_28__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_28__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_28__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_28__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_28__0__MASK EQU 0x02
Pin_28__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_28__0__OUT_SEL_SHIFT EQU 2
Pin_28__0__OUT_SEL_VAL EQU 1
Pin_28__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_28__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_28__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_28__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_28__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_28__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_28__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_28__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_28__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_28__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_28__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_28__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_28__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_28__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_28__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_28__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_28__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_28__0__PORT EQU 0
Pin_28__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_28__0__SHIFT EQU 1
Pin_28__DR EQU CYREG_GPIO_PRT0_DR
Pin_28__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_28__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_28__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_28__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_28__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_28__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_28__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_28__MASK EQU 0x02
Pin_28__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_28__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_28__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_28__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_28__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_28__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_28__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_28__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_28__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_28__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_28__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_28__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_28__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_28__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_28__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_28__PC EQU CYREG_GPIO_PRT0_PC
Pin_28__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_28__PORT EQU 0
Pin_28__PS EQU CYREG_GPIO_PRT0_PS
Pin_28__SHIFT EQU 1
Pin_29__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_29__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_29__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_29__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_29__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_29__0__HSIOM_MASK EQU 0x00000F00
Pin_29__0__HSIOM_SHIFT EQU 8
Pin_29__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_29__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_29__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_29__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_29__0__MASK EQU 0x04
Pin_29__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_29__0__OUT_SEL_SHIFT EQU 4
Pin_29__0__OUT_SEL_VAL EQU 1
Pin_29__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_29__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_29__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_29__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_29__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_29__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_29__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_29__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_29__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_29__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_29__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_29__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_29__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_29__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_29__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_29__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_29__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_29__0__PORT EQU 0
Pin_29__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_29__0__SHIFT EQU 2
Pin_29__DR EQU CYREG_GPIO_PRT0_DR
Pin_29__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_29__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_29__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_29__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_29__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_29__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_29__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_29__MASK EQU 0x04
Pin_29__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_29__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_29__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_29__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_29__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_29__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_29__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_29__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_29__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_29__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_29__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_29__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_29__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_29__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_29__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_29__PC EQU CYREG_GPIO_PRT0_PC
Pin_29__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_29__PORT EQU 0
Pin_29__PS EQU CYREG_GPIO_PRT0_PS
Pin_29__SHIFT EQU 2

; Pin_3
Pin_3__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_3__0__HSIOM_MASK EQU 0x00000F00
Pin_3__0__HSIOM_SHIFT EQU 8
Pin_3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_3__0__MASK EQU 0x04
Pin_3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_3__0__OUT_SEL_SHIFT EQU 4
Pin_3__0__OUT_SEL_VAL EQU 2
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_3__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_3__0__PORT EQU 1
Pin_3__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_3__0__SHIFT EQU 2
Pin_3__DR EQU CYREG_GPIO_PRT1_DR
Pin_3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_3__MASK EQU 0x04
Pin_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_3__PC EQU CYREG_GPIO_PRT1_PC
Pin_3__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_3__PORT EQU 1
Pin_3__PS EQU CYREG_GPIO_PRT1_PS
Pin_3__SHIFT EQU 2
Pin_30__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_30__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_30__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_30__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_30__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_30__0__HSIOM_MASK EQU 0x0000F000
Pin_30__0__HSIOM_SHIFT EQU 12
Pin_30__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_30__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_30__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_30__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_30__0__MASK EQU 0x08
Pin_30__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_30__0__OUT_SEL_SHIFT EQU 6
Pin_30__0__OUT_SEL_VAL EQU 1
Pin_30__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_30__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_30__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_30__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_30__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_30__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_30__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_30__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_30__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_30__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_30__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_30__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_30__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_30__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_30__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_30__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_30__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_30__0__PORT EQU 0
Pin_30__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_30__0__SHIFT EQU 3
Pin_30__DR EQU CYREG_GPIO_PRT0_DR
Pin_30__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_30__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_30__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_30__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_30__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_30__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_30__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_30__MASK EQU 0x08
Pin_30__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_30__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_30__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_30__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_30__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_30__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_30__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_30__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_30__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_30__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_30__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_30__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_30__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_30__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_30__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_30__PC EQU CYREG_GPIO_PRT0_PC
Pin_30__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_30__PORT EQU 0
Pin_30__PS EQU CYREG_GPIO_PRT0_PS
Pin_30__SHIFT EQU 3
Pin_31__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_31__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_31__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_31__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_31__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_31__0__HSIOM_MASK EQU 0x000F0000
Pin_31__0__HSIOM_SHIFT EQU 16
Pin_31__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_31__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_31__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_31__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_31__0__MASK EQU 0x10
Pin_31__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_31__0__OUT_SEL_SHIFT EQU 8
Pin_31__0__OUT_SEL_VAL EQU 3
Pin_31__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_31__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_31__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_31__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_31__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_31__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_31__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_31__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_31__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_31__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_31__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_31__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_31__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_31__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_31__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_31__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_31__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_31__0__PORT EQU 0
Pin_31__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_31__0__SHIFT EQU 4
Pin_31__DR EQU CYREG_GPIO_PRT0_DR
Pin_31__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_31__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_31__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_31__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_31__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_31__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_31__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_31__MASK EQU 0x10
Pin_31__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_31__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_31__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_31__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_31__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_31__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_31__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_31__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_31__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_31__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_31__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_31__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_31__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_31__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_31__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_31__PC EQU CYREG_GPIO_PRT0_PC
Pin_31__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_31__PORT EQU 0
Pin_31__PS EQU CYREG_GPIO_PRT0_PS
Pin_31__SHIFT EQU 4
Pin_32__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_32__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_32__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_32__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_32__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_32__0__HSIOM_MASK EQU 0x00F00000
Pin_32__0__HSIOM_SHIFT EQU 20
Pin_32__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_32__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_32__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_32__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_32__0__MASK EQU 0x20
Pin_32__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_32__0__OUT_SEL_SHIFT EQU 10
Pin_32__0__OUT_SEL_VAL EQU 3
Pin_32__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_32__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_32__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_32__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_32__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_32__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_32__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_32__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_32__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_32__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_32__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_32__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_32__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_32__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_32__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_32__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_32__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_32__0__PORT EQU 0
Pin_32__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_32__0__SHIFT EQU 5
Pin_32__DR EQU CYREG_GPIO_PRT0_DR
Pin_32__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_32__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_32__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_32__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_32__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_32__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_32__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_32__MASK EQU 0x20
Pin_32__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_32__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_32__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_32__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_32__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_32__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_32__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_32__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_32__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_32__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_32__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_32__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_32__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_32__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_32__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_32__PC EQU CYREG_GPIO_PRT0_PC
Pin_32__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_32__PORT EQU 0
Pin_32__PS EQU CYREG_GPIO_PRT0_PS
Pin_32__SHIFT EQU 5
Pin_33__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_33__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_33__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_33__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_33__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_33__0__HSIOM_MASK EQU 0x0F000000
Pin_33__0__HSIOM_SHIFT EQU 24
Pin_33__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_33__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_33__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_33__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_33__0__MASK EQU 0x40
Pin_33__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_33__0__OUT_SEL_SHIFT EQU 12
Pin_33__0__OUT_SEL_VAL EQU 3
Pin_33__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_33__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_33__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_33__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_33__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_33__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_33__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_33__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_33__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_33__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_33__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_33__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_33__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_33__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_33__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_33__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_33__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_33__0__PORT EQU 0
Pin_33__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_33__0__SHIFT EQU 6
Pin_33__DR EQU CYREG_GPIO_PRT0_DR
Pin_33__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_33__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_33__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_33__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_33__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_33__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_33__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_33__MASK EQU 0x40
Pin_33__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_33__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_33__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_33__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_33__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_33__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_33__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_33__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_33__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_33__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_33__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_33__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_33__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_33__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_33__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_33__PC EQU CYREG_GPIO_PRT0_PC
Pin_33__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_33__PORT EQU 0
Pin_33__PS EQU CYREG_GPIO_PRT0_PS
Pin_33__SHIFT EQU 6
Pin_34__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_34__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_34__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_34__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_34__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_34__0__HSIOM_MASK EQU 0xF0000000
Pin_34__0__HSIOM_SHIFT EQU 28
Pin_34__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_34__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_34__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_34__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_34__0__MASK EQU 0x80
Pin_34__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_34__0__OUT_SEL_SHIFT EQU 14
Pin_34__0__OUT_SEL_VAL EQU 3
Pin_34__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_34__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_34__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_34__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_34__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_34__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_34__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_34__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_34__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_34__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_34__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_34__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_34__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_34__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_34__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_34__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_34__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_34__0__PORT EQU 0
Pin_34__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_34__0__SHIFT EQU 7
Pin_34__DR EQU CYREG_GPIO_PRT0_DR
Pin_34__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_34__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_34__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_34__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_34__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_34__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_34__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_34__MASK EQU 0x80
Pin_34__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_34__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_34__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_34__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_34__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_34__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_34__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_34__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_34__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_34__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_34__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_34__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_34__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_34__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_34__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_34__PC EQU CYREG_GPIO_PRT0_PC
Pin_34__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_34__PORT EQU 0
Pin_34__PS EQU CYREG_GPIO_PRT0_PS
Pin_34__SHIFT EQU 7

; Pin_4
Pin_4__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_4__0__HSIOM_MASK EQU 0x0000F000
Pin_4__0__HSIOM_SHIFT EQU 12
Pin_4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_4__0__MASK EQU 0x08
Pin_4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_4__0__OUT_SEL_SHIFT EQU 6
Pin_4__0__OUT_SEL_VAL EQU 2
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_4__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_4__0__PORT EQU 1
Pin_4__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_4__0__SHIFT EQU 3
Pin_4__DR EQU CYREG_GPIO_PRT1_DR
Pin_4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_4__MASK EQU 0x08
Pin_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_4__PC EQU CYREG_GPIO_PRT1_PC
Pin_4__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_4__PORT EQU 1
Pin_4__PS EQU CYREG_GPIO_PRT1_PS
Pin_4__SHIFT EQU 3

; Pin_5
Pin_5__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_5__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_5__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_5__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_5__0__HSIOM_MASK EQU 0x000F0000
Pin_5__0__HSIOM_SHIFT EQU 16
Pin_5__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_5__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_5__0__MASK EQU 0x10
Pin_5__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_5__0__OUT_SEL_SHIFT EQU 8
Pin_5__0__OUT_SEL_VAL EQU 3
Pin_5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_5__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_5__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_5__0__PORT EQU 1
Pin_5__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_5__0__SHIFT EQU 4
Pin_5__DR EQU CYREG_GPIO_PRT1_DR
Pin_5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_5__MASK EQU 0x10
Pin_5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_5__PC EQU CYREG_GPIO_PRT1_PC
Pin_5__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_5__PORT EQU 1
Pin_5__PS EQU CYREG_GPIO_PRT1_PS
Pin_5__SHIFT EQU 4

; Pin_6
Pin_6__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_6__0__HSIOM_MASK EQU 0x00F00000
Pin_6__0__HSIOM_SHIFT EQU 20
Pin_6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_6__0__MASK EQU 0x20
Pin_6__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_6__0__OUT_SEL_SHIFT EQU 10
Pin_6__0__OUT_SEL_VAL EQU 3
Pin_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_6__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_6__0__PORT EQU 1
Pin_6__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_6__0__SHIFT EQU 5
Pin_6__DR EQU CYREG_GPIO_PRT1_DR
Pin_6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_6__MASK EQU 0x20
Pin_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_6__PC EQU CYREG_GPIO_PRT1_PC
Pin_6__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_6__PORT EQU 1
Pin_6__PS EQU CYREG_GPIO_PRT1_PS
Pin_6__SHIFT EQU 5

; Pin_7
Pin_7__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_7__0__HSIOM_MASK EQU 0x0F000000
Pin_7__0__HSIOM_SHIFT EQU 24
Pin_7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_7__0__MASK EQU 0x40
Pin_7__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_7__0__OUT_SEL_SHIFT EQU 12
Pin_7__0__OUT_SEL_VAL EQU 3
Pin_7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_7__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_7__0__PORT EQU 1
Pin_7__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_7__0__SHIFT EQU 6
Pin_7__DR EQU CYREG_GPIO_PRT1_DR
Pin_7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_7__MASK EQU 0x40
Pin_7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_7__PC EQU CYREG_GPIO_PRT1_PC
Pin_7__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_7__PORT EQU 1
Pin_7__PS EQU CYREG_GPIO_PRT1_PS
Pin_7__SHIFT EQU 6

; Pin_8
Pin_8__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_8__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_8__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_8__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_8__0__HSIOM_MASK EQU 0xF0000000
Pin_8__0__HSIOM_SHIFT EQU 28
Pin_8__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_8__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_8__0__MASK EQU 0x80
Pin_8__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_8__0__OUT_SEL_SHIFT EQU 14
Pin_8__0__OUT_SEL_VAL EQU 3
Pin_8__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_8__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_8__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_8__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_8__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_8__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_8__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_8__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_8__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_8__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_8__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_8__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_8__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_8__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_8__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_8__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_8__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_8__0__PORT EQU 1
Pin_8__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_8__0__SHIFT EQU 7
Pin_8__DR EQU CYREG_GPIO_PRT1_DR
Pin_8__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_8__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_8__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_8__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_8__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_8__MASK EQU 0x80
Pin_8__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_8__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_8__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_8__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_8__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_8__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_8__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_8__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_8__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_8__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_8__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_8__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_8__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_8__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_8__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_8__PC EQU CYREG_GPIO_PRT1_PC
Pin_8__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_8__PORT EQU 1
Pin_8__PS EQU CYREG_GPIO_PRT1_PS
Pin_8__SHIFT EQU 7

; Pin_9
Pin_9__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_9__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_9__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_9__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_9__0__HSIOM_MASK EQU 0x0000000F
Pin_9__0__HSIOM_SHIFT EQU 0
Pin_9__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_9__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_9__0__MASK EQU 0x01
Pin_9__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_9__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_9__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_9__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_9__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_9__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_9__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_9__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_9__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_9__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_9__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_9__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_9__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_9__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_9__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_9__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_9__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_9__0__PORT EQU 2
Pin_9__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_9__0__SHIFT EQU 0
Pin_9__DR EQU CYREG_GPIO_PRT2_DR
Pin_9__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_9__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_9__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_9__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_9__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_9__MASK EQU 0x01
Pin_9__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_9__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_9__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_9__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_9__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_9__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_9__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_9__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_9__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_9__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_9__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_9__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_9__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_9__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_9__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_9__PC EQU CYREG_GPIO_PRT2_PC
Pin_9__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_9__PORT EQU 2
Pin_9__PS EQU CYREG_GPIO_PRT2_PS
Pin_9__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112411A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
