// Seed: 2817333764
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  generate
    assign id_1 = 1;
  endgenerate
endmodule
module module_1 #(
    parameter id_15 = 32'd87,
    parameter id_16 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
  defparam id_15.id_16 = 1;
  assign id_13[1] = (id_14);
  wire id_17;
  module_0(
      id_6, id_12, id_14, id_17
  );
endmodule
