// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Tue Jul 30 19:05:41 2019
// Host        : DESKTOP-7661A7N running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_toplevel_0_2_sim_netlist.v
// Design      : design_1_toplevel_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "aee_rom,blk_mem_gen_v8_4_2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aee_rom
   (clka,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [3:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [3:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [11:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [31:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [31:0]doutb;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire [3:0]wea;
  wire [3:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "8" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     20.388 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "aee_rom.mem" *) 
  (* C_INIT_FILE_NAME = "aee_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "1" *) 
  (* C_USE_BYTE_WEB = "1" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "4" *) 
  (* C_WEB_WIDTH = "4" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aee_rom_wrapper
   (douta,
    doutb,
    ack_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    system_clk,
    addra,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    reset,
    ack0,
    processor_ack_in_o_INST_0_i_1,
    \processor_dat_in_o[20] ,
    processor_ack_in_o_INST_0_i_1_0,
    processor_ack_in_o_INST_0_i_1_1,
    processor_ack_in_o_INST_0_i_1_2,
    D,
    wb_dat_out0_out,
    Q,
    \processor_dat_in_o[20]_0 );
  output [29:0]douta;
  output [31:0]doutb;
  output ack_reg_0;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input system_clk;
  input [11:0]addra;
  input clkb;
  input enb;
  input [3:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  input reset;
  input ack0;
  input processor_ack_in_o_INST_0_i_1;
  input \processor_dat_in_o[20] ;
  input processor_ack_in_o_INST_0_i_1_0;
  input processor_ack_in_o_INST_0_i_1_1;
  input processor_ack_in_o_INST_0_i_1_2;
  input [1:0]D;
  input [1:0]wb_dat_out0_out;
  input [1:0]Q;
  input \processor_dat_in_o[20]_0 ;

  wire [1:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [1:0]Q;
  wire ack;
  wire ack0;
  wire ack_reg_0;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clkb;
  wire [31:0]dinb;
  wire [29:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire processor_ack_in_o_INST_0_i_1;
  wire processor_ack_in_o_INST_0_i_1_0;
  wire processor_ack_in_o_INST_0_i_1_1;
  wire processor_ack_in_o_INST_0_i_1_2;
  wire \processor_dat_in_o[20] ;
  wire \processor_dat_in_o[20]_0 ;
  wire [31:20]read_data;
  wire reset;
  wire system_clk;
  wire [1:0]wb_dat_out0_out;
  wire [3:0]web;

  FDRE ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ack0),
        .Q(ack),
        .R(reset));
  LUT6 #(
    .INIT(64'h0002003000020000)) 
    processor_ack_in_o_INST_0_i_8
       (.I0(ack),
        .I1(processor_ack_in_o_INST_0_i_1),
        .I2(\processor_dat_in_o[20] ),
        .I3(processor_ack_in_o_INST_0_i_1_0),
        .I4(processor_ack_in_o_INST_0_i_1_1),
        .I5(processor_ack_in_o_INST_0_i_1_2),
        .O(ack_reg_0));
  LUT6 #(
    .INIT(64'hFF008888F0F00000)) 
    \processor_dat_in_o[20]_INST_0_i_2 
       (.I0(read_data[20]),
        .I1(D[0]),
        .I2(wb_dat_out0_out[0]),
        .I3(Q[0]),
        .I4(\processor_dat_in_o[20] ),
        .I5(\processor_dat_in_o[20]_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ));
  LUT6 #(
    .INIT(64'hFF008888F0F00000)) 
    \processor_dat_in_o[31]_INST_0_i_3 
       (.I0(read_data[31]),
        .I1(D[1]),
        .I2(wb_dat_out0_out[1]),
        .I3(Q[1]),
        .I4(\processor_dat_in_o[20] ),
        .I5(\processor_dat_in_o[20]_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  (* CHECK_LICENSE_TYPE = "aee_rom,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aee_rom rom
       (.addra(addra),
        .addrb(addrb),
        .clka(system_clk),
        .clkb(clkb),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb(dinb),
        .douta({read_data[31],douta[29:20],read_data[20],douta[19:0]}),
        .doutb(doutb),
        .enb(enb),
        .wea({1'b0,1'b0,1'b0,1'b0}),
        .web(web));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_generator
   (system_clk,
    timer_clk,
    resetn,
    locked,
    clk);
  output system_clk;
  output timer_clk;
  input resetn;
  output locked;
  input clk;

  wire clk;
  wire locked;
  wire resetn;
  wire system_clk;
  wire timer_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_generator_clk_wiz inst
       (.clk(clk),
        .locked(locked),
        .resetn(resetn),
        .system_clk(system_clk),
        .timer_clk(timer_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_generator_clk_wiz
   (system_clk,
    timer_clk,
    resetn,
    locked,
    clk);
  output system_clk;
  output timer_clk;
  input resetn;
  output locked;
  input clk;

  wire clk;
  wire clk_clock_generator;
  wire clkfbout_buf_clock_generator;
  wire clkfbout_clock_generator;
  wire locked;
  wire reset_high;
  wire resetn;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire [7:0]seq_reg1;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire [7:0]seq_reg2;
  wire system_clk;
  wire system_clk_clock_generator;
  wire system_clk_clock_generator_en_clk;
  wire timer_clk;
  wire timer_clk_clock_generator;
  wire timer_clk_clock_generator_en_clk;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_clock_generator),
        .O(clkfbout_buf_clock_generator));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk),
        .O(clk_clock_generator));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGCE" *) 
  (* XILINX_TRANSFORM_PINMAP = "CE:CE0 I:I0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    clkout1_buf
       (.CE0(seq_reg1[7]),
        .CE1(1'b0),
        .I0(system_clk_clock_generator),
        .I1(1'b1),
        .IGNORE0(1'b0),
        .IGNORE1(1'b1),
        .O(system_clk),
        .S0(1'b1),
        .S1(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH clkout1_buf_en
       (.I(system_clk_clock_generator),
        .O(system_clk_clock_generator_en_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGCE" *) 
  (* XILINX_TRANSFORM_PINMAP = "CE:CE0 I:I0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    clkout2_buf
       (.CE0(seq_reg2[7]),
        .CE1(1'b0),
        .I0(timer_clk_clock_generator),
        .I1(1'b1),
        .IGNORE0(1'b0),
        .IGNORE1(1'b1),
        .O(timer_clk),
        .S0(1'b1),
        .S1(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH clkout2_buf_en
       (.I(timer_clk_clock_generator),
        .O(timer_clk_clock_generator_en_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(20.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(100),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_clock_generator),
        .CLKFBOUT(clkfbout_clock_generator),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_clock_generator),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(system_clk_clock_generator),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(timer_clk_clock_generator),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset_high));
  LUT1 #(
    .INIT(2'h1)) 
    mmcm_adv_inst_i_1
       (.I0(resetn),
        .O(reset_high));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[0] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(locked),
        .Q(seq_reg1[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[1] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg1[0]),
        .Q(seq_reg1[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[2] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg1[1]),
        .Q(seq_reg1[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[3] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg1[2]),
        .Q(seq_reg1[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[4] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg1[3]),
        .Q(seq_reg1[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[5] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg1[4]),
        .Q(seq_reg1[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[6] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg1[5]),
        .Q(seq_reg1[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg1_reg[7] 
       (.C(system_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg1[6]),
        .Q(seq_reg1[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[0] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(locked),
        .Q(seq_reg2[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[1] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg2[0]),
        .Q(seq_reg2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[2] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg2[1]),
        .Q(seq_reg2[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[3] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg2[2]),
        .Q(seq_reg2[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[4] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg2[3]),
        .Q(seq_reg2[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[5] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg2[4]),
        .Q(seq_reg2[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[6] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg2[5]),
        .Q(seq_reg2[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \seq_reg2_reg[7] 
       (.C(timer_clk_clock_generator_en_clk),
        .CE(1'b1),
        .CLR(reset_high),
        .D(seq_reg2[6]),
        .Q(seq_reg2[7]));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_toplevel_0_2,toplevel,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "toplevel,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    reset_n,
    gpio_pins,
    uart0_txd,
    uart0_rxd,
    processor_adr_out_o,
    processor_sel_out_o,
    processor_cyc_out_o,
    processor_stb_out_o,
    processor_we_out_o,
    processor_dat_in_o,
    processor_ack_in_o,
    processor_data_out_o,
    uart1_txd,
    uart1_rxd,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset_n;
  inout [11:0]gpio_pins;
  output uart0_txd;
  input uart0_rxd;
  output [31:0]processor_adr_out_o;
  output [3:0]processor_sel_out_o;
  output processor_cyc_out_o;
  output processor_stb_out_o;
  output processor_we_out_o;
  output [31:0]processor_dat_in_o;
  output processor_ack_in_o;
  output [31:0]processor_data_out_o;
  output uart1_txd;
  input uart1_rxd;
  input clkb;
  input enb;
  input [3:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;

  wire [11:0]addrb;
  (* IBUF_LOW_PWR *) wire clk;
  wire clkb;
  wire [31:0]dinb;
  wire [31:0]doutb;
  wire enb;
  wire [11:0]gpio_pins;
  wire processor_ack_in_o;
  wire [31:0]processor_adr_out_o;
  wire processor_cyc_out_o;
  wire [31:0]processor_dat_in_o;
  wire [31:0]processor_data_out_o;
  wire [3:0]processor_sel_out_o;
  wire processor_stb_out_o;
  wire processor_we_out_o;
  wire reset_n;
  wire uart0_rxd;
  wire uart0_txd;
  wire uart1_rxd;
  wire uart1_txd;
  wire [3:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_toplevel U0
       (.\FSM_sequential_state_reg[1]_rep__0 (processor_we_out_o),
        .\FSM_sequential_state_reg[1]_rep__0_0 (processor_adr_out_o[2]),
        .addrb(addrb),
        .clk(clk),
        .clkb(clkb),
        .dinb(dinb),
        .doutb(doutb),
        .enb(enb),
        .gpio_pins(gpio_pins),
        .\intercon_peripheral_reg[0]_0 (processor_dat_in_o[0]),
        .\intercon_peripheral_reg[0]_1 (processor_dat_in_o[1]),
        .\intercon_peripheral_reg[0]_2 (processor_dat_in_o[2]),
        .\intercon_peripheral_reg[0]_3 (processor_dat_in_o[3]),
        .\intercon_peripheral_reg[0]_4 (processor_dat_in_o[4]),
        .\intercon_peripheral_reg[0]_5 (processor_dat_in_o[5]),
        .\intercon_peripheral_reg[0]_6 (processor_dat_in_o[6]),
        .\intercon_peripheral_reg[0]_7 (processor_dat_in_o[7]),
        .memory_reg_1_0_0(processor_dat_in_o[8]),
        .memory_reg_1_0_1(processor_dat_in_o[9]),
        .memory_reg_1_0_2(processor_dat_in_o[10]),
        .memory_reg_1_0_3(processor_dat_in_o[11]),
        .memory_reg_1_0_4(processor_dat_in_o[12]),
        .memory_reg_1_0_5(processor_dat_in_o[13]),
        .memory_reg_1_0_6(processor_dat_in_o[14]),
        .memory_reg_1_0_7(processor_dat_in_o[15]),
        .memory_reg_2_0_0(processor_dat_in_o[16]),
        .memory_reg_2_0_1(processor_dat_in_o[17]),
        .memory_reg_2_0_2(processor_dat_in_o[18]),
        .memory_reg_2_0_3(processor_dat_in_o[19]),
        .memory_reg_2_0_4(processor_dat_in_o[20]),
        .memory_reg_2_0_5(processor_dat_in_o[21]),
        .memory_reg_2_0_6(processor_dat_in_o[22]),
        .memory_reg_2_0_7(processor_dat_in_o[23]),
        .memory_reg_3_0_0(processor_dat_in_o[24]),
        .memory_reg_3_0_1(processor_dat_in_o[25]),
        .memory_reg_3_0_2(processor_dat_in_o[26]),
        .memory_reg_3_0_3(processor_dat_in_o[27]),
        .memory_reg_3_0_4(processor_dat_in_o[28]),
        .memory_reg_3_0_5(processor_dat_in_o[29]),
        .memory_reg_3_0_6(processor_dat_in_o[30]),
        .memory_reg_3_0_7(processor_dat_in_o[31]),
        .p_2_in(processor_data_out_o[31:1]),
        .processor_adr_out_o({processor_adr_out_o[31:3],processor_adr_out_o[1:0]}),
        .processor_sel_out_o(processor_sel_out_o),
        .read_ack_reg(processor_ack_in_o),
        .reset_n(reset_n),
        .uart0_rxd(uart0_rxd),
        .uart0_txd(uart0_txd),
        .uart1_rxd(uart1_rxd),
        .uart1_txd(uart1_txd),
        .\wb_outputs_reg[cyc] (processor_cyc_out_o),
        .\wb_outputs_reg[dat][0] (processor_data_out_o[0]),
        .\wb_outputs_reg[stb] (processor_stb_out_o),
        .web(web));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_alu
   (CO,
    i__carry__2_i_8__0,
    \alu_x_src_reg[1] ,
    slow_reset_reg,
    \csr_write_out_reg[0] ,
    D,
    \branch_reg[0] ,
    \mem_op_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \mem_op_reg[1] ,
    dmem_write_req_p_reg,
    \FSM_sequential_state_reg[1]_0 ,
    \csr_write_reg[1] ,
    \csr_write_reg[0] ,
    SR,
    SS,
    \csr_write_out_reg[0]_0 ,
    cancel_fetch_reg,
    cancel_fetch_reg_0,
    cancel_fetch_reg_1,
    \csr_write_out_reg[0]_1 ,
    \decode_exception_cause_reg[3] ,
    pc,
    \ex_exception_context[cause] ,
    ex_dmem_write_req,
    ex_dmem_read_req,
    \ex_exception_context[badaddr] ,
    \alu_op_reg[1] ,
    \alu_op_reg[3] ,
    ex_rd_data,
    \pc_reg[31] ,
    ie_reg,
    ie1_reg,
    \mem_size_reg[0] ,
    \dmem_address_p_reg[0] ,
    \dmem_address_p_reg[1] ,
    \dmem_data_out_p_reg[15] ,
    \dmem_address_p_reg[0]_0 ,
    \dmem_address_p_reg[0]_1 ,
    \dmem_address_p_reg[0]_2 ,
    \dmem_address_p_reg[0]_3 ,
    \dmem_address_p_reg[1]_0 ,
    \dmem_address_p_reg[31] ,
    DI,
    S,
    \result0_inferred__2/i__carry__1_0 ,
    \result0_inferred__2/i__carry__1_1 ,
    \result0_inferred__2/i__carry__2_0 ,
    \result0_inferred__2/i__carry__2_1 ,
    \dmem_address_p[0]_i_8 ,
    \dmem_address_p[0]_i_8_0 ,
    \result0_inferred__3/i__carry__0_0 ,
    \result0_inferred__3/i__carry__0_1 ,
    \result0_inferred__3/i__carry__1_0 ,
    \result0_inferred__3/i__carry__1_1 ,
    \result0_inferred__3/i__carry__2_0 ,
    \result0_inferred__3/i__carry__2_1 ,
    \dmem_address_p[0]_i_8_1 ,
    \dmem_address_p[0]_i_8_2 ,
    alu_x,
    \mem_op_reg[2]_0 ,
    branch_target,
    \pc_reg[0] ,
    \pc_reg[1] ,
    O,
    pc_next1,
    Q,
    \csr_addr_out_reg[1] ,
    alu_y__0,
    alu_y,
    \FSM_sequential_state_reg[0] ,
    state,
    ex_csr_write,
    \csr_write_out_reg[1] ,
    stall_ex,
    count_instruction_reg,
    count_instruction_reg_0,
    \exception_context_out_reg[cause][3] ,
    \exception_context_out_reg[cause][3]_0 ,
    decode_exception,
    exception_cause134_out,
    exception_cause132_out,
    to_std_logic35_out,
    \exception_context_out_reg[cause][1] ,
    \exception_context_out_reg[cause][4] ,
    \exception_context_out_reg[cause][0] ,
    \exception_context_out_reg[cause][0]_0 ,
    \exception_context_out_reg[badaddr][0] ,
    \exception_context_out_reg[badaddr][3] ,
    \exception_context_out_reg[badaddr][31] ,
    \exception_context_out_reg[badaddr][0]_0 ,
    \exception_context_out_reg[badaddr][27] ,
    \exception_context_out_reg[badaddr][7] ,
    \exception_context_out_reg[badaddr][11] ,
    \exception_context_out_reg[badaddr][15] ,
    \exception_context_out_reg[badaddr][19] ,
    \exception_context_out_reg[badaddr][23] ,
    \exception_context_out_reg[badaddr][27]_0 ,
    \exception_context_out_reg[badaddr][31]_0 ,
    instr_misaligned,
    \exception_context_out_reg[cause][0]_1 ,
    \exception_context_out_reg[cause][1]_0 ,
    \exception_context_out_reg[cause][0]_2 ,
    \rd_data_reg[29] ,
    \rd_data_reg[29]_0 ,
    \rd_data_reg[29]_1 ,
    \rd_data_reg[29]_2 ,
    \rd_data_reg[29]_3 ,
    \rd_data_reg[28] ,
    \rd_data_reg[28]_0 ,
    \rd_data_reg[28]_1 ,
    \rd_data_reg[28]_2 ,
    \rd_data_reg[28]_3 ,
    \rd_data_reg[28]_4 ,
    \rd_data_reg[28]_5 ,
    \rd_data_reg[26] ,
    \rd_data_reg[26]_0 ,
    \rd_data_reg[26]_1 ,
    \rd_data_reg[26]_2 ,
    \rd_data_reg[26]_3 ,
    \rd_data_reg[26]_4 ,
    \dmem_address_p[26]_i_2_0 ,
    \rd_data_reg[25] ,
    \rd_data_reg[2] ,
    \dmem_address_p[26]_i_2_1 ,
    \rd_data_reg[25]_0 ,
    \rd_data_reg[25]_1 ,
    \rd_data_reg[25]_2 ,
    \rd_data_reg[24] ,
    \rd_data_reg[24]_0 ,
    \rd_data_reg[24]_1 ,
    \rd_data_reg[30] ,
    \rd_data_reg[31] ,
    data5,
    \rd_data_reg[23] ,
    \rd_data_reg[23]_0 ,
    \rd_data_reg[22] ,
    \rd_data_reg[22]_0 ,
    \rd_data_reg[22]_1 ,
    \rd_data_reg[22]_2 ,
    \dmem_address_p[22]_i_2_0 ,
    \rd_data_reg[21] ,
    \rd_data_reg[21]_0 ,
    \rd_data_reg[21]_1 ,
    \rd_data_reg[20] ,
    \rd_data_reg[20]_0 ,
    \rd_data_reg[20]_1 ,
    \rd_data_reg[20]_2 ,
    \dmem_address_p[20]_i_2_0 ,
    \rd_data_reg[19] ,
    \rd_data_reg[19]_0 ,
    \rd_data_reg[19]_1 ,
    \rd_data_reg[18] ,
    \rd_data_reg[18]_0 ,
    \rd_data_reg[18]_1 ,
    \rd_data_reg[18]_2 ,
    \dmem_address_p[18]_i_2_0 ,
    \rd_data_reg[17] ,
    \rd_data_reg[17]_0 ,
    \rd_data_reg[17]_1 ,
    \rd_data_reg[17]_2 ,
    \rd_data_reg[16] ,
    \rd_data_reg[16]_0 ,
    \rd_data_reg[15] ,
    \rd_data_reg[15]_0 ,
    \rd_data_reg[15]_1 ,
    \rd_data_reg[14] ,
    \rd_data_reg[14]_0 ,
    \rd_data_reg[14]_1 ,
    \rd_data_reg[14]_2 ,
    \dmem_address_p[14]_i_2_0 ,
    \dmem_address_p[14]_i_2_1 ,
    \rd_data_reg[13] ,
    \rd_data_reg[13]_0 ,
    \rd_data_reg[13]_1 ,
    \rd_data_reg[12] ,
    \rd_data_reg[12]_0 ,
    \rd_data_reg[12]_1 ,
    \rd_data_reg[12]_2 ,
    \dmem_address_p[12]_i_2_0 ,
    \dmem_address_p[12]_i_2_1 ,
    \rd_data_reg[11] ,
    \rd_data_reg[11]_0 ,
    \rd_data_reg[11]_1 ,
    \rd_data_reg[10] ,
    \rd_data_reg[10]_0 ,
    \rd_data_reg[10]_1 ,
    \rd_data_reg[10]_2 ,
    \dmem_address_p[10]_i_2_0 ,
    \dmem_address_p[10]_i_2_1 ,
    \rd_data_reg[9] ,
    \rd_data_reg[9]_0 ,
    \rd_data_reg[9]_1 ,
    \rd_data_reg[9]_2 ,
    \rd_data_reg[8] ,
    \rd_data_reg[8]_0 ,
    \dmem_address_p[8]_i_2_0 ,
    \dmem_address_p[8]_i_2_1 ,
    \rd_data_reg[6] ,
    \rd_data_reg[6]_0 ,
    \rd_data_reg[6]_1 ,
    \rd_data_reg[6]_2 ,
    \dmem_address_p[6]_i_2_0 ,
    \dmem_address_p[6]_i_2_1 ,
    \dmem_address_p[5]_i_2_0 ,
    \rd_data_reg[5] ,
    \rd_data_reg[5]_0 ,
    \rd_data_reg[5]_1 ,
    \rd_data_reg[29]_4 ,
    \dmem_address_p[5]_i_2_1 ,
    \rd_data_reg[31]_0 ,
    alu_x__0,
    \rd_data_reg[31]_1 ,
    \rd_data_reg[31]_2 ,
    \rd_data_reg[31]_3 ,
    \rd_data_reg[0] ,
    \rd_data_reg[30]_0 ,
    \rd_data_reg[30]_1 ,
    \dmem_address_p[30]_i_2_0 ,
    \rd_data_reg[29]_5 ,
    \exception_context_out_reg[cause][0]_3 ,
    \rd_data_reg[0]_0 ,
    \rd_data_reg[0]_1 ,
    \rd_data_reg[0]_2 ,
    data7,
    \rd_data_reg[4] ,
    \rd_data_reg[4]_0 ,
    \rd_data_reg[4]_1 ,
    \rd_data_reg[4]_2 ,
    \dmem_address_p[4]_i_2_0 ,
    \dmem_address_p[4]_i_2_1 ,
    \dmem_address_p[4]_i_2_2 ,
    \dmem_address_p[28]_i_2_0 ,
    \dmem_address_p[28]_i_2_1 ,
    \dmem_address_p[28]_i_6_0 ,
    \dmem_address_p[28]_i_6_1 ,
    \rd_data_reg[1] ,
    \rd_data_reg[1]_0 ,
    \rd_data_reg[1]_1 ,
    \rd_data_reg[1]_2 ,
    \rd_data_reg[1]_3 ,
    \rd_data_reg[2]_0 ,
    \rd_data_reg[2]_1 ,
    \rd_data_reg[2]_2 ,
    \rd_data_reg[2]_3 ,
    \exception_context_out_reg[cause][1]_1 ,
    \exception_context_out_reg[cause][1]_2 ,
    \pc_reg[2] ,
    \pc_reg[31]_0 ,
    \pc_reg[3] ,
    \pc_reg[4] ,
    \pc_reg[5] ,
    \pc_reg[6] ,
    \pc_reg[7] ,
    \pc_reg[8] ,
    \pc_reg[9] ,
    \pc_reg[10] ,
    \pc_reg[11] ,
    \pc_reg[12] ,
    \pc_reg[13] ,
    \pc_reg[14] ,
    \pc_reg[15] ,
    \pc_reg[16] ,
    \pc_reg[17] ,
    \pc_reg[18] ,
    \pc_reg[19] ,
    \pc_reg[20] ,
    \pc_reg[21] ,
    \pc_reg[22] ,
    \pc_reg[23] ,
    \pc_reg[24] ,
    \pc_reg[25] ,
    \pc_reg[26] ,
    \pc_reg[27] ,
    \pc_reg[28] ,
    \pc_reg[29] ,
    \pc_reg[30] ,
    \pc_reg[31]_1 ,
    ex_csr_data,
    \csr_data_out_reg[31] ,
    \exception_context_out_reg[ie]__0 ,
    \exception_context_out_reg[ie]__0_0 ,
    \exception_context_out_reg[ie]__0_1 ,
    \exception_context_out_reg[ie] ,
    \wb_outputs_reg[sel][0] ,
    dmem_data_size,
    \wb_outputs_reg[dat][16] ,
    \wb_outputs_reg[dat][23] ,
    ex_dmem_data_out,
    \wb_outputs_reg[dat][17] ,
    \wb_outputs_reg[dat][18] ,
    \wb_outputs_reg[dat][19] ,
    \wb_outputs_reg[dat][20] ,
    \wb_outputs_reg[dat][21] ,
    \wb_outputs_reg[dat][22] ,
    \wb_outputs_reg[dat][23]_0 ,
    \mem_data_out_reg[8] ,
    \m2_inputs[dat] ,
    \mem_data_out_reg[9] ,
    \mem_data_out_reg[10] ,
    \mem_data_out_reg[11] ,
    \mem_data_out_reg[12] ,
    \mem_data_out_reg[13] ,
    \mem_data_out_reg[14] ,
    \mem_data_out_reg[15] ,
    \wb_outputs_reg[dat][12] ,
    dmem_address_p,
    \wb_outputs_reg[dat][16]_0 ,
    \mem_data_out_reg[0] ,
    dmem_read_req_p,
    dmem_write_req_p);
  output [0:0]CO;
  output [0:0]i__carry__2_i_8__0;
  output [2:0]\alu_x_src_reg[1] ;
  output slow_reset_reg;
  output \csr_write_out_reg[0] ;
  output [31:0]D;
  output \branch_reg[0] ;
  output \mem_op_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \mem_op_reg[1] ;
  output dmem_write_req_p_reg;
  output \FSM_sequential_state_reg[1]_0 ;
  output \csr_write_reg[1] ;
  output \csr_write_reg[0] ;
  output [0:0]SR;
  output [0:0]SS;
  output \csr_write_out_reg[0]_0 ;
  output [0:0]cancel_fetch_reg;
  output [0:0]cancel_fetch_reg_0;
  output cancel_fetch_reg_1;
  output [0:0]\csr_write_out_reg[0]_1 ;
  output \decode_exception_cause_reg[3] ;
  output pc;
  output [2:0]\ex_exception_context[cause] ;
  output ex_dmem_write_req;
  output ex_dmem_read_req;
  output [31:0]\ex_exception_context[badaddr] ;
  output \alu_op_reg[1] ;
  output \alu_op_reg[3] ;
  output [26:0]ex_rd_data;
  output [31:0]\pc_reg[31] ;
  output ie_reg;
  output ie1_reg;
  output [3:0]\mem_size_reg[0] ;
  output \dmem_address_p_reg[0] ;
  output \dmem_address_p_reg[1] ;
  output [11:0]\dmem_data_out_p_reg[15] ;
  output \dmem_address_p_reg[0]_0 ;
  output \dmem_address_p_reg[0]_1 ;
  output [7:0]\dmem_address_p_reg[0]_2 ;
  output \dmem_address_p_reg[0]_3 ;
  output \dmem_address_p_reg[1]_0 ;
  output [29:0]\dmem_address_p_reg[31] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\result0_inferred__2/i__carry__1_0 ;
  input [3:0]\result0_inferred__2/i__carry__1_1 ;
  input [3:0]\result0_inferred__2/i__carry__2_0 ;
  input [3:0]\result0_inferred__2/i__carry__2_1 ;
  input [3:0]\dmem_address_p[0]_i_8 ;
  input [3:0]\dmem_address_p[0]_i_8_0 ;
  input [3:0]\result0_inferred__3/i__carry__0_0 ;
  input [3:0]\result0_inferred__3/i__carry__0_1 ;
  input [3:0]\result0_inferred__3/i__carry__1_0 ;
  input [3:0]\result0_inferred__3/i__carry__1_1 ;
  input [3:0]\result0_inferred__3/i__carry__2_0 ;
  input [3:0]\result0_inferred__3/i__carry__2_1 ;
  input [3:0]\dmem_address_p[0]_i_8_1 ;
  input [3:0]\dmem_address_p[0]_i_8_2 ;
  input [30:0]alu_x;
  input \mem_op_reg[2]_0 ;
  input [1:0]branch_target;
  input \pc_reg[0] ;
  input [1:0]\pc_reg[1] ;
  input [0:0]O;
  input pc_next1;
  input [2:0]Q;
  input \csr_addr_out_reg[1] ;
  input [29:0]alu_y__0;
  input [1:0]alu_y;
  input \FSM_sequential_state_reg[0] ;
  input [1:0]state;
  input [1:0]ex_csr_write;
  input [1:0]\csr_write_out_reg[1] ;
  input stall_ex;
  input count_instruction_reg;
  input count_instruction_reg_0;
  input \exception_context_out_reg[cause][3] ;
  input [1:0]\exception_context_out_reg[cause][3]_0 ;
  input decode_exception;
  input exception_cause134_out;
  input exception_cause132_out;
  input to_std_logic35_out;
  input [2:0]\exception_context_out_reg[cause][1] ;
  input [0:0]\exception_context_out_reg[cause][4] ;
  input \exception_context_out_reg[cause][0] ;
  input \exception_context_out_reg[cause][0]_0 ;
  input \exception_context_out_reg[badaddr][0] ;
  input [3:0]\exception_context_out_reg[badaddr][3] ;
  input [31:0]\exception_context_out_reg[badaddr][31] ;
  input \exception_context_out_reg[badaddr][0]_0 ;
  input [2:0]\exception_context_out_reg[badaddr][27] ;
  input [3:0]\exception_context_out_reg[badaddr][7] ;
  input [3:0]\exception_context_out_reg[badaddr][11] ;
  input [3:0]\exception_context_out_reg[badaddr][15] ;
  input [3:0]\exception_context_out_reg[badaddr][19] ;
  input [3:0]\exception_context_out_reg[badaddr][23] ;
  input [3:0]\exception_context_out_reg[badaddr][27]_0 ;
  input [3:0]\exception_context_out_reg[badaddr][31]_0 ;
  input instr_misaligned;
  input \exception_context_out_reg[cause][0]_1 ;
  input [1:0]\exception_context_out_reg[cause][1]_0 ;
  input \exception_context_out_reg[cause][0]_2 ;
  input \rd_data_reg[29] ;
  input \rd_data_reg[29]_0 ;
  input \rd_data_reg[29]_1 ;
  input \rd_data_reg[29]_2 ;
  input \rd_data_reg[29]_3 ;
  input \rd_data_reg[28] ;
  input [3:0]\rd_data_reg[28]_0 ;
  input \rd_data_reg[28]_1 ;
  input \rd_data_reg[28]_2 ;
  input \rd_data_reg[28]_3 ;
  input \rd_data_reg[28]_4 ;
  input \rd_data_reg[28]_5 ;
  input \rd_data_reg[26] ;
  input \rd_data_reg[26]_0 ;
  input \rd_data_reg[26]_1 ;
  input \rd_data_reg[26]_2 ;
  input \rd_data_reg[26]_3 ;
  input \rd_data_reg[26]_4 ;
  input \dmem_address_p[26]_i_2_0 ;
  input \rd_data_reg[25] ;
  input \rd_data_reg[2] ;
  input \dmem_address_p[26]_i_2_1 ;
  input \rd_data_reg[25]_0 ;
  input \rd_data_reg[25]_1 ;
  input \rd_data_reg[25]_2 ;
  input \rd_data_reg[24] ;
  input \rd_data_reg[24]_0 ;
  input \rd_data_reg[24]_1 ;
  input \rd_data_reg[30] ;
  input \rd_data_reg[31] ;
  input [26:0]data5;
  input \rd_data_reg[23] ;
  input \rd_data_reg[23]_0 ;
  input \rd_data_reg[22] ;
  input \rd_data_reg[22]_0 ;
  input \rd_data_reg[22]_1 ;
  input \rd_data_reg[22]_2 ;
  input \dmem_address_p[22]_i_2_0 ;
  input \rd_data_reg[21] ;
  input \rd_data_reg[21]_0 ;
  input \rd_data_reg[21]_1 ;
  input \rd_data_reg[20] ;
  input \rd_data_reg[20]_0 ;
  input \rd_data_reg[20]_1 ;
  input \rd_data_reg[20]_2 ;
  input \dmem_address_p[20]_i_2_0 ;
  input \rd_data_reg[19] ;
  input \rd_data_reg[19]_0 ;
  input \rd_data_reg[19]_1 ;
  input \rd_data_reg[18] ;
  input \rd_data_reg[18]_0 ;
  input \rd_data_reg[18]_1 ;
  input \rd_data_reg[18]_2 ;
  input \dmem_address_p[18]_i_2_0 ;
  input \rd_data_reg[17] ;
  input \rd_data_reg[17]_0 ;
  input \rd_data_reg[17]_1 ;
  input \rd_data_reg[17]_2 ;
  input \rd_data_reg[16] ;
  input \rd_data_reg[16]_0 ;
  input \rd_data_reg[15] ;
  input \rd_data_reg[15]_0 ;
  input \rd_data_reg[15]_1 ;
  input \rd_data_reg[14] ;
  input \rd_data_reg[14]_0 ;
  input \rd_data_reg[14]_1 ;
  input \rd_data_reg[14]_2 ;
  input \dmem_address_p[14]_i_2_0 ;
  input \dmem_address_p[14]_i_2_1 ;
  input \rd_data_reg[13] ;
  input \rd_data_reg[13]_0 ;
  input \rd_data_reg[13]_1 ;
  input \rd_data_reg[12] ;
  input \rd_data_reg[12]_0 ;
  input \rd_data_reg[12]_1 ;
  input \rd_data_reg[12]_2 ;
  input \dmem_address_p[12]_i_2_0 ;
  input \dmem_address_p[12]_i_2_1 ;
  input \rd_data_reg[11] ;
  input \rd_data_reg[11]_0 ;
  input \rd_data_reg[11]_1 ;
  input \rd_data_reg[10] ;
  input \rd_data_reg[10]_0 ;
  input \rd_data_reg[10]_1 ;
  input \rd_data_reg[10]_2 ;
  input \dmem_address_p[10]_i_2_0 ;
  input \dmem_address_p[10]_i_2_1 ;
  input \rd_data_reg[9] ;
  input \rd_data_reg[9]_0 ;
  input \rd_data_reg[9]_1 ;
  input \rd_data_reg[9]_2 ;
  input \rd_data_reg[8] ;
  input \rd_data_reg[8]_0 ;
  input \dmem_address_p[8]_i_2_0 ;
  input \dmem_address_p[8]_i_2_1 ;
  input \rd_data_reg[6] ;
  input \rd_data_reg[6]_0 ;
  input \rd_data_reg[6]_1 ;
  input \rd_data_reg[6]_2 ;
  input \dmem_address_p[6]_i_2_0 ;
  input \dmem_address_p[6]_i_2_1 ;
  input \dmem_address_p[5]_i_2_0 ;
  input \rd_data_reg[5] ;
  input \rd_data_reg[5]_0 ;
  input \rd_data_reg[5]_1 ;
  input \rd_data_reg[29]_4 ;
  input \dmem_address_p[5]_i_2_1 ;
  input \rd_data_reg[31]_0 ;
  input [0:0]alu_x__0;
  input \rd_data_reg[31]_1 ;
  input \rd_data_reg[31]_2 ;
  input \rd_data_reg[31]_3 ;
  input \rd_data_reg[0] ;
  input \rd_data_reg[30]_0 ;
  input \rd_data_reg[30]_1 ;
  input \dmem_address_p[30]_i_2_0 ;
  input \rd_data_reg[29]_5 ;
  input \exception_context_out_reg[cause][0]_3 ;
  input \rd_data_reg[0]_0 ;
  input \rd_data_reg[0]_1 ;
  input \rd_data_reg[0]_2 ;
  input [0:0]data7;
  input \rd_data_reg[4] ;
  input \rd_data_reg[4]_0 ;
  input \rd_data_reg[4]_1 ;
  input \rd_data_reg[4]_2 ;
  input \dmem_address_p[4]_i_2_0 ;
  input \dmem_address_p[4]_i_2_1 ;
  input \dmem_address_p[4]_i_2_2 ;
  input \dmem_address_p[28]_i_2_0 ;
  input \dmem_address_p[28]_i_2_1 ;
  input \dmem_address_p[28]_i_6_0 ;
  input \dmem_address_p[28]_i_6_1 ;
  input \rd_data_reg[1] ;
  input \rd_data_reg[1]_0 ;
  input \rd_data_reg[1]_1 ;
  input \rd_data_reg[1]_2 ;
  input \rd_data_reg[1]_3 ;
  input \rd_data_reg[2]_0 ;
  input \rd_data_reg[2]_1 ;
  input \rd_data_reg[2]_2 ;
  input \rd_data_reg[2]_3 ;
  input \exception_context_out_reg[cause][1]_1 ;
  input \exception_context_out_reg[cause][1]_2 ;
  input \pc_reg[2] ;
  input [29:0]\pc_reg[31]_0 ;
  input \pc_reg[3] ;
  input \pc_reg[4] ;
  input \pc_reg[5] ;
  input \pc_reg[6] ;
  input \pc_reg[7] ;
  input \pc_reg[8] ;
  input \pc_reg[9] ;
  input \pc_reg[10] ;
  input \pc_reg[11] ;
  input \pc_reg[12] ;
  input \pc_reg[13] ;
  input \pc_reg[14] ;
  input \pc_reg[15] ;
  input \pc_reg[16] ;
  input \pc_reg[17] ;
  input \pc_reg[18] ;
  input \pc_reg[19] ;
  input \pc_reg[20] ;
  input \pc_reg[21] ;
  input \pc_reg[22] ;
  input \pc_reg[23] ;
  input \pc_reg[24] ;
  input \pc_reg[25] ;
  input \pc_reg[26] ;
  input \pc_reg[27] ;
  input \pc_reg[28] ;
  input \pc_reg[29] ;
  input \pc_reg[30] ;
  input \pc_reg[31]_1 ;
  input [31:0]ex_csr_data;
  input [31:0]\csr_data_out_reg[31] ;
  input \exception_context_out_reg[ie]__0 ;
  input \exception_context_out_reg[ie]__0_0 ;
  input \exception_context_out_reg[ie]__0_1 ;
  input \exception_context_out_reg[ie] ;
  input [0:0]\wb_outputs_reg[sel][0] ;
  input [0:0]dmem_data_size;
  input \wb_outputs_reg[dat][16] ;
  input [7:0]\wb_outputs_reg[dat][23] ;
  input [7:0]ex_dmem_data_out;
  input \wb_outputs_reg[dat][17] ;
  input \wb_outputs_reg[dat][18] ;
  input \wb_outputs_reg[dat][19] ;
  input \wb_outputs_reg[dat][20] ;
  input \wb_outputs_reg[dat][21] ;
  input \wb_outputs_reg[dat][22] ;
  input \wb_outputs_reg[dat][23]_0 ;
  input \mem_data_out_reg[8] ;
  input [7:0]\m2_inputs[dat] ;
  input \mem_data_out_reg[9] ;
  input \mem_data_out_reg[10] ;
  input \mem_data_out_reg[11] ;
  input \mem_data_out_reg[12] ;
  input \mem_data_out_reg[13] ;
  input \mem_data_out_reg[14] ;
  input \mem_data_out_reg[15] ;
  input [3:0]\wb_outputs_reg[dat][12] ;
  input [31:0]dmem_address_p;
  input \wb_outputs_reg[dat][16]_0 ;
  input \mem_data_out_reg[0] ;
  input dmem_read_req_p;
  input dmem_write_req_p;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]DI;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \alu_op_reg[1] ;
  wire \alu_op_reg[3] ;
  wire [30:0]alu_x;
  wire [0:0]alu_x__0;
  wire [2:0]\alu_x_src_reg[1] ;
  wire [1:0]alu_y;
  wire [29:0]alu_y__0;
  wire \branch_reg[0] ;
  wire [1:0]branch_target;
  wire [0:0]cancel_fetch_reg;
  wire [0:0]cancel_fetch_reg_0;
  wire cancel_fetch_reg_1;
  wire count_instruction_reg;
  wire count_instruction_reg_0;
  wire \csr_addr_out_reg[1] ;
  wire [31:0]\csr_data_out_reg[31] ;
  wire \csr_write_out_reg[0] ;
  wire \csr_write_out_reg[0]_0 ;
  wire [0:0]\csr_write_out_reg[0]_1 ;
  wire [1:0]\csr_write_out_reg[1] ;
  wire \csr_write_reg[0] ;
  wire \csr_write_reg[1] ;
  wire [26:0]data5;
  wire [31:0]data6;
  wire [0:0]data7;
  wire data_misaligned;
  wire decode_exception;
  wire \decode_exception_cause_reg[3] ;
  wire dmem_address1;
  wire [31:0]dmem_address_p;
  wire \dmem_address_p[0]_i_4_n_0 ;
  wire [3:0]\dmem_address_p[0]_i_8 ;
  wire [3:0]\dmem_address_p[0]_i_8_0 ;
  wire [3:0]\dmem_address_p[0]_i_8_1 ;
  wire [3:0]\dmem_address_p[0]_i_8_2 ;
  wire \dmem_address_p[0]_i_9_n_0 ;
  wire \dmem_address_p[10]_i_10_n_0 ;
  wire \dmem_address_p[10]_i_2_0 ;
  wire \dmem_address_p[10]_i_2_1 ;
  wire \dmem_address_p[10]_i_2_n_0 ;
  wire \dmem_address_p[10]_i_6_n_0 ;
  wire \dmem_address_p[11]_i_20_n_0 ;
  wire \dmem_address_p[11]_i_3_n_0 ;
  wire \dmem_address_p[11]_i_9_n_0 ;
  wire \dmem_address_p[12]_i_10_n_0 ;
  wire \dmem_address_p[12]_i_2_0 ;
  wire \dmem_address_p[12]_i_2_1 ;
  wire \dmem_address_p[12]_i_2_n_0 ;
  wire \dmem_address_p[12]_i_6_n_0 ;
  wire \dmem_address_p[13]_i_18_n_0 ;
  wire \dmem_address_p[13]_i_3_n_0 ;
  wire \dmem_address_p[13]_i_9_n_0 ;
  wire \dmem_address_p[14]_i_12_n_0 ;
  wire \dmem_address_p[14]_i_2_0 ;
  wire \dmem_address_p[14]_i_2_1 ;
  wire \dmem_address_p[14]_i_2_n_0 ;
  wire \dmem_address_p[14]_i_6_n_0 ;
  wire \dmem_address_p[15]_i_13_n_0 ;
  wire \dmem_address_p[15]_i_3_n_0 ;
  wire \dmem_address_p[15]_i_7_n_0 ;
  wire \dmem_address_p[16]_i_13_n_0 ;
  wire \dmem_address_p[16]_i_3_n_0 ;
  wire \dmem_address_p[16]_i_7_n_0 ;
  wire \dmem_address_p[17]_i_2_n_0 ;
  wire \dmem_address_p[17]_i_5_n_0 ;
  wire \dmem_address_p[18]_i_10_n_0 ;
  wire \dmem_address_p[18]_i_2_0 ;
  wire \dmem_address_p[18]_i_2_n_0 ;
  wire \dmem_address_p[18]_i_6_n_0 ;
  wire \dmem_address_p[19]_i_21_n_0 ;
  wire \dmem_address_p[19]_i_3_n_0 ;
  wire \dmem_address_p[19]_i_9_n_0 ;
  wire \dmem_address_p[1]_i_11_n_0 ;
  wire \dmem_address_p[1]_i_3_n_0 ;
  wire \dmem_address_p[20]_i_12_n_0 ;
  wire \dmem_address_p[20]_i_2_0 ;
  wire \dmem_address_p[20]_i_2_n_0 ;
  wire \dmem_address_p[20]_i_6_n_0 ;
  wire \dmem_address_p[21]_i_16_n_0 ;
  wire \dmem_address_p[21]_i_3_n_0 ;
  wire \dmem_address_p[21]_i_9_n_0 ;
  wire \dmem_address_p[22]_i_13_n_0 ;
  wire \dmem_address_p[22]_i_2_0 ;
  wire \dmem_address_p[22]_i_2_n_0 ;
  wire \dmem_address_p[22]_i_5_n_0 ;
  wire \dmem_address_p[23]_i_2_n_0 ;
  wire \dmem_address_p[23]_i_4_n_0 ;
  wire \dmem_address_p[23]_i_7_n_0 ;
  wire \dmem_address_p[24]_i_2_n_0 ;
  wire \dmem_address_p[24]_i_4_n_0 ;
  wire \dmem_address_p[24]_i_8_n_0 ;
  wire \dmem_address_p[25]_i_2_n_0 ;
  wire \dmem_address_p[25]_i_5_n_0 ;
  wire \dmem_address_p[26]_i_12_n_0 ;
  wire \dmem_address_p[26]_i_2_0 ;
  wire \dmem_address_p[26]_i_2_1 ;
  wire \dmem_address_p[26]_i_2_n_0 ;
  wire \dmem_address_p[26]_i_8_n_0 ;
  wire \dmem_address_p[28]_i_13_n_0 ;
  wire \dmem_address_p[28]_i_2_0 ;
  wire \dmem_address_p[28]_i_2_1 ;
  wire \dmem_address_p[28]_i_2_n_0 ;
  wire \dmem_address_p[28]_i_6_0 ;
  wire \dmem_address_p[28]_i_6_1 ;
  wire \dmem_address_p[28]_i_6_n_0 ;
  wire \dmem_address_p[29]_i_6_n_0 ;
  wire \dmem_address_p[2]_i_2_n_0 ;
  wire \dmem_address_p[30]_i_2_0 ;
  wire \dmem_address_p[30]_i_2_n_0 ;
  wire \dmem_address_p[30]_i_5_n_0 ;
  wire \dmem_address_p[31]_i_4_n_0 ;
  wire \dmem_address_p[31]_i_9_n_0 ;
  wire \dmem_address_p[4]_i_2_0 ;
  wire \dmem_address_p[4]_i_2_1 ;
  wire \dmem_address_p[4]_i_2_2 ;
  wire \dmem_address_p[4]_i_2_n_0 ;
  wire \dmem_address_p[4]_i_3_n_0 ;
  wire \dmem_address_p[4]_i_7_n_0 ;
  wire \dmem_address_p[5]_i_2_0 ;
  wire \dmem_address_p[5]_i_2_1 ;
  wire \dmem_address_p[5]_i_2_n_0 ;
  wire \dmem_address_p[5]_i_4_n_0 ;
  wire \dmem_address_p[6]_i_2_0 ;
  wire \dmem_address_p[6]_i_2_1 ;
  wire \dmem_address_p[6]_i_2_n_0 ;
  wire \dmem_address_p[6]_i_3_n_0 ;
  wire \dmem_address_p[6]_i_7_n_0 ;
  wire \dmem_address_p[8]_i_2_0 ;
  wire \dmem_address_p[8]_i_2_1 ;
  wire \dmem_address_p[8]_i_2_n_0 ;
  wire \dmem_address_p[8]_i_5_n_0 ;
  wire \dmem_address_p[8]_i_7_n_0 ;
  wire \dmem_address_p[8]_i_8_n_0 ;
  wire \dmem_address_p[9]_i_10_n_0 ;
  wire \dmem_address_p[9]_i_4_n_0 ;
  wire \dmem_address_p_reg[0] ;
  wire \dmem_address_p_reg[0]_0 ;
  wire \dmem_address_p_reg[0]_1 ;
  wire [7:0]\dmem_address_p_reg[0]_2 ;
  wire \dmem_address_p_reg[0]_3 ;
  wire \dmem_address_p_reg[1] ;
  wire \dmem_address_p_reg[1]_0 ;
  wire [29:0]\dmem_address_p_reg[31] ;
  wire [11:0]\dmem_data_out_p_reg[15] ;
  wire [0:0]dmem_data_size;
  wire dmem_read_req_p;
  wire dmem_write_req_p;
  wire dmem_write_req_p_reg;
  wire [31:0]ex_csr_data;
  wire [1:0]ex_csr_write;
  wire [7:0]ex_dmem_data_out;
  wire ex_dmem_read_req;
  wire ex_dmem_write_req;
  wire [31:0]\ex_exception_context[badaddr] ;
  wire [2:0]\ex_exception_context[cause] ;
  wire [26:0]ex_rd_data;
  wire exception_cause132_out;
  wire exception_cause134_out;
  wire \exception_context_out[badaddr][31]_i_3_n_0 ;
  wire \exception_context_out[cause][0]_i_3_n_0 ;
  wire \exception_context_out[cause][0]_i_4_n_0 ;
  wire \exception_context_out[cause][4]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][0] ;
  wire \exception_context_out_reg[badaddr][0]_0 ;
  wire [3:0]\exception_context_out_reg[badaddr][11] ;
  wire [3:0]\exception_context_out_reg[badaddr][15] ;
  wire [3:0]\exception_context_out_reg[badaddr][19] ;
  wire [3:0]\exception_context_out_reg[badaddr][23] ;
  wire [2:0]\exception_context_out_reg[badaddr][27] ;
  wire [3:0]\exception_context_out_reg[badaddr][27]_0 ;
  wire [31:0]\exception_context_out_reg[badaddr][31] ;
  wire [3:0]\exception_context_out_reg[badaddr][31]_0 ;
  wire [3:0]\exception_context_out_reg[badaddr][3] ;
  wire [3:0]\exception_context_out_reg[badaddr][7] ;
  wire \exception_context_out_reg[cause][0] ;
  wire \exception_context_out_reg[cause][0]_0 ;
  wire \exception_context_out_reg[cause][0]_1 ;
  wire \exception_context_out_reg[cause][0]_2 ;
  wire \exception_context_out_reg[cause][0]_3 ;
  wire [2:0]\exception_context_out_reg[cause][1] ;
  wire [1:0]\exception_context_out_reg[cause][1]_0 ;
  wire \exception_context_out_reg[cause][1]_1 ;
  wire \exception_context_out_reg[cause][1]_2 ;
  wire \exception_context_out_reg[cause][3] ;
  wire [1:0]\exception_context_out_reg[cause][3]_0 ;
  wire [0:0]\exception_context_out_reg[cause][4] ;
  wire \exception_context_out_reg[ie] ;
  wire \exception_context_out_reg[ie]__0 ;
  wire \exception_context_out_reg[ie]__0_0 ;
  wire \exception_context_out_reg[ie]__0_1 ;
  wire i__carry__0_i_5__4_n_0;
  wire i__carry__0_i_6__4_n_0;
  wire i__carry__0_i_7__4_n_0;
  wire i__carry__0_i_8__4_n_0;
  wire i__carry__1_i_5__4_n_0;
  wire i__carry__1_i_6__4_n_0;
  wire i__carry__1_i_7__4_n_0;
  wire i__carry__1_i_8__4_n_0;
  wire i__carry__2_i_5__1_n_0;
  wire i__carry__2_i_6__4_n_0;
  wire i__carry__2_i_7__4_n_0;
  wire [0:0]i__carry__2_i_8__0;
  wire i__carry__2_i_8__4_n_0;
  wire i__carry__3_i_5_n_0;
  wire i__carry__3_i_6_n_0;
  wire i__carry__3_i_7_n_0;
  wire i__carry__3_i_8_n_0;
  wire i__carry__4_i_5_n_0;
  wire i__carry__4_i_6_n_0;
  wire i__carry__4_i_7_n_0;
  wire i__carry__4_i_8_n_0;
  wire i__carry__5_i_5_n_0;
  wire i__carry__5_i_6_n_0;
  wire i__carry__5_i_7_n_0;
  wire i__carry__5_i_8_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__6_i_5_n_0;
  wire i__carry__6_i_6_n_0;
  wire i__carry__6_i_7_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_6__4_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_8__4_n_0;
  wire ie1_reg;
  wire ie_reg;
  wire instr_misaligned;
  wire [7:0]\m2_inputs[dat] ;
  wire \mem_data_out_reg[0] ;
  wire \mem_data_out_reg[10] ;
  wire \mem_data_out_reg[11] ;
  wire \mem_data_out_reg[12] ;
  wire \mem_data_out_reg[13] ;
  wire \mem_data_out_reg[14] ;
  wire \mem_data_out_reg[15] ;
  wire \mem_data_out_reg[8] ;
  wire \mem_data_out_reg[9] ;
  wire \mem_op_reg[1] ;
  wire \mem_op_reg[2] ;
  wire \mem_op_reg[2]_0 ;
  wire [3:0]\mem_size_reg[0] ;
  wire pc;
  wire pc_next1;
  wire \pc_reg[0] ;
  wire \pc_reg[10] ;
  wire \pc_reg[11] ;
  wire \pc_reg[12] ;
  wire \pc_reg[13] ;
  wire \pc_reg[14] ;
  wire \pc_reg[15] ;
  wire \pc_reg[16] ;
  wire \pc_reg[17] ;
  wire \pc_reg[18] ;
  wire \pc_reg[19] ;
  wire [1:0]\pc_reg[1] ;
  wire \pc_reg[20] ;
  wire \pc_reg[21] ;
  wire \pc_reg[22] ;
  wire \pc_reg[23] ;
  wire \pc_reg[24] ;
  wire \pc_reg[25] ;
  wire \pc_reg[26] ;
  wire \pc_reg[27] ;
  wire \pc_reg[28] ;
  wire \pc_reg[29] ;
  wire \pc_reg[2] ;
  wire \pc_reg[30] ;
  wire [31:0]\pc_reg[31] ;
  wire [29:0]\pc_reg[31]_0 ;
  wire \pc_reg[31]_1 ;
  wire \pc_reg[3] ;
  wire \pc_reg[4] ;
  wire \pc_reg[5] ;
  wire \pc_reg[6] ;
  wire \pc_reg[7] ;
  wire \pc_reg[8] ;
  wire \pc_reg[9] ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[0]_0 ;
  wire \rd_data_reg[0]_1 ;
  wire \rd_data_reg[0]_2 ;
  wire \rd_data_reg[10] ;
  wire \rd_data_reg[10]_0 ;
  wire \rd_data_reg[10]_1 ;
  wire \rd_data_reg[10]_2 ;
  wire \rd_data_reg[11] ;
  wire \rd_data_reg[11]_0 ;
  wire \rd_data_reg[11]_1 ;
  wire \rd_data_reg[12] ;
  wire \rd_data_reg[12]_0 ;
  wire \rd_data_reg[12]_1 ;
  wire \rd_data_reg[12]_2 ;
  wire \rd_data_reg[13] ;
  wire \rd_data_reg[13]_0 ;
  wire \rd_data_reg[13]_1 ;
  wire \rd_data_reg[14] ;
  wire \rd_data_reg[14]_0 ;
  wire \rd_data_reg[14]_1 ;
  wire \rd_data_reg[14]_2 ;
  wire \rd_data_reg[15] ;
  wire \rd_data_reg[15]_0 ;
  wire \rd_data_reg[15]_1 ;
  wire \rd_data_reg[16] ;
  wire \rd_data_reg[16]_0 ;
  wire \rd_data_reg[17] ;
  wire \rd_data_reg[17]_0 ;
  wire \rd_data_reg[17]_1 ;
  wire \rd_data_reg[17]_2 ;
  wire \rd_data_reg[18] ;
  wire \rd_data_reg[18]_0 ;
  wire \rd_data_reg[18]_1 ;
  wire \rd_data_reg[18]_2 ;
  wire \rd_data_reg[19] ;
  wire \rd_data_reg[19]_0 ;
  wire \rd_data_reg[19]_1 ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[1]_0 ;
  wire \rd_data_reg[1]_1 ;
  wire \rd_data_reg[1]_2 ;
  wire \rd_data_reg[1]_3 ;
  wire \rd_data_reg[20] ;
  wire \rd_data_reg[20]_0 ;
  wire \rd_data_reg[20]_1 ;
  wire \rd_data_reg[20]_2 ;
  wire \rd_data_reg[21] ;
  wire \rd_data_reg[21]_0 ;
  wire \rd_data_reg[21]_1 ;
  wire \rd_data_reg[22] ;
  wire \rd_data_reg[22]_0 ;
  wire \rd_data_reg[22]_1 ;
  wire \rd_data_reg[22]_2 ;
  wire \rd_data_reg[23] ;
  wire \rd_data_reg[23]_0 ;
  wire \rd_data_reg[24] ;
  wire \rd_data_reg[24]_0 ;
  wire \rd_data_reg[24]_1 ;
  wire \rd_data_reg[25] ;
  wire \rd_data_reg[25]_0 ;
  wire \rd_data_reg[25]_1 ;
  wire \rd_data_reg[25]_2 ;
  wire \rd_data_reg[26] ;
  wire \rd_data_reg[26]_0 ;
  wire \rd_data_reg[26]_1 ;
  wire \rd_data_reg[26]_2 ;
  wire \rd_data_reg[26]_3 ;
  wire \rd_data_reg[26]_4 ;
  wire \rd_data_reg[28] ;
  wire [3:0]\rd_data_reg[28]_0 ;
  wire \rd_data_reg[28]_1 ;
  wire \rd_data_reg[28]_2 ;
  wire \rd_data_reg[28]_3 ;
  wire \rd_data_reg[28]_4 ;
  wire \rd_data_reg[28]_5 ;
  wire \rd_data_reg[29] ;
  wire \rd_data_reg[29]_0 ;
  wire \rd_data_reg[29]_1 ;
  wire \rd_data_reg[29]_2 ;
  wire \rd_data_reg[29]_3 ;
  wire \rd_data_reg[29]_4 ;
  wire \rd_data_reg[29]_5 ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[2]_0 ;
  wire \rd_data_reg[2]_1 ;
  wire \rd_data_reg[2]_2 ;
  wire \rd_data_reg[2]_3 ;
  wire \rd_data_reg[30] ;
  wire \rd_data_reg[30]_0 ;
  wire \rd_data_reg[30]_1 ;
  wire \rd_data_reg[31] ;
  wire \rd_data_reg[31]_0 ;
  wire \rd_data_reg[31]_1 ;
  wire \rd_data_reg[31]_2 ;
  wire \rd_data_reg[31]_3 ;
  wire \rd_data_reg[4] ;
  wire \rd_data_reg[4]_0 ;
  wire \rd_data_reg[4]_1 ;
  wire \rd_data_reg[4]_2 ;
  wire \rd_data_reg[5] ;
  wire \rd_data_reg[5]_0 ;
  wire \rd_data_reg[5]_1 ;
  wire \rd_data_reg[6] ;
  wire \rd_data_reg[6]_0 ;
  wire \rd_data_reg[6]_1 ;
  wire \rd_data_reg[6]_2 ;
  wire \rd_data_reg[8] ;
  wire \rd_data_reg[8]_0 ;
  wire \rd_data_reg[9] ;
  wire \rd_data_reg[9]_0 ;
  wire \rd_data_reg[9]_1 ;
  wire \rd_data_reg[9]_2 ;
  wire \result0_inferred__2/i__carry__0_n_0 ;
  wire \result0_inferred__2/i__carry__0_n_1 ;
  wire \result0_inferred__2/i__carry__0_n_2 ;
  wire \result0_inferred__2/i__carry__0_n_3 ;
  wire [3:0]\result0_inferred__2/i__carry__1_0 ;
  wire [3:0]\result0_inferred__2/i__carry__1_1 ;
  wire \result0_inferred__2/i__carry__1_n_0 ;
  wire \result0_inferred__2/i__carry__1_n_1 ;
  wire \result0_inferred__2/i__carry__1_n_2 ;
  wire \result0_inferred__2/i__carry__1_n_3 ;
  wire [3:0]\result0_inferred__2/i__carry__2_0 ;
  wire [3:0]\result0_inferred__2/i__carry__2_1 ;
  wire \result0_inferred__2/i__carry__2_n_1 ;
  wire \result0_inferred__2/i__carry__2_n_2 ;
  wire \result0_inferred__2/i__carry__2_n_3 ;
  wire \result0_inferred__2/i__carry_n_0 ;
  wire \result0_inferred__2/i__carry_n_1 ;
  wire \result0_inferred__2/i__carry_n_2 ;
  wire \result0_inferred__2/i__carry_n_3 ;
  wire [3:0]\result0_inferred__3/i__carry__0_0 ;
  wire [3:0]\result0_inferred__3/i__carry__0_1 ;
  wire \result0_inferred__3/i__carry__0_n_0 ;
  wire \result0_inferred__3/i__carry__0_n_1 ;
  wire \result0_inferred__3/i__carry__0_n_2 ;
  wire \result0_inferred__3/i__carry__0_n_3 ;
  wire [3:0]\result0_inferred__3/i__carry__1_0 ;
  wire [3:0]\result0_inferred__3/i__carry__1_1 ;
  wire \result0_inferred__3/i__carry__1_n_0 ;
  wire \result0_inferred__3/i__carry__1_n_1 ;
  wire \result0_inferred__3/i__carry__1_n_2 ;
  wire \result0_inferred__3/i__carry__1_n_3 ;
  wire [3:0]\result0_inferred__3/i__carry__2_0 ;
  wire [3:0]\result0_inferred__3/i__carry__2_1 ;
  wire \result0_inferred__3/i__carry__2_n_1 ;
  wire \result0_inferred__3/i__carry__2_n_2 ;
  wire \result0_inferred__3/i__carry__2_n_3 ;
  wire \result0_inferred__3/i__carry_n_0 ;
  wire \result0_inferred__3/i__carry_n_1 ;
  wire \result0_inferred__3/i__carry_n_2 ;
  wire \result0_inferred__3/i__carry_n_3 ;
  wire \result0_inferred__5/i__carry__0_n_0 ;
  wire \result0_inferred__5/i__carry__0_n_1 ;
  wire \result0_inferred__5/i__carry__0_n_2 ;
  wire \result0_inferred__5/i__carry__0_n_3 ;
  wire \result0_inferred__5/i__carry__1_n_0 ;
  wire \result0_inferred__5/i__carry__1_n_1 ;
  wire \result0_inferred__5/i__carry__1_n_2 ;
  wire \result0_inferred__5/i__carry__1_n_3 ;
  wire \result0_inferred__5/i__carry__2_n_0 ;
  wire \result0_inferred__5/i__carry__2_n_1 ;
  wire \result0_inferred__5/i__carry__2_n_2 ;
  wire \result0_inferred__5/i__carry__2_n_3 ;
  wire \result0_inferred__5/i__carry__3_n_0 ;
  wire \result0_inferred__5/i__carry__3_n_1 ;
  wire \result0_inferred__5/i__carry__3_n_2 ;
  wire \result0_inferred__5/i__carry__3_n_3 ;
  wire \result0_inferred__5/i__carry__4_n_0 ;
  wire \result0_inferred__5/i__carry__4_n_1 ;
  wire \result0_inferred__5/i__carry__4_n_2 ;
  wire \result0_inferred__5/i__carry__4_n_3 ;
  wire \result0_inferred__5/i__carry__5_n_0 ;
  wire \result0_inferred__5/i__carry__5_n_1 ;
  wire \result0_inferred__5/i__carry__5_n_2 ;
  wire \result0_inferred__5/i__carry__5_n_3 ;
  wire \result0_inferred__5/i__carry__6_n_1 ;
  wire \result0_inferred__5/i__carry__6_n_2 ;
  wire \result0_inferred__5/i__carry__6_n_3 ;
  wire \result0_inferred__5/i__carry_n_0 ;
  wire \result0_inferred__5/i__carry_n_1 ;
  wire \result0_inferred__5/i__carry_n_2 ;
  wire \result0_inferred__5/i__carry_n_3 ;
  wire slow_reset_reg;
  wire stall_ex;
  wire [1:0]state;
  wire to_std_logic35_out;
  wire [3:0]\wb_outputs_reg[dat][12] ;
  wire \wb_outputs_reg[dat][16] ;
  wire \wb_outputs_reg[dat][16]_0 ;
  wire \wb_outputs_reg[dat][17] ;
  wire \wb_outputs_reg[dat][18] ;
  wire \wb_outputs_reg[dat][19] ;
  wire \wb_outputs_reg[dat][20] ;
  wire \wb_outputs_reg[dat][21] ;
  wire \wb_outputs_reg[dat][22] ;
  wire [7:0]\wb_outputs_reg[dat][23] ;
  wire \wb_outputs_reg[dat][23]_0 ;
  wire [0:0]\wb_outputs_reg[sel][0] ;
  wire [3:0]\NLW_result0_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__2/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__3/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__3/i__carry__2_O_UNCONNECTED ;
  wire [3:3]\NLW_result0_inferred__5/i__carry__6_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hF30AF300)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\mem_op_reg[1] ),
        .I1(\FSM_sequential_state_reg[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(dmem_write_req_p_reg),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hF030F03A)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(\mem_op_reg[1] ),
        .I1(\FSM_sequential_state_reg[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(dmem_write_req_p_reg),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAEA)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(dmem_write_req_p_reg),
        .I1(\csr_write_out_reg[0] ),
        .I2(\exception_context_out_reg[cause][1] [1]),
        .I3(\exception_context_out_reg[cause][1] [2]),
        .I4(\csr_addr_out_reg[1] ),
        .I5(dmem_read_req_p),
        .O(\mem_op_reg[1] ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(dmem_write_req_p),
        .I1(\csr_addr_out_reg[1] ),
        .I2(\csr_write_out_reg[0] ),
        .I3(\exception_context_out_reg[cause][1] [2]),
        .I4(\exception_context_out_reg[cause][1] [0]),
        .I5(\exception_context_out_reg[cause][1] [1]),
        .O(dmem_write_req_p_reg));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    count_instr_out_i_1
       (.I0(\csr_write_out_reg[0] ),
        .I1(\csr_addr_out_reg[1] ),
        .I2(\mem_op_reg[2]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    count_instruction_i_1
       (.I0(\pc_reg[0] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\mem_op_reg[2]_0 ),
        .I3(count_instruction_reg_0),
        .I4(count_instruction_reg),
        .I5(stall_ex),
        .O(cancel_fetch_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \csr_addr_out[11]_i_1__0 
       (.I0(\csr_write_out_reg[0] ),
        .I1(\csr_addr_out_reg[1] ),
        .I2(\mem_op_reg[2]_0 ),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[0]_i_1 
       (.I0(ex_csr_data[0]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [0]),
        .O(\pc_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[10]_i_1 
       (.I0(ex_csr_data[10]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [10]),
        .O(\pc_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[11]_i_1 
       (.I0(ex_csr_data[11]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [11]),
        .O(\pc_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[12]_i_1 
       (.I0(ex_csr_data[12]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [12]),
        .O(\pc_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[13]_i_1 
       (.I0(ex_csr_data[13]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [13]),
        .O(\pc_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[14]_i_1 
       (.I0(ex_csr_data[14]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [14]),
        .O(\pc_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[15]_i_1 
       (.I0(ex_csr_data[15]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [15]),
        .O(\pc_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[16]_i_1 
       (.I0(ex_csr_data[16]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [16]),
        .O(\pc_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[17]_i_1 
       (.I0(ex_csr_data[17]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [17]),
        .O(\pc_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[18]_i_1 
       (.I0(ex_csr_data[18]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [18]),
        .O(\pc_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[19]_i_1 
       (.I0(ex_csr_data[19]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [19]),
        .O(\pc_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[1]_i_1 
       (.I0(ex_csr_data[1]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [1]),
        .O(\pc_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[20]_i_1 
       (.I0(ex_csr_data[20]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [20]),
        .O(\pc_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[21]_i_1 
       (.I0(ex_csr_data[21]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [21]),
        .O(\pc_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[22]_i_1 
       (.I0(ex_csr_data[22]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [22]),
        .O(\pc_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[23]_i_1 
       (.I0(ex_csr_data[23]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [23]),
        .O(\pc_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[24]_i_1 
       (.I0(ex_csr_data[24]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [24]),
        .O(\pc_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[25]_i_1 
       (.I0(ex_csr_data[25]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [25]),
        .O(\pc_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[26]_i_1 
       (.I0(ex_csr_data[26]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [26]),
        .O(\pc_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[27]_i_1 
       (.I0(ex_csr_data[27]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [27]),
        .O(\pc_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[28]_i_1 
       (.I0(ex_csr_data[28]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [28]),
        .O(\pc_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[29]_i_1 
       (.I0(ex_csr_data[29]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [29]),
        .O(\pc_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[2]_i_1 
       (.I0(ex_csr_data[2]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [2]),
        .O(\pc_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[30]_i_1 
       (.I0(ex_csr_data[30]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [30]),
        .O(\pc_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[31]_i_1 
       (.I0(ex_csr_data[31]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [31]),
        .O(\pc_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[3]_i_1 
       (.I0(ex_csr_data[3]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [3]),
        .O(\pc_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[4]_i_1 
       (.I0(ex_csr_data[4]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [4]),
        .O(\pc_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[5]_i_1 
       (.I0(ex_csr_data[5]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [5]),
        .O(\pc_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[6]_i_1 
       (.I0(ex_csr_data[6]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [6]),
        .O(\pc_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[7]_i_1 
       (.I0(ex_csr_data[7]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [7]),
        .O(\pc_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[8]_i_1 
       (.I0(ex_csr_data[8]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [8]),
        .O(\pc_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_data_out[9]_i_1 
       (.I0(ex_csr_data[9]),
        .I1(\csr_write_out_reg[0] ),
        .I2(\csr_data_out_reg[31] [9]),
        .O(\pc_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFD31)) 
    \csr_write_out[0]_i_1 
       (.I0(\csr_write_out_reg[0] ),
        .I1(\csr_addr_out_reg[1] ),
        .I2(ex_csr_write[0]),
        .I3(\csr_write_out_reg[1] [0]),
        .O(\csr_write_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFD31)) 
    \csr_write_out[1]_i_1 
       (.I0(\csr_write_out_reg[0] ),
        .I1(\csr_addr_out_reg[1] ),
        .I2(ex_csr_write[1]),
        .I3(\csr_write_out_reg[1] [1]),
        .O(\csr_write_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFEFEFFFEFEFE)) 
    \dmem_address_p[0]_i_1 
       (.I0(\rd_data_reg[0]_0 ),
        .I1(\rd_data_reg[0]_1 ),
        .I2(\dmem_address_p[0]_i_4_n_0 ),
        .I3(\rd_data_reg[0]_2 ),
        .I4(data7),
        .I5(\rd_data_reg[0] ),
        .O(\alu_op_reg[1] ));
  LUT4 #(
    .INIT(16'hEEEA)) 
    \dmem_address_p[0]_i_4 
       (.I0(\dmem_address_p[0]_i_9_n_0 ),
        .I1(\rd_data_reg[24] ),
        .I2(alu_x[0]),
        .I3(alu_y[0]),
        .O(\dmem_address_p[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \dmem_address_p[0]_i_9 
       (.I0(data5[0]),
        .I1(data6[0]),
        .I2(\rd_data_reg[28]_0 [0]),
        .I3(\rd_data_reg[28]_0 [1]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\rd_data_reg[28]_0 [2]),
        .O(\dmem_address_p[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[10]_i_1 
       (.I0(\rd_data_reg[10] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[10]_i_2_n_0 ),
        .O(ex_rd_data[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[10]_i_10 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[10]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[7]),
        .I4(data6[10]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[10]_i_2 
       (.I0(\rd_data_reg[10]_0 ),
        .I1(\rd_data_reg[10]_1 ),
        .I2(\rd_data_reg[26]_2 ),
        .I3(\rd_data_reg[10]_2 ),
        .I4(\rd_data_reg[26]_4 ),
        .I5(\dmem_address_p[10]_i_6_n_0 ),
        .O(\dmem_address_p[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[10]_i_6 
       (.I0(\dmem_address_p[10]_i_2_0 ),
        .I1(\dmem_address_p[10]_i_10_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\dmem_address_p[10]_i_2_1 ),
        .I4(\rd_data_reg[28]_4 ),
        .I5(\rd_data_reg[11]_1 ),
        .O(\dmem_address_p[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[11]_i_1 
       (.I0(\rd_data_reg[11] ),
        .I1(\dmem_address_p[11]_i_3_n_0 ),
        .I2(\rd_data_reg[24] ),
        .I3(\rd_data_reg[29]_1 ),
        .I4(alu_x[11]),
        .I5(alu_y__0[9]),
        .O(ex_rd_data[7]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[11]_i_20 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[11]),
        .O(\dmem_address_p[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[11]_i_3 
       (.I0(\rd_data_reg[28]_4 ),
        .I1(\rd_data_reg[11]_0 ),
        .I2(\rd_data_reg[28]_2 ),
        .I3(\rd_data_reg[11]_1 ),
        .I4(\dmem_address_p[11]_i_9_n_0 ),
        .O(\dmem_address_p[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[11]_i_9 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[11]),
        .I2(alu_y__0[9]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[8]),
        .I5(\dmem_address_p[11]_i_20_n_0 ),
        .O(\dmem_address_p[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[12]_i_1 
       (.I0(\rd_data_reg[12] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[12]_i_2_n_0 ),
        .O(ex_rd_data[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[12]_i_10 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[12]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[9]),
        .I4(data6[12]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[12]_i_2 
       (.I0(\rd_data_reg[12]_0 ),
        .I1(\rd_data_reg[12]_1 ),
        .I2(\rd_data_reg[26]_2 ),
        .I3(\rd_data_reg[12]_2 ),
        .I4(\rd_data_reg[26]_4 ),
        .I5(\dmem_address_p[12]_i_6_n_0 ),
        .O(\dmem_address_p[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[12]_i_6 
       (.I0(\dmem_address_p[12]_i_2_0 ),
        .I1(\dmem_address_p[12]_i_10_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\dmem_address_p[12]_i_2_1 ),
        .I4(\rd_data_reg[28]_4 ),
        .I5(\rd_data_reg[13]_1 ),
        .O(\dmem_address_p[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[13]_i_1 
       (.I0(\rd_data_reg[13] ),
        .I1(\dmem_address_p[13]_i_3_n_0 ),
        .I2(\rd_data_reg[24] ),
        .I3(\rd_data_reg[29]_1 ),
        .I4(alu_x[13]),
        .I5(alu_y__0[11]),
        .O(ex_rd_data[9]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[13]_i_18 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[13]),
        .O(\dmem_address_p[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[13]_i_3 
       (.I0(\rd_data_reg[28]_4 ),
        .I1(\rd_data_reg[13]_0 ),
        .I2(\rd_data_reg[28]_2 ),
        .I3(\rd_data_reg[13]_1 ),
        .I4(\dmem_address_p[13]_i_9_n_0 ),
        .O(\dmem_address_p[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[13]_i_9 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[13]),
        .I2(alu_y__0[11]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[10]),
        .I5(\dmem_address_p[13]_i_18_n_0 ),
        .O(\dmem_address_p[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[14]_i_1 
       (.I0(\rd_data_reg[14] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[14]_i_2_n_0 ),
        .O(ex_rd_data[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[14]_i_12 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[14]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[11]),
        .I4(data6[14]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[14]_i_2 
       (.I0(\rd_data_reg[14]_0 ),
        .I1(\rd_data_reg[14]_1 ),
        .I2(\rd_data_reg[26]_2 ),
        .I3(\rd_data_reg[14]_2 ),
        .I4(\rd_data_reg[26]_4 ),
        .I5(\dmem_address_p[14]_i_6_n_0 ),
        .O(\dmem_address_p[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[14]_i_6 
       (.I0(\dmem_address_p[14]_i_2_0 ),
        .I1(\dmem_address_p[14]_i_12_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\dmem_address_p[14]_i_2_1 ),
        .I4(\rd_data_reg[28]_4 ),
        .I5(\rd_data_reg[15]_1 ),
        .O(\dmem_address_p[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[15]_i_1 
       (.I0(\rd_data_reg[15] ),
        .I1(\dmem_address_p[15]_i_3_n_0 ),
        .I2(\rd_data_reg[24] ),
        .I3(\rd_data_reg[29]_1 ),
        .I4(alu_x[15]),
        .I5(alu_y__0[13]),
        .O(ex_rd_data[11]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[15]_i_13 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[15]),
        .O(\dmem_address_p[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[15]_i_3 
       (.I0(\rd_data_reg[28]_4 ),
        .I1(\rd_data_reg[15]_0 ),
        .I2(\rd_data_reg[28]_2 ),
        .I3(\rd_data_reg[15]_1 ),
        .I4(\dmem_address_p[15]_i_7_n_0 ),
        .O(\dmem_address_p[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[15]_i_7 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[15]),
        .I2(alu_y__0[13]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[12]),
        .I5(\dmem_address_p[15]_i_13_n_0 ),
        .O(\dmem_address_p[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[16]_i_1 
       (.I0(\rd_data_reg[16] ),
        .I1(\dmem_address_p[16]_i_3_n_0 ),
        .I2(\rd_data_reg[24] ),
        .I3(\rd_data_reg[29]_1 ),
        .I4(alu_y__0[14]),
        .I5(alu_x[16]),
        .O(ex_rd_data[12]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[16]_i_13 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[16]),
        .O(\dmem_address_p[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[16]_i_3 
       (.I0(\rd_data_reg[29]_0 ),
        .I1(\rd_data_reg[16]_0 ),
        .I2(\rd_data_reg[2] ),
        .I3(\rd_data_reg[17]_2 ),
        .I4(\dmem_address_p[16]_i_7_n_0 ),
        .O(\dmem_address_p[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[16]_i_7 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[16]),
        .I2(alu_y__0[14]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[13]),
        .I5(\dmem_address_p[16]_i_13_n_0 ),
        .O(\dmem_address_p[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \dmem_address_p[17]_i_1 
       (.I0(\rd_data_reg[29]_1 ),
        .I1(alu_x[17]),
        .I2(alu_y__0[15]),
        .I3(\dmem_address_p[17]_i_2_n_0 ),
        .I4(\rd_data_reg[17]_0 ),
        .O(ex_rd_data[13]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[17]_i_2 
       (.I0(\rd_data_reg[17]_1 ),
        .I1(\dmem_address_p[17]_i_5_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\rd_data_reg[17]_2 ),
        .I4(\rd_data_reg[2] ),
        .I5(\rd_data_reg[17] ),
        .O(\dmem_address_p[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[17]_i_5 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[17]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[14]),
        .I4(data6[17]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[18]_i_1 
       (.I0(\rd_data_reg[18] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[18]_i_2_n_0 ),
        .O(ex_rd_data[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[18]_i_10 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[18]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[15]),
        .I4(data6[18]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[18]_i_2 
       (.I0(\rd_data_reg[18]_0 ),
        .I1(\rd_data_reg[18]_1 ),
        .I2(\rd_data_reg[26]_2 ),
        .I3(\rd_data_reg[18]_2 ),
        .I4(\rd_data_reg[26]_4 ),
        .I5(\dmem_address_p[18]_i_6_n_0 ),
        .O(\dmem_address_p[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[18]_i_6 
       (.I0(\dmem_address_p[18]_i_2_0 ),
        .I1(\dmem_address_p[18]_i_10_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\rd_data_reg[17] ),
        .I4(\rd_data_reg[2] ),
        .I5(\rd_data_reg[19]_1 ),
        .O(\dmem_address_p[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[19]_i_1 
       (.I0(\rd_data_reg[19]_0 ),
        .I1(\dmem_address_p[19]_i_3_n_0 ),
        .I2(\rd_data_reg[24] ),
        .I3(\rd_data_reg[29]_1 ),
        .I4(alu_x[19]),
        .I5(alu_y__0[17]),
        .O(ex_rd_data[15]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[19]_i_21 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[19]),
        .O(\dmem_address_p[19]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[19]_i_3 
       (.I0(\rd_data_reg[29]_0 ),
        .I1(\rd_data_reg[19]_1 ),
        .I2(\rd_data_reg[2] ),
        .I3(\rd_data_reg[19] ),
        .I4(\dmem_address_p[19]_i_9_n_0 ),
        .O(\dmem_address_p[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[19]_i_9 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[19]),
        .I2(alu_y__0[17]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[16]),
        .I5(\dmem_address_p[19]_i_21_n_0 ),
        .O(\dmem_address_p[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEE)) 
    \dmem_address_p[1]_i_1 
       (.I0(\rd_data_reg[1] ),
        .I1(\dmem_address_p[1]_i_3_n_0 ),
        .I2(\rd_data_reg[1]_0 ),
        .I3(\rd_data_reg[1]_1 ),
        .I4(\rd_data_reg[1]_2 ),
        .I5(\rd_data_reg[1]_3 ),
        .O(\alu_op_reg[3] ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \dmem_address_p[1]_i_11 
       (.I0(data6[1]),
        .I1(data5[1]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\rd_data_reg[28]_0 [2]),
        .O(\dmem_address_p[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFF28)) 
    \dmem_address_p[1]_i_3 
       (.I0(\rd_data_reg[29]_1 ),
        .I1(alu_y[1]),
        .I2(alu_x[1]),
        .I3(\dmem_address_p[1]_i_11_n_0 ),
        .O(\dmem_address_p[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[20]_i_1 
       (.I0(\rd_data_reg[20] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[20]_i_2_n_0 ),
        .O(ex_rd_data[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[20]_i_12 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[20]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[17]),
        .I4(data6[20]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[20]_i_2 
       (.I0(\rd_data_reg[20]_0 ),
        .I1(\rd_data_reg[20]_1 ),
        .I2(\rd_data_reg[26]_2 ),
        .I3(\rd_data_reg[20]_2 ),
        .I4(\rd_data_reg[26]_4 ),
        .I5(\dmem_address_p[20]_i_6_n_0 ),
        .O(\dmem_address_p[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[20]_i_6 
       (.I0(\dmem_address_p[20]_i_2_0 ),
        .I1(\dmem_address_p[20]_i_12_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\rd_data_reg[19] ),
        .I4(\rd_data_reg[2] ),
        .I5(\rd_data_reg[21]_1 ),
        .O(\dmem_address_p[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[21]_i_1 
       (.I0(\rd_data_reg[21]_0 ),
        .I1(\dmem_address_p[21]_i_3_n_0 ),
        .I2(\rd_data_reg[24] ),
        .I3(\rd_data_reg[29]_1 ),
        .I4(alu_x[21]),
        .I5(alu_y__0[19]),
        .O(ex_rd_data[17]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[21]_i_16 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[21]),
        .O(\dmem_address_p[21]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[21]_i_3 
       (.I0(\rd_data_reg[29]_0 ),
        .I1(\rd_data_reg[21]_1 ),
        .I2(\rd_data_reg[2] ),
        .I3(\rd_data_reg[21] ),
        .I4(\dmem_address_p[21]_i_9_n_0 ),
        .O(\dmem_address_p[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[21]_i_9 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[21]),
        .I2(alu_y__0[19]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[18]),
        .I5(\dmem_address_p[21]_i_16_n_0 ),
        .O(\dmem_address_p[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[22]_i_1 
       (.I0(\rd_data_reg[22] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[22]_i_2_n_0 ),
        .O(ex_rd_data[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[22]_i_13 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[22]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[19]),
        .I4(data6[22]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \dmem_address_p[22]_i_2 
       (.I0(\rd_data_reg[22]_0 ),
        .I1(\rd_data_reg[26]_4 ),
        .I2(\rd_data_reg[22]_1 ),
        .I3(\rd_data_reg[28]_4 ),
        .I4(\dmem_address_p[22]_i_5_n_0 ),
        .I5(\rd_data_reg[22]_2 ),
        .O(\dmem_address_p[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[22]_i_5 
       (.I0(\dmem_address_p[22]_i_2_0 ),
        .I1(\dmem_address_p[22]_i_13_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\rd_data_reg[21] ),
        .I4(\rd_data_reg[2] ),
        .I5(\rd_data_reg[23]_0 ),
        .O(\dmem_address_p[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEFEAA)) 
    \dmem_address_p[23]_i_1 
       (.I0(\dmem_address_p[23]_i_2_n_0 ),
        .I1(\rd_data_reg[24] ),
        .I2(\rd_data_reg[29]_1 ),
        .I3(alu_x[23]),
        .I4(alu_y__0[21]),
        .O(ex_rd_data[19]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[23]_i_2 
       (.I0(\rd_data_reg[23] ),
        .I1(\dmem_address_p[23]_i_4_n_0 ),
        .I2(\rd_data_reg[24]_1 ),
        .I3(\rd_data_reg[2] ),
        .I4(\rd_data_reg[23]_0 ),
        .I5(\rd_data_reg[29]_0 ),
        .O(\dmem_address_p[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[23]_i_4 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[23]),
        .I2(alu_y__0[21]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[20]),
        .I5(\dmem_address_p[23]_i_7_n_0 ),
        .O(\dmem_address_p[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[23]_i_7 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[23]),
        .O(\dmem_address_p[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEFEAA)) 
    \dmem_address_p[24]_i_1 
       (.I0(\dmem_address_p[24]_i_2_n_0 ),
        .I1(\rd_data_reg[24] ),
        .I2(\rd_data_reg[29]_1 ),
        .I3(alu_y__0[22]),
        .I4(alu_x[24]),
        .O(ex_rd_data[20]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[24]_i_2 
       (.I0(\rd_data_reg[24]_0 ),
        .I1(\dmem_address_p[24]_i_4_n_0 ),
        .I2(\rd_data_reg[25]_2 ),
        .I3(\rd_data_reg[2] ),
        .I4(\rd_data_reg[24]_1 ),
        .I5(\rd_data_reg[29]_0 ),
        .O(\dmem_address_p[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[24]_i_4 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[24]),
        .I2(alu_y__0[22]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[21]),
        .I5(\dmem_address_p[24]_i_8_n_0 ),
        .O(\dmem_address_p[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[24]_i_8 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[24]),
        .O(\dmem_address_p[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \dmem_address_p[25]_i_1 
       (.I0(\rd_data_reg[29]_1 ),
        .I1(alu_x[25]),
        .I2(alu_y__0[23]),
        .I3(\dmem_address_p[25]_i_2_n_0 ),
        .I4(\rd_data_reg[25]_0 ),
        .O(ex_rd_data[21]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[25]_i_2 
       (.I0(\rd_data_reg[25]_1 ),
        .I1(\dmem_address_p[25]_i_5_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\rd_data_reg[25]_2 ),
        .I4(\rd_data_reg[2] ),
        .I5(\rd_data_reg[25] ),
        .O(\dmem_address_p[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[25]_i_5 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[25]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[22]),
        .I4(data6[25]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[26]_i_1 
       (.I0(\rd_data_reg[26] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[26]_i_2_n_0 ),
        .O(ex_rd_data[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[26]_i_12 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[26]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[23]),
        .I4(data6[26]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[26]_i_2 
       (.I0(\rd_data_reg[26]_0 ),
        .I1(\rd_data_reg[26]_1 ),
        .I2(\rd_data_reg[26]_2 ),
        .I3(\rd_data_reg[26]_3 ),
        .I4(\rd_data_reg[26]_4 ),
        .I5(\dmem_address_p[26]_i_8_n_0 ),
        .O(\dmem_address_p[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[26]_i_8 
       (.I0(\dmem_address_p[26]_i_2_0 ),
        .I1(\dmem_address_p[26]_i_12_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\rd_data_reg[25] ),
        .I4(\rd_data_reg[2] ),
        .I5(\dmem_address_p[26]_i_2_1 ),
        .O(\dmem_address_p[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[28]_i_1 
       (.I0(\rd_data_reg[28] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[28]_i_2_n_0 ),
        .O(ex_rd_data[23]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \dmem_address_p[28]_i_13 
       (.I0(alu_x__0),
        .I1(\dmem_address_p[28]_i_6_0 ),
        .I2(\dmem_address_p[28]_i_6_1 ),
        .I3(\rd_data_reg[26]_4 ),
        .I4(data6[28]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \dmem_address_p[28]_i_2 
       (.I0(\rd_data_reg[28]_1 ),
        .I1(\rd_data_reg[28]_2 ),
        .I2(\rd_data_reg[28]_3 ),
        .I3(\rd_data_reg[28]_4 ),
        .I4(\rd_data_reg[28]_5 ),
        .I5(\dmem_address_p[28]_i_6_n_0 ),
        .O(\dmem_address_p[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[28]_i_6 
       (.I0(\dmem_address_p[28]_i_2_0 ),
        .I1(\dmem_address_p[28]_i_13_n_0 ),
        .I2(\rd_data_reg[29]_0 ),
        .I3(\dmem_address_p[28]_i_2_1 ),
        .I4(\rd_data_reg[2] ),
        .I5(\rd_data_reg[29] ),
        .O(\dmem_address_p[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \dmem_address_p[29]_i_1 
       (.I0(\rd_data_reg[29] ),
        .I1(\rd_data_reg[29]_0 ),
        .I2(\rd_data_reg[29]_1 ),
        .I3(\rd_data_reg[29]_2 ),
        .I4(\dmem_address_p[29]_i_6_n_0 ),
        .I5(\rd_data_reg[29]_3 ),
        .O(ex_rd_data[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[29]_i_6 
       (.I0(\rd_data_reg[31] ),
        .I1(data5[24]),
        .I2(\rd_data_reg[29]_4 ),
        .I3(data6[29]),
        .I4(alu_x[30]),
        .I5(\rd_data_reg[29]_5 ),
        .O(\dmem_address_p[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[2]_i_1 
       (.I0(\dmem_address_p[2]_i_2_n_0 ),
        .I1(\rd_data_reg[2]_0 ),
        .I2(\rd_data_reg[2] ),
        .I3(\rd_data_reg[2]_1 ),
        .I4(\rd_data_reg[29]_0 ),
        .I5(\rd_data_reg[2]_2 ),
        .O(ex_rd_data[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[2]_i_2 
       (.I0(\rd_data_reg[31] ),
        .I1(data5[2]),
        .I2(\rd_data_reg[29]_4 ),
        .I3(data6[2]),
        .I4(\rd_data_reg[29]_1 ),
        .I5(\rd_data_reg[2]_3 ),
        .O(\dmem_address_p[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \dmem_address_p[30]_i_1 
       (.I0(\dmem_address_p[30]_i_2_n_0 ),
        .I1(\rd_data_reg[30]_0 ),
        .I2(\rd_data_reg[24] ),
        .I3(alu_y__0[28]),
        .I4(alu_x[30]),
        .I5(\rd_data_reg[30] ),
        .O(ex_rd_data[25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[30]_i_2 
       (.I0(\dmem_address_p[30]_i_5_n_0 ),
        .I1(\rd_data_reg[30]_1 ),
        .I2(alu_x[30]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[25]),
        .O(\dmem_address_p[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \dmem_address_p[30]_i_5 
       (.I0(\rd_data_reg[29]_1 ),
        .I1(\dmem_address_p[30]_i_2_0 ),
        .I2(\rd_data_reg[29]_4 ),
        .I3(data6[30]),
        .I4(alu_x__0),
        .I5(\rd_data_reg[29]_5 ),
        .O(\dmem_address_p[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dmem_address_p[31]_i_1 
       (.I0(dmem_address1),
        .I1(\csr_addr_out_reg[1] ),
        .O(\mem_op_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[31]_i_2 
       (.I0(\dmem_address_p[31]_i_4_n_0 ),
        .I1(\rd_data_reg[31]_0 ),
        .I2(data5[26]),
        .I3(\rd_data_reg[31] ),
        .I4(alu_y__0[29]),
        .I5(\rd_data_reg[24] ),
        .O(ex_rd_data[26]));
  LUT3 #(
    .INIT(8'hE0)) 
    \dmem_address_p[31]_i_3 
       (.I0(\exception_context_out_reg[cause][1] [2]),
        .I1(\exception_context_out_reg[cause][1] [1]),
        .I2(\csr_write_out_reg[0] ),
        .O(dmem_address1));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    \dmem_address_p[31]_i_4 
       (.I0(\dmem_address_p[31]_i_9_n_0 ),
        .I1(\rd_data_reg[28]_4 ),
        .I2(\rd_data_reg[31]_1 ),
        .I3(\rd_data_reg[31]_2 ),
        .I4(\rd_data_reg[28]_2 ),
        .I5(\rd_data_reg[31]_3 ),
        .O(\dmem_address_p[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F444F888)) 
    \dmem_address_p[31]_i_9 
       (.I0(alu_y__0[29]),
        .I1(\rd_data_reg[29]_1 ),
        .I2(\rd_data_reg[29]_4 ),
        .I3(data6[31]),
        .I4(alu_x__0),
        .I5(\rd_data_reg[0] ),
        .O(\dmem_address_p[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[4]_i_1 
       (.I0(\rd_data_reg[4] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[4]_i_2_n_0 ),
        .O(ex_rd_data[1]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[4]_i_2 
       (.I0(\dmem_address_p[4]_i_3_n_0 ),
        .I1(\rd_data_reg[4]_0 ),
        .I2(\rd_data_reg[4]_1 ),
        .I3(\rd_data_reg[28]_2 ),
        .I4(\rd_data_reg[4]_2 ),
        .I5(\rd_data_reg[28]_4 ),
        .O(\dmem_address_p[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[4]_i_3 
       (.I0(\dmem_address_p[4]_i_2_0 ),
        .I1(\dmem_address_p[4]_i_7_n_0 ),
        .I2(\rd_data_reg[26]_4 ),
        .I3(\dmem_address_p[4]_i_2_1 ),
        .I4(\rd_data_reg[26]_2 ),
        .I5(\dmem_address_p[4]_i_2_2 ),
        .O(\dmem_address_p[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[4]_i_7 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[4]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[3]),
        .I4(data6[4]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[5]_i_1 
       (.I0(\dmem_address_p[5]_i_2_n_0 ),
        .I1(\rd_data_reg[5] ),
        .I2(\rd_data_reg[24] ),
        .I3(\rd_data_reg[29]_1 ),
        .I4(alu_x[5]),
        .I5(alu_y__0[3]),
        .O(ex_rd_data[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[5]_i_2 
       (.I0(\dmem_address_p[5]_i_4_n_0 ),
        .I1(\rd_data_reg[29]_0 ),
        .I2(\rd_data_reg[5]_0 ),
        .I3(\rd_data_reg[2] ),
        .I4(\rd_data_reg[5]_1 ),
        .O(\dmem_address_p[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \dmem_address_p[5]_i_4 
       (.I0(\rd_data_reg[29]_4 ),
        .I1(data6[5]),
        .I2(\dmem_address_p[5]_i_2_1 ),
        .I3(\dmem_address_p[5]_i_2_0 ),
        .I4(\rd_data_reg[26]_4 ),
        .O(\dmem_address_p[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \dmem_address_p[6]_i_1 
       (.I0(\rd_data_reg[6] ),
        .I1(\rd_data_reg[28]_0 [0]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [2]),
        .I4(\rd_data_reg[28]_0 [3]),
        .I5(\dmem_address_p[6]_i_2_n_0 ),
        .O(ex_rd_data[3]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[6]_i_2 
       (.I0(\dmem_address_p[6]_i_3_n_0 ),
        .I1(\rd_data_reg[6]_0 ),
        .I2(\rd_data_reg[6]_1 ),
        .I3(\rd_data_reg[28]_2 ),
        .I4(\rd_data_reg[6]_2 ),
        .I5(\rd_data_reg[28]_4 ),
        .O(\dmem_address_p[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[6]_i_3 
       (.I0(\dmem_address_p[6]_i_2_0 ),
        .I1(\dmem_address_p[6]_i_7_n_0 ),
        .I2(\rd_data_reg[26]_4 ),
        .I3(\dmem_address_p[6]_i_2_1 ),
        .I4(\rd_data_reg[26]_2 ),
        .I5(\dmem_address_p[5]_i_2_0 ),
        .O(\dmem_address_p[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[6]_i_7 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[6]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[4]),
        .I4(data6[6]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEFEAA)) 
    \dmem_address_p[8]_i_1 
       (.I0(\dmem_address_p[8]_i_2_n_0 ),
        .I1(\rd_data_reg[24] ),
        .I2(\rd_data_reg[29]_1 ),
        .I3(alu_y__0[6]),
        .I4(alu_x[8]),
        .O(ex_rd_data[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[8]_i_2 
       (.I0(\rd_data_reg[8] ),
        .I1(\rd_data_reg[8]_0 ),
        .I2(\rd_data_reg[26]_2 ),
        .I3(\rd_data_reg[9]_2 ),
        .I4(\rd_data_reg[26]_4 ),
        .I5(\dmem_address_p[8]_i_5_n_0 ),
        .O(\dmem_address_p[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[8]_i_5 
       (.I0(\rd_data_reg[29]_0 ),
        .I1(\dmem_address_p[8]_i_2_0 ),
        .I2(\rd_data_reg[28]_2 ),
        .I3(\dmem_address_p[8]_i_2_1 ),
        .I4(\dmem_address_p[8]_i_7_n_0 ),
        .O(\dmem_address_p[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \dmem_address_p[8]_i_7 
       (.I0(\rd_data_reg[30] ),
        .I1(alu_x[8]),
        .I2(alu_y__0[6]),
        .I3(\rd_data_reg[31] ),
        .I4(data5[5]),
        .I5(\dmem_address_p[8]_i_8_n_0 ),
        .O(\dmem_address_p[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmem_address_p[8]_i_8 
       (.I0(\rd_data_reg[28]_0 [2]),
        .I1(\rd_data_reg[28]_0 [3]),
        .I2(\rd_data_reg[28]_0 [1]),
        .I3(\rd_data_reg[28]_0 [0]),
        .I4(data6[8]),
        .O(\dmem_address_p[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF28)) 
    \dmem_address_p[9]_i_1 
       (.I0(\rd_data_reg[29]_1 ),
        .I1(alu_x[9]),
        .I2(alu_y__0[7]),
        .I3(\rd_data_reg[9] ),
        .I4(\rd_data_reg[9]_0 ),
        .I5(\dmem_address_p[9]_i_4_n_0 ),
        .O(ex_rd_data[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[9]_i_10 
       (.I0(\rd_data_reg[24] ),
        .I1(alu_x[9]),
        .I2(\rd_data_reg[31] ),
        .I3(data5[6]),
        .I4(data6[9]),
        .I5(\rd_data_reg[29]_4 ),
        .O(\dmem_address_p[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \dmem_address_p[9]_i_4 
       (.I0(\rd_data_reg[9]_1 ),
        .I1(\dmem_address_p[9]_i_10_n_0 ),
        .I2(\rd_data_reg[26]_4 ),
        .I3(\rd_data_reg[10]_1 ),
        .I4(\rd_data_reg[26]_2 ),
        .I5(\rd_data_reg[9]_2 ),
        .O(\dmem_address_p[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dmem_read_req_p_i_1
       (.I0(\exception_context_out_reg[cause][1] [2]),
        .I1(\exception_context_out_reg[cause][1] [1]),
        .I2(\csr_write_out_reg[0] ),
        .O(ex_dmem_read_req));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    dmem_write_req_p_i_1
       (.I0(\csr_write_out_reg[0] ),
        .I1(\exception_context_out_reg[cause][1] [2]),
        .I2(\exception_context_out_reg[cause][1] [0]),
        .I3(\exception_context_out_reg[cause][1] [1]),
        .O(ex_dmem_write_req));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][0]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(\alu_op_reg[1] ),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][3] [0]),
        .I4(\exception_context_out_reg[badaddr][31] [0]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][10]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[6]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][11] [2]),
        .I4(\exception_context_out_reg[badaddr][31] [10]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][11]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[7]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][11] [3]),
        .I4(\exception_context_out_reg[badaddr][31] [11]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][12]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[8]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][15] [0]),
        .I4(\exception_context_out_reg[badaddr][31] [12]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][13]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[9]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][15] [1]),
        .I4(\exception_context_out_reg[badaddr][31] [13]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][14]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[10]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][15] [2]),
        .I4(\exception_context_out_reg[badaddr][31] [14]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][15]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[11]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][15] [3]),
        .I4(\exception_context_out_reg[badaddr][31] [15]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][16]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[12]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][19] [0]),
        .I4(\exception_context_out_reg[badaddr][31] [16]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][17]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[13]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][19] [1]),
        .I4(\exception_context_out_reg[badaddr][31] [17]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][18]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[14]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][19] [2]),
        .I4(\exception_context_out_reg[badaddr][31] [18]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][19]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[15]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][19] [3]),
        .I4(\exception_context_out_reg[badaddr][31] [19]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][1]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(\alu_op_reg[3] ),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][3] [1]),
        .I4(\exception_context_out_reg[badaddr][31] [1]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][20]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[16]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][23] [0]),
        .I4(\exception_context_out_reg[badaddr][31] [20]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][21]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[17]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][23] [1]),
        .I4(\exception_context_out_reg[badaddr][31] [21]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][22]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[18]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][23] [2]),
        .I4(\exception_context_out_reg[badaddr][31] [22]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][23]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[19]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][23] [3]),
        .I4(\exception_context_out_reg[badaddr][31] [23]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][24]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[20]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][27]_0 [0]),
        .I4(\exception_context_out_reg[badaddr][31] [24]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][25]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[21]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][27]_0 [1]),
        .I4(\exception_context_out_reg[badaddr][31] [25]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][26]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[22]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][27]_0 [2]),
        .I4(\exception_context_out_reg[badaddr][31] [26]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][27]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(\exception_context_out_reg[badaddr][27] [2]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][27]_0 [3]),
        .I4(\exception_context_out_reg[badaddr][31] [27]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][28]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[23]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][31]_0 [0]),
        .I4(\exception_context_out_reg[badaddr][31] [28]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][29]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[24]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][31]_0 [1]),
        .I4(\exception_context_out_reg[badaddr][31] [29]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][2]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[0]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][3] [2]),
        .I4(\exception_context_out_reg[badaddr][31] [2]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][30]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[25]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][31]_0 [2]),
        .I4(\exception_context_out_reg[badaddr][31] [30]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [30]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \exception_context_out[badaddr][31]_i_1 
       (.I0(\csr_write_out_reg[0] ),
        .I1(\mem_op_reg[2]_0 ),
        .O(slow_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][31]_i_2 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[26]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][31]_0 [3]),
        .I4(\exception_context_out_reg[badaddr][31] [31]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [31]));
  LUT2 #(
    .INIT(4'h2)) 
    \exception_context_out[badaddr][31]_i_3 
       (.I0(data_misaligned),
        .I1(instr_misaligned),
        .O(\exception_context_out[badaddr][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][3]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(\exception_context_out_reg[badaddr][27] [0]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][3] [3]),
        .I4(\exception_context_out_reg[badaddr][31] [3]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][4]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[1]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][7] [0]),
        .I4(\exception_context_out_reg[badaddr][31] [4]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][5]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[2]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][7] [1]),
        .I4(\exception_context_out_reg[badaddr][31] [5]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][6]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[3]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][7] [2]),
        .I4(\exception_context_out_reg[badaddr][31] [6]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][7]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(\exception_context_out_reg[badaddr][27] [1]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][7] [3]),
        .I4(\exception_context_out_reg[badaddr][31] [7]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][8]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[4]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][11] [0]),
        .I4(\exception_context_out_reg[badaddr][31] [8]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \exception_context_out[badaddr][9]_i_1 
       (.I0(\exception_context_out[badaddr][31]_i_3_n_0 ),
        .I1(ex_rd_data[5]),
        .I2(\exception_context_out_reg[badaddr][0] ),
        .I3(\exception_context_out_reg[badaddr][11] [1]),
        .I4(\exception_context_out_reg[badaddr][31] [9]),
        .I5(\exception_context_out_reg[badaddr][0]_0 ),
        .O(\ex_exception_context[badaddr] [9]));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAAEA)) 
    \exception_context_out[cause][0]_i_1 
       (.I0(\exception_context_out_reg[cause][0] ),
        .I1(\exception_context_out[cause][0]_i_3_n_0 ),
        .I2(\exception_context_out[cause][0]_i_4_n_0 ),
        .I3(decode_exception),
        .I4(\exception_context_out_reg[cause][0]_0 ),
        .I5(exception_cause132_out),
        .O(\ex_exception_context[cause] [0]));
  LUT6 #(
    .INIT(64'hAA020AAAAAAAAAAA)) 
    \exception_context_out[cause][0]_i_3 
       (.I0(\exception_context_out_reg[cause][0]_1 ),
        .I1(\alu_op_reg[3] ),
        .I2(\alu_op_reg[1] ),
        .I3(\exception_context_out_reg[cause][1]_0 [0]),
        .I4(\exception_context_out_reg[cause][1]_0 [1]),
        .I5(\exception_context_out_reg[cause][0]_2 ),
        .O(\exception_context_out[cause][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hEBFBEBFF)) 
    \exception_context_out[cause][0]_i_4 
       (.I0(\exception_context_out_reg[cause][0]_3 ),
        .I1(\exception_context_out_reg[cause][1]_0 [1]),
        .I2(\exception_context_out_reg[cause][1]_0 [0]),
        .I3(\alu_op_reg[1] ),
        .I4(\alu_op_reg[3] ),
        .O(\exception_context_out[cause][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \exception_context_out[cause][1]_i_1 
       (.I0(\exception_context_out_reg[cause][1]_1 ),
        .I1(data_misaligned),
        .I2(\exception_context_out_reg[cause][1] [1]),
        .I3(\exception_context_out_reg[cause][1] [2]),
        .I4(\exception_context_out_reg[cause][1]_2 ),
        .O(\ex_exception_context[cause] [1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0EC0)) 
    \exception_context_out[cause][1]_i_3 
       (.I0(\alu_op_reg[3] ),
        .I1(\alu_op_reg[1] ),
        .I2(\exception_context_out_reg[cause][1]_0 [0]),
        .I3(\exception_context_out_reg[cause][1]_0 [1]),
        .O(data_misaligned));
  LUT5 #(
    .INIT(32'hAFABABAB)) 
    \exception_context_out[cause][3]_i_1 
       (.I0(\csr_write_out_reg[0] ),
        .I1(\exception_context_out[cause][4]_i_2_n_0 ),
        .I2(\exception_context_out_reg[cause][3] ),
        .I3(\exception_context_out_reg[cause][3]_0 [1]),
        .I4(decode_exception),
        .O(\decode_exception_cause_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000008F)) 
    \exception_context_out[cause][4]_i_1 
       (.I0(decode_exception),
        .I1(\exception_context_out_reg[cause][3]_0 [0]),
        .I2(\exception_context_out[cause][4]_i_2_n_0 ),
        .I3(exception_cause134_out),
        .I4(exception_cause132_out),
        .I5(to_std_logic35_out),
        .O(\ex_exception_context[cause] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEAABA)) 
    \exception_context_out[cause][4]_i_2 
       (.I0(decode_exception),
        .I1(\exception_context_out_reg[cause][1] [2]),
        .I2(\exception_context_out_reg[cause][1] [0]),
        .I3(\exception_context_out_reg[cause][1] [1]),
        .I4(data_misaligned),
        .I5(instr_misaligned),
        .O(\exception_context_out[cause][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFAAAA0020AAAA)) 
    \exception_context_out[ie1]_i_1 
       (.I0(\exception_context_out_reg[ie]__0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\csr_write_out_reg[0] ),
        .I5(\exception_context_out_reg[ie]__0_0 ),
        .O(ie_reg));
  LUT6 #(
    .INIT(64'h8A80FFFF8A800000)) 
    \exception_context_out[ie]_i_1 
       (.I0(\csr_write_out_reg[0] ),
        .I1(\exception_context_out_reg[ie]__0_0 ),
        .I2(\exception_context_out_reg[ie]__0_1 ),
        .I3(\exception_context_out_reg[ie]__0 ),
        .I4(\mem_op_reg[2]_0 ),
        .I5(\exception_context_out_reg[ie] ),
        .O(ie1_reg));
  LUT4 #(
    .INIT(16'h04FF)) 
    exception_out_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\csr_write_out_reg[0] ),
        .O(\branch_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__4
       (.I0(alu_x[7]),
        .I1(alu_y__0[5]),
        .O(i__carry__0_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_6__4
       (.I0(alu_x[6]),
        .I1(alu_y__0[4]),
        .O(i__carry__0_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_7__4
       (.I0(alu_x[5]),
        .I1(alu_y__0[3]),
        .O(i__carry__0_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_8__4
       (.I0(alu_x[4]),
        .I1(alu_y__0[2]),
        .O(i__carry__0_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_5__4
       (.I0(alu_x[11]),
        .I1(alu_y__0[9]),
        .O(i__carry__1_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_6__4
       (.I0(alu_x[10]),
        .I1(alu_y__0[8]),
        .O(i__carry__1_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_7__4
       (.I0(alu_x[9]),
        .I1(alu_y__0[7]),
        .O(i__carry__1_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_8__4
       (.I0(alu_y__0[6]),
        .I1(alu_x[8]),
        .O(i__carry__1_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_5__1
       (.I0(alu_x[15]),
        .I1(alu_y__0[13]),
        .O(i__carry__2_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_6__4
       (.I0(alu_x[14]),
        .I1(alu_y__0[12]),
        .O(i__carry__2_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_7__4
       (.I0(alu_x[13]),
        .I1(alu_y__0[11]),
        .O(i__carry__2_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_8__4
       (.I0(alu_x[12]),
        .I1(alu_y__0[10]),
        .O(i__carry__2_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_5
       (.I0(alu_x[19]),
        .I1(alu_y__0[17]),
        .O(i__carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_6
       (.I0(alu_x[18]),
        .I1(alu_y__0[16]),
        .O(i__carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_7
       (.I0(alu_x[17]),
        .I1(alu_y__0[15]),
        .O(i__carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_8
       (.I0(alu_y__0[14]),
        .I1(alu_x[16]),
        .O(i__carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_5
       (.I0(alu_x[23]),
        .I1(alu_y__0[21]),
        .O(i__carry__4_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_6
       (.I0(alu_x[22]),
        .I1(alu_y__0[20]),
        .O(i__carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_7
       (.I0(alu_x[21]),
        .I1(alu_y__0[19]),
        .O(i__carry__4_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_8
       (.I0(alu_x[20]),
        .I1(alu_y__0[18]),
        .O(i__carry__4_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_5
       (.I0(alu_x[27]),
        .I1(alu_y__0[25]),
        .O(i__carry__5_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_6
       (.I0(alu_x[26]),
        .I1(alu_y__0[24]),
        .O(i__carry__5_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_7
       (.I0(alu_x[25]),
        .I1(alu_y__0[23]),
        .O(i__carry__5_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_8
       (.I0(alu_y__0[22]),
        .I1(alu_x[24]),
        .O(i__carry__5_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_4
       (.I0(alu_y__0[29]),
        .I1(alu_x__0),
        .O(i__carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_5
       (.I0(alu_x[30]),
        .I1(alu_y__0[28]),
        .O(i__carry__6_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_6
       (.I0(alu_x[29]),
        .I1(alu_y__0[27]),
        .O(i__carry__6_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_7
       (.I0(alu_x[28]),
        .I1(alu_y__0[26]),
        .O(i__carry__6_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__4
       (.I0(alu_x[3]),
        .I1(alu_y__0[1]),
        .O(i__carry_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__4
       (.I0(alu_x[2]),
        .I1(alu_y__0[0]),
        .O(i__carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__2
       (.I0(alu_x[1]),
        .I1(alu_y[1]),
        .O(i__carry_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__4
       (.I0(alu_x[0]),
        .I1(alu_y[0]),
        .O(i__carry_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h0F0F0B0FFFFFFFFF)) 
    \instruction[31]_i_1 
       (.I0(\pc_reg[0] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(stall_ex),
        .I3(count_instruction_reg),
        .I4(count_instruction_reg_0),
        .I5(\mem_op_reg[2]_0 ),
        .O(cancel_fetch_reg_0));
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[10]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[10] ),
        .I2(\m2_inputs[dat] [2]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[11]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[11] ),
        .I2(\m2_inputs[dat] [3]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [3]));
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[12]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[12] ),
        .I2(\m2_inputs[dat] [4]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [4]));
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[13]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[13] ),
        .I2(\m2_inputs[dat] [5]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [5]));
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[14]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[14] ),
        .I2(\m2_inputs[dat] [6]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [6]));
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[15]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[15] ),
        .I2(\m2_inputs[dat] [7]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h0000F808)) 
    \mem_data_out[15]_i_2 
       (.I0(\alu_op_reg[1] ),
        .I1(dmem_address1),
        .I2(\csr_addr_out_reg[1] ),
        .I3(dmem_address_p[0]),
        .I4(\wb_outputs_reg[dat][16]_0 ),
        .O(\dmem_address_p_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mem_data_out[23]_i_4 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\dmem_address_p_reg[1]_0 ),
        .O(\dmem_address_p_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_out[23]_i_5 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\dmem_address_p_reg[1]_0 ),
        .O(\dmem_address_p_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h45404040CFC0C0C0)) 
    \mem_data_out[7]_i_2 
       (.I0(\wb_outputs_reg[dat][16]_0 ),
        .I1(dmem_address_p[1]),
        .I2(\csr_addr_out_reg[1] ),
        .I3(dmem_address1),
        .I4(\alu_op_reg[3] ),
        .I5(\mem_data_out_reg[0] ),
        .O(\dmem_address_p_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[8]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[8] ),
        .I2(\m2_inputs[dat] [0]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \mem_data_out[9]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\mem_data_out_reg[9] ),
        .I2(\m2_inputs[dat] [1]),
        .I3(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_address_p_reg[0]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0BFF)) 
    \mem_op[2]_i_1 
       (.I0(\pc_reg[0] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(stall_ex),
        .I3(\mem_op_reg[2]_0 ),
        .O(\csr_write_out_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem_op[2]_i_5 
       (.I0(stall_ex),
        .I1(\exception_context_out[cause][4]_i_2_n_0 ),
        .I2(\exception_context_out_reg[cause][3] ),
        .I3(\ex_exception_context[cause] [0]),
        .I4(\exception_context_out_reg[cause][4] ),
        .I5(\ex_exception_context[cause] [1]),
        .O(\csr_write_out_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_size[1]_i_1 
       (.I0(\csr_write_out_reg[0]_0 ),
        .O(pc));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_size[1]_i_3 
       (.I0(\pc_reg[0] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(stall_ex),
        .I3(\mem_op_reg[2]_0 ),
        .O(\csr_write_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \pc[0]_i_1 
       (.I0(branch_target[0]),
        .I1(\pc_reg[0] ),
        .I2(\csr_write_out_reg[0] ),
        .I3(\pc_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[10]_i_1 
       (.I0(\pc_reg[10] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [8]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[11]_i_1 
       (.I0(\pc_reg[11] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [9]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[12]_i_1 
       (.I0(\pc_reg[12] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [10]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[13]_i_1 
       (.I0(\pc_reg[13] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [11]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[14]_i_1 
       (.I0(\pc_reg[14] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [12]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[15]_i_1 
       (.I0(\pc_reg[15] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [13]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[16]_i_1 
       (.I0(\pc_reg[16] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [14]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[17]_i_1 
       (.I0(\pc_reg[17] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [15]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[18]_i_1 
       (.I0(\pc_reg[18] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [16]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[19]_i_1 
       (.I0(\pc_reg[19] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [17]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \pc[1]_i_1 
       (.I0(branch_target[1]),
        .I1(\pc_reg[0] ),
        .I2(\pc_reg[1] [1]),
        .I3(O),
        .I4(pc_next1),
        .I5(\csr_write_out_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[20]_i_1 
       (.I0(\pc_reg[20] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [18]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[21]_i_1 
       (.I0(\pc_reg[21] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [19]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[22]_i_1 
       (.I0(\pc_reg[22] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [20]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[23]_i_1 
       (.I0(\pc_reg[23] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [21]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[24]_i_1 
       (.I0(\pc_reg[24] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [22]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[25]_i_1 
       (.I0(\pc_reg[25] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [23]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[26]_i_1 
       (.I0(\pc_reg[26] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [24]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[27]_i_1 
       (.I0(\pc_reg[27] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [25]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[28]_i_1 
       (.I0(\pc_reg[28] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [26]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[29]_i_1 
       (.I0(\pc_reg[29] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [27]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[2]_i_1 
       (.I0(\pc_reg[2] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[30]_i_1 
       (.I0(\pc_reg[30] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [28]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \pc[31]_i_1__0 
       (.I0(\pc_reg[0] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(stall_ex),
        .I3(count_instruction_reg),
        .I4(count_instruction_reg_0),
        .O(cancel_fetch_reg));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[31]_i_2 
       (.I0(\pc_reg[31]_1 ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [29]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[3]_i_1 
       (.I0(\pc_reg[3] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [1]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[4]_i_1 
       (.I0(\pc_reg[4] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [2]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[5]_i_1 
       (.I0(\pc_reg[5] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [3]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[6]_i_1 
       (.I0(\pc_reg[6] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [4]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[7]_i_1 
       (.I0(\pc_reg[7] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [5]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[8]_i_1 
       (.I0(\pc_reg[8] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [6]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[9]_i_1 
       (.I0(\pc_reg[9] ),
        .I1(\csr_write_out_reg[0] ),
        .I2(\pc_reg[31]_0 [7]),
        .O(D[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\result0_inferred__2/i__carry_n_0 ,\result0_inferred__2/i__carry_n_1 ,\result0_inferred__2/i__carry_n_2 ,\result0_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\NLW_result0_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__2/i__carry__0 
       (.CI(\result0_inferred__2/i__carry_n_0 ),
        .CO({\result0_inferred__2/i__carry__0_n_0 ,\result0_inferred__2/i__carry__0_n_1 ,\result0_inferred__2/i__carry__0_n_2 ,\result0_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\result0_inferred__2/i__carry__1_0 ),
        .O(\NLW_result0_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__2/i__carry__1_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__2/i__carry__1 
       (.CI(\result0_inferred__2/i__carry__0_n_0 ),
        .CO({\result0_inferred__2/i__carry__1_n_0 ,\result0_inferred__2/i__carry__1_n_1 ,\result0_inferred__2/i__carry__1_n_2 ,\result0_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\result0_inferred__2/i__carry__2_0 ),
        .O(\NLW_result0_inferred__2/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__2/i__carry__2_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__2/i__carry__2 
       (.CI(\result0_inferred__2/i__carry__1_n_0 ),
        .CO({CO,\result0_inferred__2/i__carry__2_n_1 ,\result0_inferred__2/i__carry__2_n_2 ,\result0_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\dmem_address_p[0]_i_8 ),
        .O(\NLW_result0_inferred__2/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\dmem_address_p[0]_i_8_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\result0_inferred__3/i__carry_n_0 ,\result0_inferred__3/i__carry_n_1 ,\result0_inferred__3/i__carry_n_2 ,\result0_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\result0_inferred__3/i__carry__0_0 ),
        .O(\NLW_result0_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__3/i__carry__0_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__3/i__carry__0 
       (.CI(\result0_inferred__3/i__carry_n_0 ),
        .CO({\result0_inferred__3/i__carry__0_n_0 ,\result0_inferred__3/i__carry__0_n_1 ,\result0_inferred__3/i__carry__0_n_2 ,\result0_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\result0_inferred__3/i__carry__1_0 ),
        .O(\NLW_result0_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__3/i__carry__1_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__3/i__carry__1 
       (.CI(\result0_inferred__3/i__carry__0_n_0 ),
        .CO({\result0_inferred__3/i__carry__1_n_0 ,\result0_inferred__3/i__carry__1_n_1 ,\result0_inferred__3/i__carry__1_n_2 ,\result0_inferred__3/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\result0_inferred__3/i__carry__2_0 ),
        .O(\NLW_result0_inferred__3/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__3/i__carry__2_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__3/i__carry__2 
       (.CI(\result0_inferred__3/i__carry__1_n_0 ),
        .CO({i__carry__2_i_8__0,\result0_inferred__3/i__carry__2_n_1 ,\result0_inferred__3/i__carry__2_n_2 ,\result0_inferred__3/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\dmem_address_p[0]_i_8_1 ),
        .O(\NLW_result0_inferred__3/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\dmem_address_p[0]_i_8_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\result0_inferred__5/i__carry_n_0 ,\result0_inferred__5/i__carry_n_1 ,\result0_inferred__5/i__carry_n_2 ,\result0_inferred__5/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(alu_x[3:0]),
        .O({\alu_x_src_reg[1] [0],data6[2:0]}),
        .S({i__carry_i_5__4_n_0,i__carry_i_6__4_n_0,i__carry_i_7__2_n_0,i__carry_i_8__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry__0 
       (.CI(\result0_inferred__5/i__carry_n_0 ),
        .CO({\result0_inferred__5/i__carry__0_n_0 ,\result0_inferred__5/i__carry__0_n_1 ,\result0_inferred__5/i__carry__0_n_2 ,\result0_inferred__5/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[7:4]),
        .O({\alu_x_src_reg[1] [1],data6[6:4]}),
        .S({i__carry__0_i_5__4_n_0,i__carry__0_i_6__4_n_0,i__carry__0_i_7__4_n_0,i__carry__0_i_8__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry__1 
       (.CI(\result0_inferred__5/i__carry__0_n_0 ),
        .CO({\result0_inferred__5/i__carry__1_n_0 ,\result0_inferred__5/i__carry__1_n_1 ,\result0_inferred__5/i__carry__1_n_2 ,\result0_inferred__5/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[11:8]),
        .O(data6[11:8]),
        .S({i__carry__1_i_5__4_n_0,i__carry__1_i_6__4_n_0,i__carry__1_i_7__4_n_0,i__carry__1_i_8__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry__2 
       (.CI(\result0_inferred__5/i__carry__1_n_0 ),
        .CO({\result0_inferred__5/i__carry__2_n_0 ,\result0_inferred__5/i__carry__2_n_1 ,\result0_inferred__5/i__carry__2_n_2 ,\result0_inferred__5/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[15:12]),
        .O(data6[15:12]),
        .S({i__carry__2_i_5__1_n_0,i__carry__2_i_6__4_n_0,i__carry__2_i_7__4_n_0,i__carry__2_i_8__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry__3 
       (.CI(\result0_inferred__5/i__carry__2_n_0 ),
        .CO({\result0_inferred__5/i__carry__3_n_0 ,\result0_inferred__5/i__carry__3_n_1 ,\result0_inferred__5/i__carry__3_n_2 ,\result0_inferred__5/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[19:16]),
        .O(data6[19:16]),
        .S({i__carry__3_i_5_n_0,i__carry__3_i_6_n_0,i__carry__3_i_7_n_0,i__carry__3_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry__4 
       (.CI(\result0_inferred__5/i__carry__3_n_0 ),
        .CO({\result0_inferred__5/i__carry__4_n_0 ,\result0_inferred__5/i__carry__4_n_1 ,\result0_inferred__5/i__carry__4_n_2 ,\result0_inferred__5/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[23:20]),
        .O(data6[23:20]),
        .S({i__carry__4_i_5_n_0,i__carry__4_i_6_n_0,i__carry__4_i_7_n_0,i__carry__4_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry__5 
       (.CI(\result0_inferred__5/i__carry__4_n_0 ),
        .CO({\result0_inferred__5/i__carry__5_n_0 ,\result0_inferred__5/i__carry__5_n_1 ,\result0_inferred__5/i__carry__5_n_2 ,\result0_inferred__5/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[27:24]),
        .O({\alu_x_src_reg[1] [2],data6[26:24]}),
        .S({i__carry__5_i_5_n_0,i__carry__5_i_6_n_0,i__carry__5_i_7_n_0,i__carry__5_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \result0_inferred__5/i__carry__6 
       (.CI(\result0_inferred__5/i__carry__5_n_0 ),
        .CO({\NLW_result0_inferred__5/i__carry__6_CO_UNCONNECTED [3],\result0_inferred__5/i__carry__6_n_1 ,\result0_inferred__5/i__carry__6_n_2 ,\result0_inferred__5/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,alu_x[30:28]}),
        .O(data6[31:28]),
        .S({i__carry__6_i_4_n_0,i__carry__6_i_5_n_0,i__carry__6_i_6_n_0,i__carry__6_i_7_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][0]_i_1 
       (.I0(dmem_address_p[0]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(\alu_op_reg[1] ),
        .O(\dmem_address_p_reg[0] ));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][10]_i_1__0 
       (.I0(dmem_address_p[10]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[6]),
        .O(\dmem_address_p_reg[31] [8]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][11]_i_1__0 
       (.I0(dmem_address_p[11]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[7]),
        .O(\dmem_address_p_reg[31] [9]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][12]_i_1 
       (.I0(dmem_address_p[12]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[8]),
        .O(\dmem_address_p_reg[31] [10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][13]_i_1 
       (.I0(dmem_address_p[13]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[9]),
        .O(\dmem_address_p_reg[31] [11]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][14]_i_1__0 
       (.I0(dmem_address_p[14]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[10]),
        .O(\dmem_address_p_reg[31] [12]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][15]_i_1 
       (.I0(dmem_address_p[15]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[11]),
        .O(\dmem_address_p_reg[31] [13]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][16]_i_1 
       (.I0(dmem_address_p[16]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[12]),
        .O(\dmem_address_p_reg[31] [14]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][17]_i_1__0 
       (.I0(dmem_address_p[17]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[13]),
        .O(\dmem_address_p_reg[31] [15]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][18]_i_1 
       (.I0(dmem_address_p[18]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[14]),
        .O(\dmem_address_p_reg[31] [16]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][19]_i_1 
       (.I0(dmem_address_p[19]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[15]),
        .O(\dmem_address_p_reg[31] [17]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][1]_i_1 
       (.I0(dmem_address_p[1]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(\alu_op_reg[3] ),
        .O(\dmem_address_p_reg[1] ));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][20]_i_1__0 
       (.I0(dmem_address_p[20]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[16]),
        .O(\dmem_address_p_reg[31] [18]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][21]_i_1 
       (.I0(dmem_address_p[21]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[17]),
        .O(\dmem_address_p_reg[31] [19]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][22]_i_1 
       (.I0(dmem_address_p[22]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[18]),
        .O(\dmem_address_p_reg[31] [20]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][23]_i_1__0 
       (.I0(dmem_address_p[23]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[19]),
        .O(\dmem_address_p_reg[31] [21]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][24]_i_1 
       (.I0(dmem_address_p[24]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[20]),
        .O(\dmem_address_p_reg[31] [22]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][25]_i_1 
       (.I0(dmem_address_p[25]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[21]),
        .O(\dmem_address_p_reg[31] [23]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][26]_i_1__0 
       (.I0(dmem_address_p[26]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[22]),
        .O(\dmem_address_p_reg[31] [24]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][27]_i_1 
       (.I0(dmem_address_p[27]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(\exception_context_out_reg[badaddr][27] [2]),
        .O(\dmem_address_p_reg[31] [25]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][28]_i_1 
       (.I0(dmem_address_p[28]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[23]),
        .O(\dmem_address_p_reg[31] [26]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][29]_i_1__0 
       (.I0(dmem_address_p[29]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[24]),
        .O(\dmem_address_p_reg[31] [27]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][2]_i_1__0 
       (.I0(dmem_address_p[2]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[0]),
        .O(\dmem_address_p_reg[31] [0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][30]_i_1 
       (.I0(dmem_address_p[30]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[25]),
        .O(\dmem_address_p_reg[31] [28]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][31]_i_1 
       (.I0(dmem_address_p[31]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[26]),
        .O(\dmem_address_p_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][3]_i_1__0 
       (.I0(dmem_address_p[3]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(\exception_context_out_reg[badaddr][27] [0]),
        .O(\dmem_address_p_reg[31] [1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][4]_i_1__0 
       (.I0(dmem_address_p[4]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[1]),
        .O(\dmem_address_p_reg[31] [2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][5]_i_1__0 
       (.I0(dmem_address_p[5]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[2]),
        .O(\dmem_address_p_reg[31] [3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][6]_i_1 
       (.I0(dmem_address_p[6]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[3]),
        .O(\dmem_address_p_reg[31] [4]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][7]_i_1 
       (.I0(dmem_address_p[7]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(\exception_context_out_reg[badaddr][27] [1]),
        .O(\dmem_address_p_reg[31] [5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][8]_i_1__0 
       (.I0(dmem_address_p[8]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[4]),
        .O(\dmem_address_p_reg[31] [6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \wb_outputs[adr][9]_i_1__0 
       (.I0(dmem_address_p[9]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(dmem_address1),
        .I3(ex_rd_data[5]),
        .O(\dmem_address_p_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \wb_outputs[dat][10]_i_1 
       (.I0(\wb_outputs_reg[dat][23] [2]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(ex_dmem_data_out[2]),
        .I3(\dmem_address_p_reg[0]_3 ),
        .I4(\wb_outputs_reg[dat][12] [1]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [1]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \wb_outputs[dat][11]_i_1 
       (.I0(\wb_outputs_reg[dat][23] [3]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(ex_dmem_data_out[3]),
        .I3(\dmem_address_p_reg[0]_3 ),
        .I4(\wb_outputs_reg[dat][12] [2]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [2]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \wb_outputs[dat][12]_i_1 
       (.I0(\wb_outputs_reg[dat][23] [4]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(ex_dmem_data_out[4]),
        .I3(\dmem_address_p_reg[0]_3 ),
        .I4(\wb_outputs_reg[dat][12] [3]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [3]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][16]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][16] ),
        .I2(\wb_outputs_reg[dat][23] [0]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[0]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [4]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][17]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][17] ),
        .I2(\wb_outputs_reg[dat][23] [1]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[1]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [5]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][18]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][18] ),
        .I2(\wb_outputs_reg[dat][23] [2]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[2]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [6]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][19]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][19] ),
        .I2(\wb_outputs_reg[dat][23] [3]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[3]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [7]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][20]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][20] ),
        .I2(\wb_outputs_reg[dat][23] [4]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[4]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [8]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][21]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][21] ),
        .I2(\wb_outputs_reg[dat][23] [5]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[5]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [9]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][22]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][22] ),
        .I2(\wb_outputs_reg[dat][23] [6]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[6]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [10]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \wb_outputs[dat][23]_i_1 
       (.I0(\dmem_address_p_reg[0]_0 ),
        .I1(\wb_outputs_reg[dat][23]_0 ),
        .I2(\wb_outputs_reg[dat][23] [7]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(ex_dmem_data_out[7]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [11]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \wb_outputs[dat][9]_i_1 
       (.I0(\wb_outputs_reg[dat][23] [1]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(ex_dmem_data_out[1]),
        .I3(\dmem_address_p_reg[0]_3 ),
        .I4(\wb_outputs_reg[dat][12] [0]),
        .I5(\dmem_address_p_reg[0]_1 ),
        .O(\dmem_data_out_p_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFC0C03F3FD5DFFFF)) 
    \wb_outputs[sel][0]_i_1 
       (.I0(\dmem_address_p_reg[0] ),
        .I1(\exception_context_out_reg[cause][1]_0 [0]),
        .I2(\csr_addr_out_reg[1] ),
        .I3(\wb_outputs_reg[sel][0] ),
        .I4(dmem_data_size),
        .I5(\dmem_address_p_reg[1] ),
        .O(\mem_size_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFC0C03F3FEAEFFFF)) 
    \wb_outputs[sel][1]_i_1 
       (.I0(\dmem_address_p_reg[0] ),
        .I1(\exception_context_out_reg[cause][1]_0 [0]),
        .I2(\csr_addr_out_reg[1] ),
        .I3(\wb_outputs_reg[sel][0] ),
        .I4(dmem_data_size),
        .I5(\dmem_address_p_reg[1] ),
        .O(\mem_size_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFD5DFFFFFC0C03F3)) 
    \wb_outputs[sel][2]_i_1 
       (.I0(\dmem_address_p_reg[0] ),
        .I1(\exception_context_out_reg[cause][1]_0 [0]),
        .I2(\csr_addr_out_reg[1] ),
        .I3(\wb_outputs_reg[sel][0] ),
        .I4(dmem_data_size),
        .I5(\dmem_address_p_reg[1] ),
        .O(\mem_size_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFC0C03F3)) 
    \wb_outputs[sel][3]_i_2 
       (.I0(\dmem_address_p_reg[0] ),
        .I1(\exception_context_out_reg[cause][1]_0 [0]),
        .I2(\csr_addr_out_reg[1] ),
        .I3(\wb_outputs_reg[sel][0] ),
        .I4(dmem_data_size),
        .I5(\dmem_address_p_reg[1] ),
        .O(\mem_size_reg[0] [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_comparator
   (CO,
    i__carry__2_i_8__2,
    i__carry__2_i_8,
    DI,
    S,
    \input_inferred__1/i__carry__1_0 ,
    \input_inferred__1/i__carry__1_1 ,
    \input_inferred__1/i__carry__2_0 ,
    \input_inferred__1/i__carry__2_1 ,
    \mem_op[2]_i_10 ,
    \mem_op[2]_i_10_0 ,
    \input_inferred__2/i__carry__0_0 ,
    \input_inferred__2/i__carry__0_1 ,
    \input_inferred__2/i__carry__1_0 ,
    \input_inferred__2/i__carry__1_1 ,
    \input_inferred__2/i__carry__2_0 ,
    \input_inferred__2/i__carry__2_1 ,
    \mem_op[2]_i_10_1 ,
    \mem_op[2]_i_10_2 ,
    \input_inferred__3/i__carry__0_0 ,
    \input_inferred__3/i__carry__0_1 ,
    \input_inferred__3/i__carry__1_0 ,
    \input_inferred__3/i__carry__1_1 ,
    \input_inferred__3/i__carry__2_0 ,
    \input_inferred__3/i__carry__2_1 ,
    \mem_op[2]_i_10_3 ,
    \mem_op[2]_i_10_4 );
  output [0:0]CO;
  output [0:0]i__carry__2_i_8__2;
  output [0:0]i__carry__2_i_8;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\input_inferred__1/i__carry__1_0 ;
  input [3:0]\input_inferred__1/i__carry__1_1 ;
  input [3:0]\input_inferred__1/i__carry__2_0 ;
  input [3:0]\input_inferred__1/i__carry__2_1 ;
  input [3:0]\mem_op[2]_i_10 ;
  input [3:0]\mem_op[2]_i_10_0 ;
  input [3:0]\input_inferred__2/i__carry__0_0 ;
  input [3:0]\input_inferred__2/i__carry__0_1 ;
  input [3:0]\input_inferred__2/i__carry__1_0 ;
  input [3:0]\input_inferred__2/i__carry__1_1 ;
  input [3:0]\input_inferred__2/i__carry__2_0 ;
  input [3:0]\input_inferred__2/i__carry__2_1 ;
  input [3:0]\mem_op[2]_i_10_1 ;
  input [3:0]\mem_op[2]_i_10_2 ;
  input [3:0]\input_inferred__3/i__carry__0_0 ;
  input [3:0]\input_inferred__3/i__carry__0_1 ;
  input [3:0]\input_inferred__3/i__carry__1_0 ;
  input [3:0]\input_inferred__3/i__carry__1_1 ;
  input [3:0]\input_inferred__3/i__carry__2_0 ;
  input [3:0]\input_inferred__3/i__carry__2_1 ;
  input [3:0]\mem_op[2]_i_10_3 ;
  input [3:0]\mem_op[2]_i_10_4 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]i__carry__2_i_8;
  wire [0:0]i__carry__2_i_8__2;
  wire \input_inferred__1/i__carry__0_n_0 ;
  wire \input_inferred__1/i__carry__0_n_1 ;
  wire \input_inferred__1/i__carry__0_n_2 ;
  wire \input_inferred__1/i__carry__0_n_3 ;
  wire [3:0]\input_inferred__1/i__carry__1_0 ;
  wire [3:0]\input_inferred__1/i__carry__1_1 ;
  wire \input_inferred__1/i__carry__1_n_0 ;
  wire \input_inferred__1/i__carry__1_n_1 ;
  wire \input_inferred__1/i__carry__1_n_2 ;
  wire \input_inferred__1/i__carry__1_n_3 ;
  wire [3:0]\input_inferred__1/i__carry__2_0 ;
  wire [3:0]\input_inferred__1/i__carry__2_1 ;
  wire \input_inferred__1/i__carry__2_n_1 ;
  wire \input_inferred__1/i__carry__2_n_2 ;
  wire \input_inferred__1/i__carry__2_n_3 ;
  wire \input_inferred__1/i__carry_n_0 ;
  wire \input_inferred__1/i__carry_n_1 ;
  wire \input_inferred__1/i__carry_n_2 ;
  wire \input_inferred__1/i__carry_n_3 ;
  wire [3:0]\input_inferred__2/i__carry__0_0 ;
  wire [3:0]\input_inferred__2/i__carry__0_1 ;
  wire \input_inferred__2/i__carry__0_n_0 ;
  wire \input_inferred__2/i__carry__0_n_1 ;
  wire \input_inferred__2/i__carry__0_n_2 ;
  wire \input_inferred__2/i__carry__0_n_3 ;
  wire [3:0]\input_inferred__2/i__carry__1_0 ;
  wire [3:0]\input_inferred__2/i__carry__1_1 ;
  wire \input_inferred__2/i__carry__1_n_0 ;
  wire \input_inferred__2/i__carry__1_n_1 ;
  wire \input_inferred__2/i__carry__1_n_2 ;
  wire \input_inferred__2/i__carry__1_n_3 ;
  wire [3:0]\input_inferred__2/i__carry__2_0 ;
  wire [3:0]\input_inferred__2/i__carry__2_1 ;
  wire \input_inferred__2/i__carry__2_n_1 ;
  wire \input_inferred__2/i__carry__2_n_2 ;
  wire \input_inferred__2/i__carry__2_n_3 ;
  wire \input_inferred__2/i__carry_n_0 ;
  wire \input_inferred__2/i__carry_n_1 ;
  wire \input_inferred__2/i__carry_n_2 ;
  wire \input_inferred__2/i__carry_n_3 ;
  wire [3:0]\input_inferred__3/i__carry__0_0 ;
  wire [3:0]\input_inferred__3/i__carry__0_1 ;
  wire \input_inferred__3/i__carry__0_n_0 ;
  wire \input_inferred__3/i__carry__0_n_1 ;
  wire \input_inferred__3/i__carry__0_n_2 ;
  wire \input_inferred__3/i__carry__0_n_3 ;
  wire [3:0]\input_inferred__3/i__carry__1_0 ;
  wire [3:0]\input_inferred__3/i__carry__1_1 ;
  wire \input_inferred__3/i__carry__1_n_0 ;
  wire \input_inferred__3/i__carry__1_n_1 ;
  wire \input_inferred__3/i__carry__1_n_2 ;
  wire \input_inferred__3/i__carry__1_n_3 ;
  wire [3:0]\input_inferred__3/i__carry__2_0 ;
  wire [3:0]\input_inferred__3/i__carry__2_1 ;
  wire \input_inferred__3/i__carry__2_n_1 ;
  wire \input_inferred__3/i__carry__2_n_2 ;
  wire \input_inferred__3/i__carry__2_n_3 ;
  wire \input_inferred__3/i__carry_n_0 ;
  wire \input_inferred__3/i__carry_n_1 ;
  wire \input_inferred__3/i__carry_n_2 ;
  wire \input_inferred__3/i__carry_n_3 ;
  wire [3:0]\mem_op[2]_i_10 ;
  wire [3:0]\mem_op[2]_i_10_0 ;
  wire [3:0]\mem_op[2]_i_10_1 ;
  wire [3:0]\mem_op[2]_i_10_2 ;
  wire [3:0]\mem_op[2]_i_10_3 ;
  wire [3:0]\mem_op[2]_i_10_4 ;
  wire [3:0]\NLW_input_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__2/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__3/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_input_inferred__3/i__carry__2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\input_inferred__1/i__carry_n_0 ,\input_inferred__1/i__carry_n_1 ,\input_inferred__1/i__carry_n_2 ,\input_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\NLW_input_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__1/i__carry__0 
       (.CI(\input_inferred__1/i__carry_n_0 ),
        .CO({\input_inferred__1/i__carry__0_n_0 ,\input_inferred__1/i__carry__0_n_1 ,\input_inferred__1/i__carry__0_n_2 ,\input_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\input_inferred__1/i__carry__1_0 ),
        .O(\NLW_input_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\input_inferred__1/i__carry__1_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__1/i__carry__1 
       (.CI(\input_inferred__1/i__carry__0_n_0 ),
        .CO({\input_inferred__1/i__carry__1_n_0 ,\input_inferred__1/i__carry__1_n_1 ,\input_inferred__1/i__carry__1_n_2 ,\input_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\input_inferred__1/i__carry__2_0 ),
        .O(\NLW_input_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\input_inferred__1/i__carry__2_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__1/i__carry__2 
       (.CI(\input_inferred__1/i__carry__1_n_0 ),
        .CO({CO,\input_inferred__1/i__carry__2_n_1 ,\input_inferred__1/i__carry__2_n_2 ,\input_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_op[2]_i_10 ),
        .O(\NLW_input_inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\mem_op[2]_i_10_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\input_inferred__2/i__carry_n_0 ,\input_inferred__2/i__carry_n_1 ,\input_inferred__2/i__carry_n_2 ,\input_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\input_inferred__2/i__carry__0_0 ),
        .O(\NLW_input_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S(\input_inferred__2/i__carry__0_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__2/i__carry__0 
       (.CI(\input_inferred__2/i__carry_n_0 ),
        .CO({\input_inferred__2/i__carry__0_n_0 ,\input_inferred__2/i__carry__0_n_1 ,\input_inferred__2/i__carry__0_n_2 ,\input_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\input_inferred__2/i__carry__1_0 ),
        .O(\NLW_input_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\input_inferred__2/i__carry__1_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__2/i__carry__1 
       (.CI(\input_inferred__2/i__carry__0_n_0 ),
        .CO({\input_inferred__2/i__carry__1_n_0 ,\input_inferred__2/i__carry__1_n_1 ,\input_inferred__2/i__carry__1_n_2 ,\input_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\input_inferred__2/i__carry__2_0 ),
        .O(\NLW_input_inferred__2/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\input_inferred__2/i__carry__2_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__2/i__carry__2 
       (.CI(\input_inferred__2/i__carry__1_n_0 ),
        .CO({i__carry__2_i_8__2,\input_inferred__2/i__carry__2_n_1 ,\input_inferred__2/i__carry__2_n_2 ,\input_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_op[2]_i_10_1 ),
        .O(\NLW_input_inferred__2/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\mem_op[2]_i_10_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\input_inferred__3/i__carry_n_0 ,\input_inferred__3/i__carry_n_1 ,\input_inferred__3/i__carry_n_2 ,\input_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\input_inferred__3/i__carry__0_0 ),
        .O(\NLW_input_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S(\input_inferred__3/i__carry__0_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__3/i__carry__0 
       (.CI(\input_inferred__3/i__carry_n_0 ),
        .CO({\input_inferred__3/i__carry__0_n_0 ,\input_inferred__3/i__carry__0_n_1 ,\input_inferred__3/i__carry__0_n_2 ,\input_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\input_inferred__3/i__carry__1_0 ),
        .O(\NLW_input_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\input_inferred__3/i__carry__1_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__3/i__carry__1 
       (.CI(\input_inferred__3/i__carry__0_n_0 ),
        .CO({\input_inferred__3/i__carry__1_n_0 ,\input_inferred__3/i__carry__1_n_1 ,\input_inferred__3/i__carry__1_n_2 ,\input_inferred__3/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\input_inferred__3/i__carry__2_0 ),
        .O(\NLW_input_inferred__3/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\input_inferred__3/i__carry__2_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \input_inferred__3/i__carry__2 
       (.CI(\input_inferred__3/i__carry__1_n_0 ),
        .CO({i__carry__2_i_8,\input_inferred__3/i__carry__2_n_1 ,\input_inferred__3/i__carry__2_n_2 ,\input_inferred__3/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_op[2]_i_10_3 ),
        .O(\NLW_input_inferred__3/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\mem_op[2]_i_10_4 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_core
   (\wb_exception_context[ie] ,
    \wb_exception_context[ie1] ,
    ie_reg,
    ie1_reg,
    software_interrupt_reg,
    cancel_fetch_reg,
    dmem_address2,
    branch_taken,
    imem_address,
    \pc_reg[31] ,
    \FSM_sequential_state_reg[1] ,
    \mem_op_reg[1] ,
    dmem_write_req_p_reg_0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \mem_size_reg[0] ,
    \dmem_address_p_reg[31]_0 ,
    \dmem_data_out_p_reg[23]_0 ,
    \dmem_address_p_reg[0]_0 ,
    \dmem_address_p_reg[0]_1 ,
    D,
    \dmem_data_out_p_reg[7]_0 ,
    \dmem_address_p_reg[0]_2 ,
    \dmem_address_p_reg[1]_0 ,
    \csr_data_out_reg[3] ,
    \csr_addr_out_reg[7] ,
    \csr_addr_out_reg[8] ,
    \csr_addr_out_reg[2] ,
    timer_interrupt1__0,
    \csr_addr_out_reg[2]_0 ,
    \exception_ctx_out_reg[ie1] ,
    \exception_ctx_out_reg[ie] ,
    \csr_addr_out_reg[10] ,
    \mem_size_reg[1] ,
    \mem_op_reg[1]_0 ,
    \mem_op_reg[2] ,
    cache_hit_i_16,
    \mie_reg[27] ,
    system_clk,
    reset,
    \rd_data_out_reg[0] ,
    p_1_in,
    ie_reg_0,
    ie1_reg_0,
    software_interrupt_reg_0,
    cancel_fetch_reg_0,
    timer_clk,
    \wb_outputs_reg[dat][1] ,
    \wb_outputs_reg[adr][31] ,
    \wb_outputs_reg[adr][31]_0 ,
    cache_hit_i_36,
    cache_hit_i_36_0,
    cache_hit_i_36_1,
    cache_hit_i_36_2,
    cache_hit_i_35,
    cache_hit_i_35_0,
    cache_hit_i_35_1,
    cache_hit_i_35_2,
    cache_hit_i_34,
    cache_hit_i_34_0,
    cache_hit_i_34_1,
    cache_hit_i_34_2,
    cache_hit_i_33,
    cache_hit_i_33_0,
    cache_hit_i_33_1,
    cache_hit_i_33_2,
    cache_hit_i_16_0,
    cache_hit_i_16_1,
    cache_hit_i_16_2,
    cache_hit_i_16_3,
    cache_hit_i_15,
    cache_hit_i_15_0,
    cache_hit_i_15_1,
    cache_hit_i_15_2,
    cache_hit_i_14,
    cache_hit_i_14_0,
    cache_hit_i_14_1,
    cache_hit_i_14_2,
    \FSM_sequential_state_reg[0] ,
    state,
    count_instruction_reg,
    CO,
    \read_data_out[24]_i_6 ,
    \exception_context_out[cause][0]_i_2 ,
    \exception_context_out[cause][0]_i_2_0 ,
    prev_error_access,
    \exception_context_out_reg[cause][2] ,
    \mem_data_out_reg[8] ,
    \m2_inputs[dat] ,
    \mem_data_out_reg[9] ,
    \mem_data_out_reg[10] ,
    \mem_data_out_reg[11] ,
    \mem_data_out_reg[12] ,
    \mem_data_out_reg[13] ,
    \mem_data_out_reg[14] ,
    \mem_data_out_reg[15] ,
    irq_array,
    \rd_data_out_reg[23] ,
    \rd_data_out_reg[31] ,
    \rd_data_out_reg[16] ,
    \rd_data_out_reg[24] ,
    \rd_data_out_reg[25] ,
    \rd_data_out_reg[26] ,
    \rd_data_out_reg[27] ,
    \rd_data_out_reg[28] ,
    \rd_data_out_reg[29] ,
    \rd_data_out_reg[30] ,
    \rd_data_out_reg[31]_0 ,
    dmem_read_ack,
    cache_hit_reg_i_4,
    cache_hit_reg_i_4_0,
    cache_hit_reg_i_4_1,
    cache_hit_reg_i_4_2,
    cache_hit_reg_i_4_3,
    cache_hit_reg_i_4_4,
    cache_hit_reg_i_13,
    cache_hit_reg_i_13_0,
    cache_hit_reg_i_13_1,
    cache_hit_reg_i_13_2,
    cache_hit_reg_i_13_3,
    cache_hit_reg_i_13_4,
    cache_hit_reg_i_13_5,
    cache_hit_reg_i_13_6,
    \rd_data_reg[0] ,
    \instruction_reg[31] ,
    E);
  output \wb_exception_context[ie] ;
  output \wb_exception_context[ie1] ;
  output ie_reg;
  output ie1_reg;
  output software_interrupt_reg;
  output cancel_fetch_reg;
  output dmem_address2;
  output branch_taken;
  output [29:0]imem_address;
  output [15:0]\pc_reg[31] ;
  output \FSM_sequential_state_reg[1] ;
  output \mem_op_reg[1] ;
  output dmem_write_req_p_reg_0;
  output \FSM_sequential_state_reg[1]_0 ;
  output [1:0]Q;
  output [3:0]\mem_size_reg[0] ;
  output [31:0]\dmem_address_p_reg[31]_0 ;
  output [23:0]\dmem_data_out_p_reg[23]_0 ;
  output \dmem_address_p_reg[0]_0 ;
  output \dmem_address_p_reg[0]_1 ;
  output [7:0]D;
  output [7:0]\dmem_data_out_p_reg[7]_0 ;
  output \dmem_address_p_reg[0]_2 ;
  output \dmem_address_p_reg[1]_0 ;
  output [0:0]\csr_data_out_reg[3] ;
  output \csr_addr_out_reg[7] ;
  output \csr_addr_out_reg[8] ;
  output \csr_addr_out_reg[2] ;
  output timer_interrupt1__0;
  output \csr_addr_out_reg[2]_0 ;
  output \exception_ctx_out_reg[ie1] ;
  output \exception_ctx_out_reg[ie] ;
  output \csr_addr_out_reg[10] ;
  output [1:0]\mem_size_reg[1] ;
  output \mem_op_reg[1]_0 ;
  output \mem_op_reg[2] ;
  output [0:0]cache_hit_i_16;
  output [1:0]\mie_reg[27] ;
  input system_clk;
  input reset;
  input \rd_data_out_reg[0] ;
  input p_1_in;
  input ie_reg_0;
  input ie1_reg_0;
  input software_interrupt_reg_0;
  input cancel_fetch_reg_0;
  input timer_clk;
  input \wb_outputs_reg[dat][1] ;
  input [15:0]\wb_outputs_reg[adr][31] ;
  input \wb_outputs_reg[adr][31]_0 ;
  input cache_hit_i_36;
  input cache_hit_i_36_0;
  input cache_hit_i_36_1;
  input cache_hit_i_36_2;
  input cache_hit_i_35;
  input cache_hit_i_35_0;
  input cache_hit_i_35_1;
  input cache_hit_i_35_2;
  input cache_hit_i_34;
  input cache_hit_i_34_0;
  input cache_hit_i_34_1;
  input cache_hit_i_34_2;
  input cache_hit_i_33;
  input cache_hit_i_33_0;
  input cache_hit_i_33_1;
  input cache_hit_i_33_2;
  input cache_hit_i_16_0;
  input cache_hit_i_16_1;
  input cache_hit_i_16_2;
  input cache_hit_i_16_3;
  input cache_hit_i_15;
  input cache_hit_i_15_0;
  input cache_hit_i_15_1;
  input cache_hit_i_15_2;
  input cache_hit_i_14;
  input cache_hit_i_14_0;
  input cache_hit_i_14_1;
  input cache_hit_i_14_2;
  input \FSM_sequential_state_reg[0] ;
  input [1:0]state;
  input count_instruction_reg;
  input [0:0]CO;
  input [0:0]\read_data_out[24]_i_6 ;
  input \exception_context_out[cause][0]_i_2 ;
  input \exception_context_out[cause][0]_i_2_0 ;
  input [1:0]prev_error_access;
  input \exception_context_out_reg[cause][2] ;
  input \mem_data_out_reg[8] ;
  input [7:0]\m2_inputs[dat] ;
  input \mem_data_out_reg[9] ;
  input \mem_data_out_reg[10] ;
  input \mem_data_out_reg[11] ;
  input \mem_data_out_reg[12] ;
  input \mem_data_out_reg[13] ;
  input \mem_data_out_reg[14] ;
  input \mem_data_out_reg[15] ;
  input [2:0]irq_array;
  input [23:0]\rd_data_out_reg[23] ;
  input \rd_data_out_reg[31] ;
  input \rd_data_out_reg[16] ;
  input \rd_data_out_reg[24] ;
  input \rd_data_out_reg[25] ;
  input \rd_data_out_reg[26] ;
  input \rd_data_out_reg[27] ;
  input \rd_data_out_reg[28] ;
  input \rd_data_out_reg[29] ;
  input \rd_data_out_reg[30] ;
  input \rd_data_out_reg[31]_0 ;
  input dmem_read_ack;
  input cache_hit_reg_i_4;
  input cache_hit_reg_i_4_0;
  input cache_hit_reg_i_4_1;
  input cache_hit_reg_i_4_2;
  input cache_hit_reg_i_4_3;
  input cache_hit_reg_i_4_4;
  input cache_hit_reg_i_13;
  input cache_hit_reg_i_13_0;
  input cache_hit_reg_i_13_1;
  input cache_hit_reg_i_13_2;
  input cache_hit_reg_i_13_3;
  input cache_hit_reg_i_13_4;
  input cache_hit_reg_i_13_5;
  input cache_hit_reg_i_13_6;
  input [0:0]\rd_data_reg[0] ;
  input [29:0]\instruction_reg[31] ;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [1:0]Q;
  wire \branch_comparator/data0 ;
  wire \branch_comparator/data1 ;
  wire branch_taken;
  wire cache_hit_i_14;
  wire cache_hit_i_14_0;
  wire cache_hit_i_14_1;
  wire cache_hit_i_14_2;
  wire cache_hit_i_15;
  wire cache_hit_i_15_0;
  wire cache_hit_i_15_1;
  wire cache_hit_i_15_2;
  wire [0:0]cache_hit_i_16;
  wire cache_hit_i_16_0;
  wire cache_hit_i_16_1;
  wire cache_hit_i_16_2;
  wire cache_hit_i_16_3;
  wire cache_hit_i_33;
  wire cache_hit_i_33_0;
  wire cache_hit_i_33_1;
  wire cache_hit_i_33_2;
  wire cache_hit_i_34;
  wire cache_hit_i_34_0;
  wire cache_hit_i_34_1;
  wire cache_hit_i_34_2;
  wire cache_hit_i_35;
  wire cache_hit_i_35_0;
  wire cache_hit_i_35_1;
  wire cache_hit_i_35_2;
  wire cache_hit_i_36;
  wire cache_hit_i_36_0;
  wire cache_hit_i_36_1;
  wire cache_hit_i_36_2;
  wire cache_hit_reg_i_13;
  wire cache_hit_reg_i_13_0;
  wire cache_hit_reg_i_13_1;
  wire cache_hit_reg_i_13_2;
  wire cache_hit_reg_i_13_3;
  wire cache_hit_reg_i_13_4;
  wire cache_hit_reg_i_13_5;
  wire cache_hit_reg_i_13_6;
  wire cache_hit_reg_i_4;
  wire cache_hit_reg_i_4_0;
  wire cache_hit_reg_i_4_1;
  wire cache_hit_reg_i_4_2;
  wire cache_hit_reg_i_4_3;
  wire cache_hit_reg_i_4_4;
  wire cancel_fetch_reg;
  wire cancel_fetch_reg_0;
  wire count_instr_out;
  wire count_instruction_reg;
  wire \csr_addr_out_reg[10] ;
  wire \csr_addr_out_reg[2] ;
  wire \csr_addr_out_reg[2]_0 ;
  wire \csr_addr_out_reg[7] ;
  wire \csr_addr_out_reg[8] ;
  wire [31:0]csr_data_out;
  wire [0:0]\csr_data_out_reg[3] ;
  wire [11:0]csr_read_address_p;
  wire [31:0]csr_read_data;
  wire csr_unit_n_100;
  wire csr_unit_n_101;
  wire csr_unit_n_102;
  wire csr_unit_n_103;
  wire csr_unit_n_104;
  wire csr_unit_n_105;
  wire csr_unit_n_106;
  wire csr_unit_n_107;
  wire csr_unit_n_108;
  wire csr_unit_n_109;
  wire csr_unit_n_110;
  wire csr_unit_n_111;
  wire csr_unit_n_112;
  wire csr_unit_n_113;
  wire csr_unit_n_114;
  wire csr_unit_n_145;
  wire csr_unit_n_146;
  wire csr_unit_n_147;
  wire csr_unit_n_148;
  wire csr_unit_n_149;
  wire csr_unit_n_150;
  wire csr_unit_n_151;
  wire csr_unit_n_152;
  wire csr_unit_n_153;
  wire csr_unit_n_154;
  wire csr_unit_n_155;
  wire csr_unit_n_156;
  wire csr_unit_n_157;
  wire csr_unit_n_158;
  wire csr_unit_n_159;
  wire csr_unit_n_160;
  wire csr_unit_n_161;
  wire csr_unit_n_162;
  wire csr_unit_n_163;
  wire csr_unit_n_164;
  wire csr_unit_n_165;
  wire csr_unit_n_166;
  wire csr_unit_n_167;
  wire csr_unit_n_168;
  wire csr_unit_n_169;
  wire csr_unit_n_170;
  wire csr_unit_n_171;
  wire csr_unit_n_172;
  wire csr_unit_n_173;
  wire csr_unit_n_174;
  wire csr_unit_n_175;
  wire csr_unit_n_176;
  wire csr_unit_n_177;
  wire csr_unit_n_178;
  wire csr_unit_n_179;
  wire csr_unit_n_180;
  wire csr_unit_n_181;
  wire csr_unit_n_182;
  wire csr_unit_n_183;
  wire csr_unit_n_184;
  wire csr_unit_n_185;
  wire csr_unit_n_186;
  wire csr_unit_n_187;
  wire csr_unit_n_188;
  wire csr_unit_n_189;
  wire csr_unit_n_190;
  wire csr_unit_n_191;
  wire csr_unit_n_192;
  wire csr_unit_n_193;
  wire csr_unit_n_194;
  wire csr_unit_n_195;
  wire csr_unit_n_196;
  wire csr_unit_n_197;
  wire csr_unit_n_198;
  wire csr_unit_n_199;
  wire csr_unit_n_200;
  wire csr_unit_n_201;
  wire csr_unit_n_202;
  wire csr_unit_n_203;
  wire csr_unit_n_204;
  wire csr_unit_n_205;
  wire csr_unit_n_206;
  wire csr_unit_n_207;
  wire csr_unit_n_208;
  wire csr_unit_n_209;
  wire csr_unit_n_210;
  wire csr_unit_n_211;
  wire csr_unit_n_212;
  wire csr_unit_n_213;
  wire csr_unit_n_214;
  wire csr_unit_n_215;
  wire csr_unit_n_216;
  wire csr_unit_n_217;
  wire csr_unit_n_218;
  wire csr_unit_n_219;
  wire csr_unit_n_220;
  wire csr_unit_n_221;
  wire csr_unit_n_222;
  wire csr_unit_n_223;
  wire csr_unit_n_224;
  wire csr_unit_n_5;
  wire csr_unit_n_67;
  wire csr_unit_n_8;
  wire csr_unit_n_98;
  wire csr_unit_n_99;
  wire [31:0]data7;
  wire decode_n_1;
  wire decode_n_10;
  wire decode_n_109;
  wire decode_n_11;
  wire decode_n_110;
  wire decode_n_111;
  wire decode_n_112;
  wire decode_n_113;
  wire decode_n_114;
  wire decode_n_115;
  wire decode_n_116;
  wire decode_n_117;
  wire decode_n_118;
  wire decode_n_119;
  wire decode_n_120;
  wire decode_n_121;
  wire decode_n_122;
  wire decode_n_123;
  wire decode_n_124;
  wire decode_n_125;
  wire decode_n_126;
  wire decode_n_127;
  wire decode_n_128;
  wire decode_n_129;
  wire decode_n_2;
  wire decode_n_3;
  wire decode_n_36;
  wire decode_n_37;
  wire decode_n_38;
  wire decode_n_39;
  wire decode_n_4;
  wire decode_n_40;
  wire decode_n_41;
  wire decode_n_42;
  wire decode_n_43;
  wire decode_n_44;
  wire decode_n_45;
  wire decode_n_46;
  wire decode_n_47;
  wire decode_n_48;
  wire decode_n_49;
  wire decode_n_5;
  wire decode_n_50;
  wire decode_n_51;
  wire decode_n_52;
  wire decode_n_53;
  wire decode_n_54;
  wire decode_n_55;
  wire decode_n_56;
  wire decode_n_57;
  wire decode_n_58;
  wire decode_n_59;
  wire decode_n_6;
  wire decode_n_60;
  wire decode_n_61;
  wire decode_n_62;
  wire decode_n_63;
  wire decode_n_64;
  wire decode_n_65;
  wire decode_n_66;
  wire decode_n_67;
  wire decode_n_68;
  wire decode_n_69;
  wire decode_n_7;
  wire decode_n_70;
  wire decode_n_71;
  wire decode_n_72;
  wire decode_n_73;
  wire decode_n_74;
  wire decode_n_75;
  wire decode_n_76;
  wire decode_n_77;
  wire decode_n_78;
  wire decode_n_8;
  wire decode_n_9;
  wire dmem_address2;
  wire [31:0]dmem_address_p;
  wire \dmem_address_p_reg[0]_0 ;
  wire \dmem_address_p_reg[0]_1 ;
  wire \dmem_address_p_reg[0]_2 ;
  wire \dmem_address_p_reg[1]_0 ;
  wire [31:0]\dmem_address_p_reg[31]_0 ;
  wire [31:0]dmem_data_out_p;
  wire [23:0]\dmem_data_out_p_reg[23]_0 ;
  wire [7:0]\dmem_data_out_p_reg[7]_0 ;
  wire [1:0]dmem_data_size_p;
  wire dmem_read_ack;
  wire dmem_read_req_p;
  wire dmem_write_req_p;
  wire dmem_write_req_p_reg_0;
  wire ex_count_instruction;
  wire [11:0]ex_csr_address;
  wire [31:0]ex_dmem_data_out;
  wire [1:0]ex_dmem_data_size;
  wire ex_dmem_read_req;
  wire ex_dmem_write_req;
  wire [31:0]\ex_exception_context[badaddr] ;
  wire [5:0]\ex_exception_context[cause] ;
  wire [2:0]ex_mem_op;
  wire [1:1]ex_mem_size;
  wire [4:0]ex_rd_address;
  wire [31:0]ex_rd_data;
  wire ex_rd_write;
  wire exception_cause132_out;
  wire exception_cause134_out;
  wire \exception_context_out[cause][0]_i_2 ;
  wire \exception_context_out[cause][0]_i_2_0 ;
  wire [31:0]\exception_context_out_reg[badaddr] ;
  wire [5:0]\exception_context_out_reg[cause] ;
  wire \exception_context_out_reg[cause]_2_sn_1 ;
  wire \exception_context_out_reg[ie1] ;
  wire \exception_context_out_reg[ie] ;
  wire [31:0]\exception_ctx_out_reg[badaddr] ;
  wire [5:0]\exception_ctx_out_reg[cause] ;
  wire \exception_ctx_out_reg[ie1] ;
  wire \exception_ctx_out_reg[ie] ;
  wire exception_taken0;
  wire [29:2]exception_target;
  wire execute_n_132;
  wire execute_n_133;
  wire execute_n_144;
  wire execute_n_145;
  wire execute_n_146;
  wire execute_n_162;
  wire execute_n_163;
  wire execute_n_164;
  wire execute_n_165;
  wire execute_n_166;
  wire execute_n_167;
  wire execute_n_168;
  wire execute_n_169;
  wire execute_n_170;
  wire execute_n_171;
  wire execute_n_172;
  wire execute_n_173;
  wire execute_n_174;
  wire execute_n_175;
  wire execute_n_176;
  wire execute_n_177;
  wire execute_n_178;
  wire execute_n_179;
  wire execute_n_180;
  wire execute_n_181;
  wire execute_n_182;
  wire execute_n_183;
  wire execute_n_184;
  wire execute_n_185;
  wire execute_n_186;
  wire execute_n_187;
  wire execute_n_188;
  wire execute_n_189;
  wire execute_n_190;
  wire execute_n_191;
  wire execute_n_192;
  wire execute_n_193;
  wire execute_n_194;
  wire execute_n_195;
  wire execute_n_2;
  wire execute_n_256;
  wire execute_n_257;
  wire execute_n_258;
  wire execute_n_259;
  wire execute_n_260;
  wire execute_n_261;
  wire execute_n_262;
  wire execute_n_263;
  wire execute_n_264;
  wire execute_n_265;
  wire execute_n_266;
  wire execute_n_267;
  wire execute_n_268;
  wire execute_n_269;
  wire execute_n_270;
  wire execute_n_271;
  wire execute_n_272;
  wire execute_n_273;
  wire execute_n_274;
  wire execute_n_275;
  wire execute_n_276;
  wire execute_n_277;
  wire execute_n_278;
  wire execute_n_279;
  wire execute_n_280;
  wire execute_n_281;
  wire execute_n_282;
  wire execute_n_283;
  wire execute_n_284;
  wire execute_n_285;
  wire execute_n_34;
  wire execute_n_37;
  wire execute_n_38;
  wire execute_n_43;
  wire execute_n_44;
  wire execute_n_45;
  wire execute_n_46;
  wire execute_n_47;
  wire execute_n_48;
  wire execute_n_49;
  wire execute_n_50;
  wire execute_n_51;
  wire fetch_n_100;
  wire fetch_n_101;
  wire fetch_n_102;
  wire fetch_n_103;
  wire fetch_n_104;
  wire fetch_n_105;
  wire fetch_n_106;
  wire fetch_n_107;
  wire fetch_n_108;
  wire fetch_n_109;
  wire fetch_n_110;
  wire fetch_n_64;
  wire fetch_n_65;
  wire fetch_n_82;
  wire fetch_n_83;
  wire fetch_n_84;
  wire fetch_n_85;
  wire fetch_n_86;
  wire fetch_n_87;
  wire fetch_n_88;
  wire fetch_n_89;
  wire fetch_n_90;
  wire fetch_n_91;
  wire fetch_n_93;
  wire fetch_n_94;
  wire fetch_n_95;
  wire fetch_n_96;
  wire fetch_n_97;
  wire fetch_n_98;
  wire fetch_n_99;
  wire hazard_detected;
  wire [3:0]id_alu_op;
  wire [2:0]id_alu_x_src;
  wire [2:0]id_alu_y_src;
  wire [2:0]id_branch;
  wire id_count_instruction;
  wire id_csr_use_immediate;
  wire id_exception;
  wire [3:0]id_exception_cause;
  wire [1:0]id_funct3;
  wire [31:0]id_immediate;
  wire [2:0]id_mem_op;
  wire [1:0]id_mem_size;
  wire [31:0]id_pc;
  wire [4:0]id_rd_address;
  wire id_rd_write;
  wire [4:0]id_rs1_address;
  wire [4:0]id_shamt;
  wire ie1_reg;
  wire ie1_reg_0;
  wire ie_reg;
  wire ie_reg_0;
  wire [29:0]imem_address;
  wire [29:0]\instruction_reg[31] ;
  wire [2:0]irq_array;
  wire [7:0]\m2_inputs[dat] ;
  wire [31:0]mbadaddr;
  wire [11:0]mem_csr_address;
  wire [1:0]mem_csr_write;
  wire \mem_data_out_reg[10] ;
  wire \mem_data_out_reg[11] ;
  wire \mem_data_out_reg[12] ;
  wire \mem_data_out_reg[13] ;
  wire \mem_data_out_reg[14] ;
  wire \mem_data_out_reg[15] ;
  wire \mem_data_out_reg[8] ;
  wire \mem_data_out_reg[9] ;
  wire mem_exception;
  wire \mem_op_reg[1] ;
  wire \mem_op_reg[1]_0 ;
  wire \mem_op_reg[2] ;
  wire [4:0]mem_rd_address;
  wire [31:0]mem_rd_data;
  wire mem_rd_write;
  wire [3:0]\mem_size_reg[0] ;
  wire [1:0]\mem_size_reg[1] ;
  wire memory_n_100;
  wire memory_n_101;
  wire memory_n_102;
  wire memory_n_103;
  wire memory_n_104;
  wire memory_n_105;
  wire memory_n_106;
  wire memory_n_107;
  wire memory_n_108;
  wire memory_n_109;
  wire memory_n_110;
  wire memory_n_111;
  wire memory_n_112;
  wire memory_n_118;
  wire memory_n_119;
  wire memory_n_120;
  wire memory_n_121;
  wire memory_n_122;
  wire memory_n_123;
  wire memory_n_124;
  wire memory_n_125;
  wire memory_n_126;
  wire memory_n_127;
  wire memory_n_128;
  wire memory_n_129;
  wire memory_n_144;
  wire memory_n_145;
  wire memory_n_146;
  wire memory_n_147;
  wire memory_n_148;
  wire memory_n_149;
  wire memory_n_150;
  wire memory_n_151;
  wire memory_n_35;
  wire memory_n_36;
  wire memory_n_37;
  wire memory_n_72;
  wire memory_n_77;
  wire memory_n_78;
  wire memory_n_79;
  wire memory_n_80;
  wire memory_n_81;
  wire memory_n_82;
  wire memory_n_83;
  wire memory_n_84;
  wire memory_n_85;
  wire memory_n_86;
  wire memory_n_87;
  wire memory_n_88;
  wire memory_n_89;
  wire memory_n_90;
  wire memory_n_91;
  wire memory_n_92;
  wire memory_n_93;
  wire memory_n_94;
  wire memory_n_95;
  wire memory_n_96;
  wire memory_n_97;
  wire memory_n_98;
  wire memory_n_99;
  wire [31:2]mepc;
  wire [31:2]mie;
  wire [1:0]\mie_reg[27] ;
  wire [31:2]mscratch;
  wire [31:2]mtvec;
  wire p_0_in;
  wire p_0_in31_in;
  wire [31:0]p_0_out1_out;
  wire p_1_in;
  wire [31:0]p_1_out0_in;
  wire [31:0]p_1_out2_out;
  wire [31:0]p_2_out;
  wire p_33_in;
  wire [31:2]p_5_in;
  wire [31:0]pc;
  wire [31:0]pc_next;
  wire pc_next1;
  wire [15:0]\pc_reg[31] ;
  wire [1:1]plusOp;
  wire [1:0]prev_error_access;
  wire \rd_data_out_reg[0] ;
  wire \rd_data_out_reg[16] ;
  wire [23:0]\rd_data_out_reg[23] ;
  wire \rd_data_out_reg[24] ;
  wire \rd_data_out_reg[25] ;
  wire \rd_data_out_reg[26] ;
  wire \rd_data_out_reg[27] ;
  wire \rd_data_out_reg[28] ;
  wire \rd_data_out_reg[29] ;
  wire \rd_data_out_reg[30] ;
  wire \rd_data_out_reg[31] ;
  wire \rd_data_out_reg[31]_0 ;
  wire [0:0]\rd_data_reg[0] ;
  wire read_data_out1__0;
  wire read_data_out2;
  wire [0:0]\read_data_out[24]_i_6 ;
  wire reset;
  wire [4:0]rs1_addr;
  wire [4:0]rs1_address;
  wire [4:0]rs1_address_p;
  wire [31:0]rs1_data;
  wire [31:0]rs1_forwarded;
  wire rs1_forwarded1;
  wire rs1_forwarded125_out;
  wire [4:0]rs2_addr;
  wire [4:0]rs2_address;
  wire [4:0]rs2_address_p;
  wire [31:0]rs2_data;
  wire rs2_forwarded1;
  wire rs2_forwarded123_out;
  wire software_interrupt_reg;
  wire software_interrupt_reg_0;
  wire stall_ex;
  wire [1:0]state;
  wire system_clk;
  wire timer_clk;
  wire timer_interrupt;
  wire timer_interrupt1__0;
  wire [11:0]wb_csr_address;
  wire [1:0]wb_csr_write;
  wire \wb_exception_context[ie1] ;
  wire \wb_exception_context[ie] ;
  wire [15:0]\wb_outputs_reg[adr][31] ;
  wire \wb_outputs_reg[adr][31]_0 ;
  wire \wb_outputs_reg[dat][1] ;
  wire [4:0]wb_rd_address;
  wire [31:0]wb_rd_data;
  wire writeback_n_121;
  wire writeback_n_122;
  wire writeback_n_123;
  wire writeback_n_124;
  wire writeback_n_125;
  wire writeback_n_126;
  wire writeback_n_127;
  wire writeback_n_128;
  wire writeback_n_129;
  wire writeback_n_130;
  wire writeback_n_131;
  wire writeback_n_132;
  wire writeback_n_133;
  wire writeback_n_134;
  wire writeback_n_135;
  wire writeback_n_136;
  wire writeback_n_137;
  wire writeback_n_138;
  wire writeback_n_139;
  wire writeback_n_140;
  wire writeback_n_141;
  wire writeback_n_142;
  wire writeback_n_143;
  wire writeback_n_144;
  wire writeback_n_145;
  wire writeback_n_146;
  wire writeback_n_147;
  wire writeback_n_148;
  wire writeback_n_149;
  wire writeback_n_150;
  wire writeback_n_151;
  wire writeback_n_152;
  wire writeback_n_153;
  wire writeback_n_154;
  wire writeback_n_169;
  wire writeback_n_170;
  wire writeback_n_171;
  wire writeback_n_172;
  wire writeback_n_173;
  wire writeback_n_174;
  wire writeback_n_175;
  wire writeback_n_176;
  wire writeback_n_177;
  wire writeback_n_178;
  wire writeback_n_179;
  wire writeback_n_180;
  wire writeback_n_181;
  wire writeback_n_182;
  wire writeback_n_183;
  wire writeback_n_184;
  wire writeback_n_185;
  wire writeback_n_186;
  wire writeback_n_187;
  wire writeback_n_188;
  wire writeback_n_189;
  wire writeback_n_190;
  wire writeback_n_191;
  wire writeback_n_192;
  wire writeback_n_193;
  wire writeback_n_194;
  wire writeback_n_195;
  wire writeback_n_196;
  wire writeback_n_197;
  wire writeback_n_199;
  wire writeback_n_2;
  wire writeback_n_200;
  wire writeback_n_201;
  wire writeback_n_202;
  wire writeback_n_203;
  wire writeback_n_204;
  wire writeback_n_205;
  wire writeback_n_206;
  wire writeback_n_207;
  wire writeback_n_208;
  wire writeback_n_209;
  wire writeback_n_210;
  wire writeback_n_211;
  wire writeback_n_212;
  wire writeback_n_213;
  wire writeback_n_214;
  wire writeback_n_215;
  wire writeback_n_216;
  wire writeback_n_217;
  wire writeback_n_218;
  wire writeback_n_220;
  wire writeback_n_221;
  wire writeback_n_222;
  wire writeback_n_224;
  wire writeback_n_225;
  wire writeback_n_226;
  wire writeback_n_227;
  wire writeback_n_228;
  wire writeback_n_229;
  wire writeback_n_230;
  wire writeback_n_231;
  wire writeback_n_232;
  wire writeback_n_233;
  wire writeback_n_234;
  wire writeback_n_235;
  wire writeback_n_236;
  wire writeback_n_237;
  wire writeback_n_238;
  wire writeback_n_239;
  wire writeback_n_240;
  wire writeback_n_241;
  wire writeback_n_242;
  wire writeback_n_243;
  wire writeback_n_244;
  wire writeback_n_245;
  wire writeback_n_246;
  wire writeback_n_247;
  wire writeback_n_248;
  wire writeback_n_249;
  wire writeback_n_250;
  wire writeback_n_251;
  wire writeback_n_252;
  wire writeback_n_253;
  wire writeback_n_254;
  wire writeback_n_255;
  wire writeback_n_257;
  wire writeback_n_259;
  wire writeback_n_3;
  wire writeback_n_35;
  wire writeback_n_36;
  wire writeback_n_37;
  wire writeback_n_38;
  wire writeback_n_39;
  wire writeback_n_4;
  wire writeback_n_40;
  wire writeback_n_41;
  wire writeback_n_46;
  wire writeback_n_47;
  wire writeback_n_48;
  wire writeback_n_63;
  wire writeback_n_64;
  wire writeback_n_65;
  wire writeback_n_66;
  wire writeback_n_67;
  wire writeback_n_68;
  wire writeback_n_69;
  wire writeback_n_70;
  wire writeback_n_71;
  wire writeback_n_72;
  wire writeback_n_73;
  wire writeback_n_74;
  wire writeback_n_75;
  wire writeback_n_76;
  wire writeback_n_77;
  wire writeback_n_78;
  wire writeback_n_79;
  wire writeback_n_80;
  wire writeback_n_81;

  assign \exception_context_out_reg[cause]_2_sn_1  = \exception_context_out_reg[cause][2] ;
  FDRE \csr_read_address_p_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_78),
        .Q(csr_read_address_p[0]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_6),
        .Q(csr_read_address_p[10]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_40),
        .Q(csr_read_address_p[11]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_10),
        .Q(csr_read_address_p[1]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_11),
        .Q(csr_read_address_p[2]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_76),
        .Q(csr_read_address_p[3]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_7),
        .Q(csr_read_address_p[4]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_9),
        .Q(csr_read_address_p[5]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_77),
        .Q(csr_read_address_p[6]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_8),
        .Q(csr_read_address_p[7]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_75),
        .Q(csr_read_address_p[8]),
        .R(1'b0));
  FDRE \csr_read_address_p_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(decode_n_39),
        .Q(csr_read_address_p[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_csr_unit csr_unit
       (.CO(read_data_out2),
        .D({decode_n_41,decode_n_42,decode_n_43,decode_n_44,decode_n_45,decode_n_46,decode_n_47,decode_n_48,decode_n_49,decode_n_50,decode_n_51,decode_n_52,decode_n_53,decode_n_54,decode_n_55,decode_n_56,decode_n_57,decode_n_58,decode_n_59,decode_n_60,decode_n_61,decode_n_62,decode_n_63,decode_n_64,decode_n_65,decode_n_66,decode_n_67,decode_n_68,decode_n_69,decode_n_70,decode_n_71,decode_n_72}),
        .E(writeback_n_259),
        .Q({p_0_in31_in,p_33_in}),
        .S({decode_n_36,decode_n_37,writeback_n_48,decode_n_38}),
        .\counter_mtime_reg[30]_0 (csr_unit_n_5),
        .\current_count_reg[0] (csr_unit_n_99),
        .\current_count_reg[0]_0 (csr_unit_n_100),
        .\current_count_reg[10] (csr_unit_n_149),
        .\current_count_reg[10]_0 (csr_unit_n_150),
        .\current_count_reg[11] (csr_unit_n_151),
        .\current_count_reg[11]_0 (csr_unit_n_152),
        .\current_count_reg[12] (csr_unit_n_153),
        .\current_count_reg[12]_0 (csr_unit_n_154),
        .\current_count_reg[13] (csr_unit_n_155),
        .\current_count_reg[13]_0 (csr_unit_n_156),
        .\current_count_reg[14] (csr_unit_n_157),
        .\current_count_reg[14]_0 (csr_unit_n_158),
        .\current_count_reg[15] (csr_unit_n_159),
        .\current_count_reg[15]_0 (csr_unit_n_160),
        .\current_count_reg[16] (csr_unit_n_161),
        .\current_count_reg[16]_0 (csr_unit_n_162),
        .\current_count_reg[17] (csr_unit_n_163),
        .\current_count_reg[17]_0 (csr_unit_n_164),
        .\current_count_reg[18] (csr_unit_n_165),
        .\current_count_reg[18]_0 (csr_unit_n_166),
        .\current_count_reg[19] (csr_unit_n_167),
        .\current_count_reg[19]_0 (csr_unit_n_168),
        .\current_count_reg[1] (csr_unit_n_101),
        .\current_count_reg[1]_0 (csr_unit_n_102),
        .\current_count_reg[20] (csr_unit_n_169),
        .\current_count_reg[20]_0 (csr_unit_n_170),
        .\current_count_reg[21] (csr_unit_n_171),
        .\current_count_reg[21]_0 (csr_unit_n_172),
        .\current_count_reg[22] (csr_unit_n_173),
        .\current_count_reg[22]_0 (csr_unit_n_174),
        .\current_count_reg[23] (csr_unit_n_175),
        .\current_count_reg[23]_0 (csr_unit_n_176),
        .\current_count_reg[24] (csr_unit_n_177),
        .\current_count_reg[24]_0 (csr_unit_n_178),
        .\current_count_reg[25] (csr_unit_n_179),
        .\current_count_reg[25]_0 (csr_unit_n_180),
        .\current_count_reg[26] (csr_unit_n_181),
        .\current_count_reg[26]_0 (csr_unit_n_182),
        .\current_count_reg[27] (csr_unit_n_183),
        .\current_count_reg[27]_0 (csr_unit_n_184),
        .\current_count_reg[28] (csr_unit_n_185),
        .\current_count_reg[28]_0 (csr_unit_n_186),
        .\current_count_reg[29] (csr_unit_n_187),
        .\current_count_reg[29]_0 (csr_unit_n_188),
        .\current_count_reg[2] (csr_unit_n_103),
        .\current_count_reg[2]_0 (csr_unit_n_104),
        .\current_count_reg[30] (csr_unit_n_189),
        .\current_count_reg[30]_0 (csr_unit_n_190),
        .\current_count_reg[31] (csr_unit_n_191),
        .\current_count_reg[31]_0 (csr_unit_n_192),
        .\current_count_reg[3] (csr_unit_n_105),
        .\current_count_reg[3]_0 (csr_unit_n_106),
        .\current_count_reg[4] (csr_unit_n_107),
        .\current_count_reg[4]_0 (csr_unit_n_108),
        .\current_count_reg[5] (csr_unit_n_109),
        .\current_count_reg[5]_0 (csr_unit_n_110),
        .\current_count_reg[63] (writeback_n_2),
        .\current_count_reg[6] (csr_unit_n_111),
        .\current_count_reg[6]_0 (csr_unit_n_112),
        .\current_count_reg[7] (csr_unit_n_113),
        .\current_count_reg[7]_0 (csr_unit_n_114),
        .\current_count_reg[8] (csr_unit_n_145),
        .\current_count_reg[8]_0 (csr_unit_n_146),
        .\current_count_reg[9] (csr_unit_n_147),
        .\current_count_reg[9]_0 (csr_unit_n_148),
        .exception_cause132_out(exception_cause132_out),
        .exception_cause134_out(exception_cause134_out),
        .ie1_reg_0(ie1_reg),
        .ie1_reg_1(ie1_reg_0),
        .ie_reg_0(ie_reg),
        .ie_reg_1(ie_reg_0),
        .\mbadaddr_reg[31]_0 (mbadaddr),
        .\mbadaddr_reg[31]_1 (\exception_ctx_out_reg[badaddr] ),
        .\mcause_reg[0]_0 (writeback_n_3),
        .\mcause_reg[5]_0 ({data7[31],data7[4:0]}),
        .\mcause_reg[5]_1 (\exception_ctx_out_reg[cause] ),
        .\mepc_reg[0]_0 (csr_unit_n_67),
        .\mepc_reg[1]_0 (csr_unit_n_98),
        .\mepc_reg[31]_0 ({mepc[31:8],mepc[6:2]}),
        .\mepc_reg[31]_1 ({writeback_n_170,writeback_n_171,writeback_n_172,writeback_n_173,writeback_n_174,writeback_n_175,writeback_n_176,writeback_n_177,writeback_n_178,writeback_n_179,writeback_n_180,writeback_n_181,writeback_n_182,writeback_n_183,writeback_n_184,writeback_n_185,writeback_n_186,writeback_n_187,writeback_n_188,writeback_n_189,writeback_n_190,writeback_n_191,writeback_n_192,writeback_n_193,writeback_n_194,writeback_n_195,writeback_n_196,writeback_n_197,\csr_data_out_reg[3] ,writeback_n_199,writeback_n_200,writeback_n_201}),
        .\mepc_reg[31]_2 (writeback_n_222),
        .\mie_reg[31]_0 (mie),
        .\mie_reg[31]_1 (writeback_n_257),
        .\mscratch_reg[31]_0 ({mscratch[31:8],mscratch[6:2]}),
        .\mscratch_reg[31]_1 (writeback_n_255),
        .\mscratch_reg[7]_0 (csr_unit_n_8),
        .\mtime_compare_reg[31]_0 (writeback_n_220),
        .\mtvec_out_reg[31]_0 (mtvec),
        .\mtvec_out_reg[31]_1 ({writeback_n_224,writeback_n_225,writeback_n_226,writeback_n_227,writeback_n_228,writeback_n_229,writeback_n_230,writeback_n_231,writeback_n_232,writeback_n_233,writeback_n_234,writeback_n_235,writeback_n_236,writeback_n_237,writeback_n_238,writeback_n_239,writeback_n_240,writeback_n_241,writeback_n_242,writeback_n_243,writeback_n_244,writeback_n_245,writeback_n_246,writeback_n_247,writeback_n_248,writeback_n_249,writeback_n_250,writeback_n_251,writeback_n_252,writeback_n_253}),
        .\mtvec_reg[31]_0 (p_5_in),
        .\mtvec_reg[31]_1 (writeback_n_221),
        .\read_data_out[1]_i_5 (decode_n_5),
        .\read_data_out_reg[30]_0 (decode_n_4),
        .\read_data_out_reg[30]_1 (decode_n_3),
        .\read_data_out_reg[31]_0 (csr_read_data),
        .\read_data_out_reg[7]_0 (decode_n_74),
        .\read_data_out_reg[7]_1 (decode_n_73),
        .reset(reset),
        .software_interrupt_reg_0(software_interrupt_reg),
        .software_interrupt_reg_1(software_interrupt_reg_0),
        .system_clk(system_clk),
        .\test_register_reg[number][29]_0 ({csr_unit_n_195,csr_unit_n_196,csr_unit_n_197,csr_unit_n_198,csr_unit_n_199,csr_unit_n_200,csr_unit_n_201,csr_unit_n_202,csr_unit_n_203,csr_unit_n_204,csr_unit_n_205,csr_unit_n_206,csr_unit_n_207,csr_unit_n_208,csr_unit_n_209,csr_unit_n_210,csr_unit_n_211,csr_unit_n_212,csr_unit_n_213,csr_unit_n_214,csr_unit_n_215,csr_unit_n_216,csr_unit_n_217,csr_unit_n_218,csr_unit_n_219,csr_unit_n_220,csr_unit_n_221,csr_unit_n_222,csr_unit_n_223,csr_unit_n_224}),
        .\test_register_reg[state][1]_0 ({csr_unit_n_193,csr_unit_n_194}),
        .timer_clk(timer_clk),
        .timer_interrupt(timer_interrupt),
        .timer_interrupt_reg_0(writeback_n_254));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_decode decode
       (.CO(CO),
        .D(id_alu_y_src),
        .E(exception_taken0),
        .Q({id_shamt,id_rs1_address,id_csr_use_immediate,id_funct3,id_rd_address}),
        .S({decode_n_36,decode_n_37,decode_n_38}),
        .SS(execute_n_49),
        .count_instruction_reg_0(execute_n_50),
        .\csr_addr_reg[11] (csr_read_address_p),
        .\csr_data_out_reg[31] ({decode_n_41,decode_n_42,decode_n_43,decode_n_44,decode_n_45,decode_n_46,decode_n_47,decode_n_48,decode_n_49,decode_n_50,decode_n_51,decode_n_52,decode_n_53,decode_n_54,decode_n_55,decode_n_56,decode_n_57,decode_n_58,decode_n_59,decode_n_60,decode_n_61,decode_n_62,decode_n_63,decode_n_64,decode_n_65,decode_n_66,decode_n_67,decode_n_68,decode_n_69,decode_n_70,decode_n_71,decode_n_72}),
        .\csr_read_address_p_reg[0] (decode_n_78),
        .\csr_read_address_p_reg[10] (decode_n_6),
        .\csr_read_address_p_reg[11] (decode_n_40),
        .\csr_read_address_p_reg[1] (decode_n_3),
        .\csr_read_address_p_reg[1]_0 (decode_n_10),
        .\csr_read_address_p_reg[2] (decode_n_11),
        .\csr_read_address_p_reg[3] (decode_n_76),
        .\csr_read_address_p_reg[4] (decode_n_7),
        .\csr_read_address_p_reg[5] (decode_n_5),
        .\csr_read_address_p_reg[5]_0 (decode_n_9),
        .\csr_read_address_p_reg[7] (decode_n_8),
        .\csr_write_reg[1] (execute_n_47),
        .id_count_instruction(id_count_instruction),
        .id_exception(id_exception),
        .id_immediate({id_immediate[31],id_immediate[11:0]}),
        .id_rd_write(id_rd_write),
        .\instruction_reg[12]_0 (id_alu_op),
        .\instruction_reg[12]_1 (decode_n_128),
        .\instruction_reg[13]_0 (id_branch),
        .\instruction_reg[13]_1 (decode_n_129),
        .\instruction_reg[26]_0 (decode_n_77),
        .\instruction_reg[28]_0 (decode_n_75),
        .\instruction_reg[29]_0 (decode_n_39),
        .\instruction_reg[31]_0 (decode_n_1),
        .\instruction_reg[31]_1 (\instruction_reg[31] ),
        .\instruction_reg[3]_0 ({id_exception_cause[3:2],id_exception_cause[0]}),
        .\instruction_reg[4]_0 (id_mem_size),
        .\instruction_reg[5]_0 (id_alu_x_src),
        .\instruction_reg[5]_1 (decode_n_109),
        .\instruction_reg[5]_2 (decode_n_110),
        .\instruction_reg[5]_3 (decode_n_111),
        .\instruction_reg[5]_4 (decode_n_112),
        .\instruction_reg[5]_5 (decode_n_113),
        .\instruction_reg[5]_6 (decode_n_114),
        .\instruction_reg[5]_7 (decode_n_115),
        .\instruction_reg[5]_8 (decode_n_116),
        .\instruction_reg[6]_0 (decode_n_2),
        .\instruction_reg[6]_1 (id_mem_op),
        .\instruction_reg[6]_10 (decode_n_125),
        .\instruction_reg[6]_11 (decode_n_126),
        .\instruction_reg[6]_12 (decode_n_127),
        .\instruction_reg[6]_2 (decode_n_117),
        .\instruction_reg[6]_3 (decode_n_118),
        .\instruction_reg[6]_4 (decode_n_119),
        .\instruction_reg[6]_5 (decode_n_120),
        .\instruction_reg[6]_6 (decode_n_121),
        .\instruction_reg[6]_7 (decode_n_122),
        .\instruction_reg[6]_8 (decode_n_123),
        .\instruction_reg[6]_9 (decode_n_124),
        .irq_array(irq_array),
        .\pc_reg[31]_0 (id_pc),
        .\pc_reg[31]_1 (execute_n_48),
        .\pc_reg[31]_2 (pc),
        .read_data_out1__0(read_data_out1__0),
        .read_data_out2_carry({wb_csr_address[11:6],wb_csr_address[2:0]}),
        .\read_data_out[24]_i_6_0 (\read_data_out[24]_i_6 ),
        .\read_data_out[29]_i_5_0 (writeback_n_152),
        .\read_data_out[29]_i_5_1 (writeback_n_151),
        .\read_data_out[30]_i_18_0 (decode_n_4),
        .\read_data_out[30]_i_9_0 (decode_n_73),
        .\read_data_out[31]_i_11_0 (decode_n_74),
        .\read_data_out[31]_i_7_0 ({mie[31:8],mie[6:2]}),
        .\read_data_out[31]_i_7_1 ({p_5_in[31:8],p_5_in[6:2]}),
        .\read_data_out[3]_i_5_0 (ie_reg),
        .\read_data_out[3]_i_5_1 (software_interrupt_reg),
        .\read_data_out[7]_i_12_0 (writeback_n_153),
        .\read_data_out[7]_i_9_0 (writeback_n_154),
        .\read_data_out_reg[0] (writeback_n_169),
        .\read_data_out_reg[0]_0 (csr_unit_n_99),
        .\read_data_out_reg[0]_1 (csr_unit_n_67),
        .\read_data_out_reg[0]_2 (csr_unit_n_100),
        .\read_data_out_reg[10] (writeback_n_208),
        .\read_data_out_reg[10]_0 (csr_unit_n_149),
        .\read_data_out_reg[10]_1 (csr_unit_n_150),
        .\read_data_out_reg[11] (csr_unit_n_151),
        .\read_data_out_reg[11]_0 (csr_unit_n_152),
        .\read_data_out_reg[12] (writeback_n_209),
        .\read_data_out_reg[12]_0 (csr_unit_n_153),
        .\read_data_out_reg[12]_1 (csr_unit_n_154),
        .\read_data_out_reg[13] (csr_unit_n_155),
        .\read_data_out_reg[13]_0 (csr_unit_n_156),
        .\read_data_out_reg[14] (writeback_n_210),
        .\read_data_out_reg[14]_0 (csr_unit_n_157),
        .\read_data_out_reg[14]_1 (csr_unit_n_158),
        .\read_data_out_reg[15] (csr_unit_n_159),
        .\read_data_out_reg[15]_0 (csr_unit_n_160),
        .\read_data_out_reg[16] (writeback_n_211),
        .\read_data_out_reg[16]_0 (csr_unit_n_161),
        .\read_data_out_reg[16]_1 (csr_unit_n_162),
        .\read_data_out_reg[17] (csr_unit_n_163),
        .\read_data_out_reg[17]_0 (csr_unit_n_164),
        .\read_data_out_reg[18] (csr_unit_n_165),
        .\read_data_out_reg[18]_0 (csr_unit_n_166),
        .\read_data_out_reg[19] (writeback_n_212),
        .\read_data_out_reg[19]_0 (csr_unit_n_167),
        .\read_data_out_reg[19]_1 (csr_unit_n_168),
        .\read_data_out_reg[1] ({csr_unit_n_193,csr_unit_n_194}),
        .\read_data_out_reg[1]_0 (writeback_n_202),
        .\read_data_out_reg[1]_1 (csr_unit_n_101),
        .\read_data_out_reg[1]_2 (csr_unit_n_98),
        .\read_data_out_reg[1]_3 (csr_unit_n_102),
        .\read_data_out_reg[20] (csr_unit_n_169),
        .\read_data_out_reg[20]_0 (csr_unit_n_170),
        .\read_data_out_reg[21] (csr_unit_n_171),
        .\read_data_out_reg[21]_0 (csr_unit_n_172),
        .\read_data_out_reg[22] (writeback_n_213),
        .\read_data_out_reg[22]_0 (csr_unit_n_173),
        .\read_data_out_reg[22]_1 (csr_unit_n_174),
        .\read_data_out_reg[23] (csr_unit_n_175),
        .\read_data_out_reg[23]_0 (csr_unit_n_176),
        .\read_data_out_reg[24] (writeback_n_214),
        .\read_data_out_reg[24]_0 (csr_unit_n_177),
        .\read_data_out_reg[24]_1 (csr_unit_n_178),
        .\read_data_out_reg[25] (writeback_n_215),
        .\read_data_out_reg[25]_0 (csr_unit_n_179),
        .\read_data_out_reg[25]_1 (csr_unit_n_180),
        .\read_data_out_reg[26] (writeback_n_216),
        .\read_data_out_reg[26]_0 (csr_unit_n_181),
        .\read_data_out_reg[26]_1 (csr_unit_n_182),
        .\read_data_out_reg[27] (csr_unit_n_183),
        .\read_data_out_reg[27]_0 (csr_unit_n_184),
        .\read_data_out_reg[28] (csr_unit_n_185),
        .\read_data_out_reg[28]_0 (csr_unit_n_186),
        .\read_data_out_reg[29] ({writeback_n_172,writeback_n_173,writeback_n_174,writeback_n_178,writeback_n_180,writeback_n_181,writeback_n_183,writeback_n_184,writeback_n_186,writeback_n_188,writeback_n_190,writeback_n_192,writeback_n_195,writeback_n_196}),
        .\read_data_out_reg[29]_0 (csr_unit_n_187),
        .\read_data_out_reg[29]_1 (csr_unit_n_188),
        .\read_data_out_reg[2] (writeback_n_203),
        .\read_data_out_reg[2]_0 (csr_unit_n_103),
        .\read_data_out_reg[2]_1 (csr_unit_n_104),
        .\read_data_out_reg[2]_2 (read_data_out2),
        .\read_data_out_reg[2]_3 (wb_csr_write),
        .\read_data_out_reg[30] (writeback_n_217),
        .\read_data_out_reg[30]_0 (csr_unit_n_189),
        .\read_data_out_reg[30]_1 (csr_unit_n_190),
        .\read_data_out_reg[31] (mbadaddr),
        .\read_data_out_reg[31]_0 ({mepc[31:8],mepc[6:2]}),
        .\read_data_out_reg[31]_1 ({mscratch[31:8],mscratch[6:2]}),
        .\read_data_out_reg[31]_2 (writeback_n_218),
        .\read_data_out_reg[31]_3 ({data7[31],data7[4:0]}),
        .\read_data_out_reg[31]_4 ({csr_unit_n_195,csr_unit_n_196,csr_unit_n_197,csr_unit_n_198,csr_unit_n_199,csr_unit_n_200,csr_unit_n_201,csr_unit_n_202,csr_unit_n_203,csr_unit_n_204,csr_unit_n_205,csr_unit_n_206,csr_unit_n_207,csr_unit_n_208,csr_unit_n_209,csr_unit_n_210,csr_unit_n_211,csr_unit_n_212,csr_unit_n_213,csr_unit_n_214,csr_unit_n_215,csr_unit_n_216,csr_unit_n_217,csr_unit_n_218,csr_unit_n_219,csr_unit_n_220,csr_unit_n_221,csr_unit_n_222,csr_unit_n_223,csr_unit_n_224}),
        .\read_data_out_reg[31]_5 (csr_unit_n_191),
        .\read_data_out_reg[31]_6 (csr_unit_n_192),
        .\read_data_out_reg[3] (writeback_n_204),
        .\read_data_out_reg[3]_0 (csr_unit_n_105),
        .\read_data_out_reg[3]_1 (csr_unit_n_106),
        .\read_data_out_reg[4] (writeback_n_205),
        .\read_data_out_reg[4]_0 (csr_unit_n_107),
        .\read_data_out_reg[4]_1 (csr_unit_n_108),
        .\read_data_out_reg[5] (csr_unit_n_109),
        .\read_data_out_reg[5]_0 (csr_unit_n_110),
        .\read_data_out_reg[6] (csr_unit_n_111),
        .\read_data_out_reg[6]_0 (csr_unit_n_112),
        .\read_data_out_reg[7] (writeback_n_206),
        .\read_data_out_reg[7]_0 (csr_unit_n_8),
        .\read_data_out_reg[7]_1 (csr_unit_n_113),
        .\read_data_out_reg[7]_2 (csr_unit_n_114),
        .\read_data_out_reg[8] (csr_unit_n_146),
        .\read_data_out_reg[8]_0 (writeback_n_207),
        .\read_data_out_reg[8]_1 (csr_unit_n_145),
        .\read_data_out_reg[9] (csr_unit_n_147),
        .\read_data_out_reg[9]_0 (csr_unit_n_148),
        .reset(reset),
        .stall_ex(stall_ex),
        .system_clk(system_clk));
  FDRE \dmem_address_p_reg[0] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[0]),
        .Q(dmem_address_p[0]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[10] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[10]),
        .Q(dmem_address_p[10]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[11] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[11]),
        .Q(dmem_address_p[11]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[12] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[12]),
        .Q(dmem_address_p[12]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[13] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[13]),
        .Q(dmem_address_p[13]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[14] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[14]),
        .Q(dmem_address_p[14]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[15] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[15]),
        .Q(dmem_address_p[15]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[16] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[16]),
        .Q(dmem_address_p[16]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[17] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[17]),
        .Q(dmem_address_p[17]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[18] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[18]),
        .Q(dmem_address_p[18]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[19] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[19]),
        .Q(dmem_address_p[19]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[1] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[1]),
        .Q(dmem_address_p[1]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[20] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[20]),
        .Q(dmem_address_p[20]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[21] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[21]),
        .Q(dmem_address_p[21]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[22] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[22]),
        .Q(dmem_address_p[22]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[23] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[23]),
        .Q(dmem_address_p[23]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[24] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[24]),
        .Q(dmem_address_p[24]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[25] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[25]),
        .Q(dmem_address_p[25]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[26] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[26]),
        .Q(dmem_address_p[26]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[27] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[27]),
        .Q(dmem_address_p[27]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[28] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[28]),
        .Q(dmem_address_p[28]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[29] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[29]),
        .Q(dmem_address_p[29]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[2] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[2]),
        .Q(dmem_address_p[2]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[30] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[30]),
        .Q(dmem_address_p[30]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[31] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[31]),
        .Q(dmem_address_p[31]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[3] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[3]),
        .Q(dmem_address_p[3]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[4] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[4]),
        .Q(dmem_address_p[4]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[5] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[5]),
        .Q(dmem_address_p[5]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[6] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[6]),
        .Q(dmem_address_p[6]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[7] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[7]),
        .Q(dmem_address_p[7]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[8] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[8]),
        .Q(dmem_address_p[8]),
        .R(execute_n_38));
  FDRE \dmem_address_p_reg[9] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_data[9]),
        .Q(dmem_address_p[9]),
        .R(execute_n_38));
  FDRE \dmem_data_out_p_reg[0] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[0]),
        .Q(dmem_data_out_p[0]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[10] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[10]),
        .Q(dmem_data_out_p[10]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[11] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[11]),
        .Q(dmem_data_out_p[11]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[12] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[12]),
        .Q(dmem_data_out_p[12]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[13] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[13]),
        .Q(dmem_data_out_p[13]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[14] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[14]),
        .Q(dmem_data_out_p[14]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[15] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[15]),
        .Q(dmem_data_out_p[15]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[16] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[16]),
        .Q(dmem_data_out_p[16]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[17] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[17]),
        .Q(dmem_data_out_p[17]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[18] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[18]),
        .Q(dmem_data_out_p[18]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[19] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[19]),
        .Q(dmem_data_out_p[19]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[1] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[1]),
        .Q(dmem_data_out_p[1]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[20] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[20]),
        .Q(dmem_data_out_p[20]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[21] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[21]),
        .Q(dmem_data_out_p[21]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[22] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[22]),
        .Q(dmem_data_out_p[22]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[23] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[23]),
        .Q(dmem_data_out_p[23]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[24] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[24]),
        .Q(dmem_data_out_p[24]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[25] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[25]),
        .Q(dmem_data_out_p[25]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[26] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[26]),
        .Q(dmem_data_out_p[26]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[27] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[27]),
        .Q(dmem_data_out_p[27]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[28] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[28]),
        .Q(dmem_data_out_p[28]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[29] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[29]),
        .Q(dmem_data_out_p[29]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[2] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[2]),
        .Q(dmem_data_out_p[2]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[30] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[30]),
        .Q(dmem_data_out_p[30]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[31] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[31]),
        .Q(dmem_data_out_p[31]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[3] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[3]),
        .Q(dmem_data_out_p[3]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[4] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[4]),
        .Q(dmem_data_out_p[4]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[5] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[5]),
        .Q(dmem_data_out_p[5]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[6] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[6]),
        .Q(dmem_data_out_p[6]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[7] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[7]),
        .Q(dmem_data_out_p[7]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[8] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[8]),
        .Q(dmem_data_out_p[8]),
        .R(1'b0));
  FDRE \dmem_data_out_p_reg[9] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_out[9]),
        .Q(dmem_data_out_p[9]),
        .R(1'b0));
  FDRE \dmem_data_size_p_reg[0] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_size[0]),
        .Q(dmem_data_size_p[0]),
        .R(1'b0));
  FDRE \dmem_data_size_p_reg[1] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_data_size[1]),
        .Q(dmem_data_size_p[1]),
        .R(1'b0));
  FDRE dmem_read_req_p_reg
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_read_req),
        .Q(dmem_read_req_p),
        .R(1'b0));
  FDRE dmem_write_req_p_reg
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_dmem_write_req),
        .Q(dmem_write_req_p),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_execute execute
       (.ADDRA(rs1_address),
        .CO(CO),
        .D({pc_next[31:2],execute_n_34,pc_next[0]}),
        .DI({memory_n_118,writeback_n_125,writeback_n_126,memory_n_119}),
        .E(exception_taken0),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_0 ),
        .O(plusOp),
        .Q({id_shamt,id_csr_use_immediate,id_funct3,id_rd_address}),
        .S({writeback_n_121,writeback_n_122,writeback_n_123,writeback_n_124}),
        .SR(execute_n_45),
        .SS(execute_n_46),
        .\alu_op_reg[3]_0 (id_alu_op),
        .\alu_x_src_reg[2]_0 (execute_n_145),
        .\alu_x_src_reg[2]_1 (id_alu_x_src),
        .\alu_y_src_reg[0]_0 (execute_n_144),
        .\alu_y_src_reg[2]_0 (execute_n_132),
        .\alu_y_src_reg[2]_1 (id_alu_y_src),
        .\branch_reg[0]_0 (branch_taken),
        .\branch_reg[0]_1 (execute_n_37),
        .\branch_reg[2]_0 (execute_n_256),
        .\branch_reg[2]_1 (execute_n_257),
        .\branch_reg[2]_10 (execute_n_266),
        .\branch_reg[2]_11 (execute_n_267),
        .\branch_reg[2]_12 (execute_n_268),
        .\branch_reg[2]_13 (execute_n_269),
        .\branch_reg[2]_14 (execute_n_270),
        .\branch_reg[2]_15 (execute_n_271),
        .\branch_reg[2]_16 (execute_n_272),
        .\branch_reg[2]_17 (execute_n_273),
        .\branch_reg[2]_18 (execute_n_274),
        .\branch_reg[2]_19 (execute_n_275),
        .\branch_reg[2]_2 (execute_n_258),
        .\branch_reg[2]_20 (execute_n_276),
        .\branch_reg[2]_21 (execute_n_277),
        .\branch_reg[2]_22 (execute_n_278),
        .\branch_reg[2]_23 (execute_n_279),
        .\branch_reg[2]_24 (execute_n_280),
        .\branch_reg[2]_25 (execute_n_281),
        .\branch_reg[2]_26 (execute_n_282),
        .\branch_reg[2]_27 (execute_n_283),
        .\branch_reg[2]_28 (execute_n_284),
        .\branch_reg[2]_29 (execute_n_285),
        .\branch_reg[2]_3 (execute_n_259),
        .\branch_reg[2]_30 (id_branch),
        .\branch_reg[2]_4 (execute_n_260),
        .\branch_reg[2]_5 (execute_n_261),
        .\branch_reg[2]_6 (execute_n_262),
        .\branch_reg[2]_7 (execute_n_263),
        .\branch_reg[2]_8 (execute_n_264),
        .\branch_reg[2]_9 (execute_n_265),
        .cancel_fetch_reg(execute_n_48),
        .cancel_fetch_reg_0(execute_n_49),
        .cancel_fetch_reg_1(execute_n_50),
        .count_instruction_reg(count_instruction_reg),
        .count_instruction_reg_0(cancel_fetch_reg),
        .\csr_addr_out_reg[1] (\wb_outputs_reg[dat][1] ),
        .\csr_addr_reg[11]_0 (ex_csr_address),
        .\csr_addr_reg[11]_1 ({decode_n_40,decode_n_6,decode_n_39,decode_n_75,decode_n_8,decode_n_77,decode_n_9,decode_n_7,decode_n_76,decode_n_11,decode_n_10,decode_n_78}),
        .\csr_write_out_reg[0] (dmem_address2),
        .\csr_write_out_reg[0]_0 (execute_n_47),
        .\csr_write_out_reg[1] (mem_csr_write),
        .\csr_write_reg[0]_0 (execute_n_44),
        .\csr_write_reg[0]_1 (decode_n_129),
        .\csr_write_reg[1]_0 (execute_n_43),
        .\csr_write_reg[1]_1 (decode_n_128),
        .\decode_exception_cause_reg[3]_0 (execute_n_51),
        .\decode_exception_cause_reg[3]_1 ({id_exception_cause[3:2],id_exception_cause[0]}),
        .dmem_address_p(dmem_address_p),
        .\dmem_address_p[26]_i_6_0 (memory_n_110),
        .\dmem_address_p[26]_i_6_1 (memory_n_111),
        .\dmem_address_p[3]_i_10_0 (memory_n_109),
        .\dmem_address_p[3]_i_10_1 (memory_n_112),
        .\dmem_address_p_reg[0] (\dmem_address_p_reg[31]_0 [0]),
        .\dmem_address_p_reg[0]_0 (\dmem_address_p_reg[0]_0 ),
        .\dmem_address_p_reg[0]_1 (\dmem_address_p_reg[0]_1 ),
        .\dmem_address_p_reg[0]_2 (D),
        .\dmem_address_p_reg[0]_3 (\dmem_address_p_reg[0]_2 ),
        .\dmem_address_p_reg[1] (\dmem_address_p_reg[31]_0 [1]),
        .\dmem_address_p_reg[1]_0 (\dmem_address_p_reg[1]_0 ),
        .\dmem_address_p_reg[31] (\dmem_address_p_reg[31]_0 [31:2]),
        .\dmem_data_out_p_reg[15] ({\dmem_data_out_p_reg[23]_0 [15:8],\dmem_data_out_p_reg[23]_0 [4:1]}),
        .dmem_read_req_p(dmem_read_req_p),
        .dmem_write_req_p(dmem_write_req_p),
        .dmem_write_req_p_reg(dmem_write_req_p_reg_0),
        .ex_count_instruction(ex_count_instruction),
        .ex_dmem_data_out(ex_dmem_data_out),
        .ex_dmem_read_req(ex_dmem_read_req),
        .ex_dmem_write_req(ex_dmem_write_req),
        .\ex_exception_context[badaddr] (\ex_exception_context[badaddr] ),
        .\ex_exception_context[cause] ({\ex_exception_context[cause] [5:4],\ex_exception_context[cause] [2:0]}),
        .ex_rd_data(ex_rd_data),
        .ex_rd_write(ex_rd_write),
        .exception_cause132_out(exception_cause132_out),
        .exception_cause134_out(exception_cause134_out),
        .\exception_context_out[cause][0]_i_2_0 (\exception_context_out[cause][0]_i_2 ),
        .\exception_context_out[cause][0]_i_2_1 (\exception_context_out[cause][0]_i_2_0 ),
        .\exception_context_out[cause][2]_i_3_0 (\read_data_out[24]_i_6 ),
        .\exception_context_out_reg[badaddr][31] (csr_read_data),
        .\exception_context_out_reg[cause][0] (software_interrupt_reg),
        .\exception_context_out_reg[cause][2] (\exception_context_out_reg[cause]_2_sn_1 ),
        .\exception_context_out_reg[ie] (\exception_context_out_reg[ie] ),
        .\exception_context_out_reg[ie]__0 (ie_reg),
        .\exception_context_out_reg[ie]__0_0 (ie1_reg),
        .hazard_detected(hazard_detected),
        .id_count_instruction(id_count_instruction),
        .id_exception(id_exception),
        .id_rd_write(id_rd_write),
        .ie1_reg(execute_n_195),
        .ie_reg(execute_n_194),
        .\immediate_reg[12]_0 (decode_n_2),
        .\immediate_reg[12]_1 (decode_n_109),
        .\immediate_reg[13]_0 (decode_n_110),
        .\immediate_reg[14]_0 (decode_n_111),
        .\immediate_reg[15]_0 (decode_n_112),
        .\immediate_reg[16]_0 (decode_n_113),
        .\immediate_reg[17]_0 (decode_n_114),
        .\immediate_reg[18]_0 (decode_n_115),
        .\immediate_reg[19]_0 (decode_n_116),
        .\immediate_reg[20]_0 (decode_n_1),
        .\immediate_reg[20]_1 (decode_n_117),
        .\immediate_reg[21]_0 (decode_n_118),
        .\immediate_reg[22]_0 (decode_n_119),
        .\immediate_reg[23]_0 (decode_n_120),
        .\immediate_reg[24]_0 (decode_n_121),
        .\immediate_reg[25]_0 (decode_n_122),
        .\immediate_reg[26]_0 (decode_n_123),
        .\immediate_reg[27]_0 (decode_n_124),
        .\immediate_reg[28]_0 (decode_n_125),
        .\immediate_reg[29]_0 (decode_n_126),
        .\immediate_reg[30]_0 (decode_n_127),
        .\immediate_reg[31]_0 ({id_immediate[31],id_immediate[11:0]}),
        .\input_inferred__1/i__carry__1 ({memory_n_121,memory_n_122,memory_n_123,memory_n_124}),
        .\input_inferred__1/i__carry__1_0 ({writeback_n_127,writeback_n_128,writeback_n_129,memory_n_120}),
        .\input_inferred__1/i__carry__2 ({memory_n_125,memory_n_126,memory_n_127,memory_n_128}),
        .\input_inferred__1/i__carry__2_0 ({writeback_n_130,writeback_n_131,writeback_n_132,writeback_n_133}),
        .\input_inferred__2/i__carry__0 ({memory_n_103,writeback_n_79,writeback_n_80,memory_n_104}),
        .\input_inferred__2/i__carry__0_0 ({writeback_n_137,writeback_n_138,writeback_n_139,writeback_n_140}),
        .\input_inferred__2/i__carry__1 ({memory_n_96,memory_n_97,memory_n_98,memory_n_99}),
        .\input_inferred__2/i__carry__1_0 ({writeback_n_141,writeback_n_142,writeback_n_143,memory_n_129}),
        .\input_inferred__2/i__carry__2 ({memory_n_88,memory_n_89,memory_n_90,memory_n_91}),
        .\input_inferred__2/i__carry__2_0 ({writeback_n_144,writeback_n_145,writeback_n_146,writeback_n_147}),
        .\input_inferred__3/i__carry__0 ({memory_n_101,writeback_n_77,writeback_n_78,memory_n_102}),
        .\input_inferred__3/i__carry__0_0 ({writeback_n_73,writeback_n_74,writeback_n_75,writeback_n_76}),
        .\input_inferred__3/i__carry__1 ({memory_n_92,memory_n_93,memory_n_94,memory_n_95}),
        .\input_inferred__3/i__carry__1_0 ({writeback_n_70,writeback_n_71,writeback_n_72,memory_n_100}),
        .\input_inferred__3/i__carry__2 ({memory_n_84,memory_n_85,memory_n_86,memory_n_87}),
        .\input_inferred__3/i__carry__2_0 ({writeback_n_66,writeback_n_67,writeback_n_68,writeback_n_69}),
        .\m2_inputs[dat] (\m2_inputs[dat] ),
        .\mem_data_out_reg[10] (\mem_data_out_reg[10] ),
        .\mem_data_out_reg[11] (\mem_data_out_reg[11] ),
        .\mem_data_out_reg[12] (\mem_data_out_reg[12] ),
        .\mem_data_out_reg[13] (\mem_data_out_reg[13] ),
        .\mem_data_out_reg[14] (\mem_data_out_reg[14] ),
        .\mem_data_out_reg[15] (\mem_data_out_reg[15] ),
        .\mem_data_out_reg[8] (\mem_data_out_reg[8] ),
        .\mem_data_out_reg[9] (\mem_data_out_reg[9] ),
        .\mem_op[2]_i_10_0 ({memory_n_105,memory_n_106,memory_n_107,memory_n_108}),
        .\mem_op[2]_i_10_1 ({memory_n_37,writeback_n_134,writeback_n_135,writeback_n_136}),
        .\mem_op[2]_i_10_2 ({writeback_n_81,memory_n_81,memory_n_82,memory_n_83}),
        .\mem_op[2]_i_10_3 ({memory_n_35,writeback_n_148,writeback_n_149,writeback_n_150}),
        .\mem_op[2]_i_10_4 ({memory_n_77,memory_n_78,memory_n_79,memory_n_80}),
        .\mem_op[2]_i_10_5 ({memory_n_36,writeback_n_63,writeback_n_64,writeback_n_65}),
        .\mem_op[2]_i_13_0 (mem_rd_address),
        .\mem_op[2]_i_8_0 (\branch_comparator/data1 ),
        .\mem_op[2]_i_8_1 (\branch_comparator/data0 ),
        .\mem_op_reg[1]_0 (\mem_op_reg[1] ),
        .\mem_op_reg[2]_0 (execute_n_38),
        .\mem_op_reg[2]_1 (ex_mem_op),
        .\mem_op_reg[2]_2 (\rd_data_out_reg[0] ),
        .\mem_op_reg[2]_3 (id_mem_op),
        .\mem_size_reg[0]_0 (ex_dmem_data_size[0]),
        .\mem_size_reg[0]_1 (\mem_size_reg[0] ),
        .\mem_size_reg[1]_0 ({ex_mem_size,ex_dmem_data_size[1]}),
        .\mem_size_reg[1]_1 (id_mem_size),
        .\mie_reg[27]_0 ({\mie_reg[27] ,p_0_in31_in,p_33_in}),
        .\mie_reg[28]_0 ({mie[28:24],mie[7],mie[3]}),
        .\mtvec_reg[29]_0 ({exception_target[29],exception_target[26],exception_target[23],exception_target[20],exception_target[17],exception_target[14],exception_target[11:8],exception_target[5:2]}),
        .\mtvec_reg[31]_0 (mtvec),
        .pc_next1(pc_next1),
        .\pc_reg[10]_0 (fetch_n_84),
        .\pc_reg[11]_0 (fetch_n_85),
        .\pc_reg[12]_0 (fetch_n_97),
        .\pc_reg[13]_0 (fetch_n_98),
        .\pc_reg[14]_0 (fetch_n_86),
        .\pc_reg[15]_0 (fetch_n_99),
        .\pc_reg[16]_0 (fetch_n_100),
        .\pc_reg[17]_0 (fetch_n_87),
        .\pc_reg[18]_0 (fetch_n_101),
        .\pc_reg[19]_0 (fetch_n_102),
        .\pc_reg[1]_0 (pc[1:0]),
        .\pc_reg[20]_0 (fetch_n_88),
        .\pc_reg[21]_0 (fetch_n_103),
        .\pc_reg[22]_0 (fetch_n_104),
        .\pc_reg[23]_0 (fetch_n_89),
        .\pc_reg[24]_0 (fetch_n_105),
        .\pc_reg[25]_0 (fetch_n_106),
        .\pc_reg[26]_0 (fetch_n_90),
        .\pc_reg[27]_0 (fetch_n_107),
        .\pc_reg[28]_0 (fetch_n_108),
        .\pc_reg[29]_0 (fetch_n_91),
        .\pc_reg[2]_0 (fetch_n_64),
        .\pc_reg[30]_0 (fetch_n_109),
        .\pc_reg[31]_0 ({execute_n_162,execute_n_163,execute_n_164,execute_n_165,execute_n_166,execute_n_167,execute_n_168,execute_n_169,execute_n_170,execute_n_171,execute_n_172,execute_n_173,execute_n_174,execute_n_175,execute_n_176,execute_n_177,execute_n_178,execute_n_179,execute_n_180,execute_n_181,execute_n_182,execute_n_183,execute_n_184,execute_n_185,execute_n_186,execute_n_187,execute_n_188,execute_n_189,execute_n_190,execute_n_191,execute_n_192,execute_n_193}),
        .\pc_reg[31]_1 (fetch_n_110),
        .\pc_reg[31]_2 (id_pc),
        .\pc_reg[3]_0 (fetch_n_65),
        .\pc_reg[4]_0 (fetch_n_93),
        .\pc_reg[5]_0 (fetch_n_94),
        .\pc_reg[6]_0 (fetch_n_95),
        .\pc_reg[7]_0 (fetch_n_96),
        .\pc_reg[8]_0 (fetch_n_82),
        .\pc_reg[9]_0 (fetch_n_83),
        .prev_error_access(prev_error_access),
        .\rd_addr_out_reg[4]_0 (ex_rd_address),
        .\rs1_addr_reg[3]_0 (execute_n_146),
        .\rs1_addr_reg[4]_0 (rs1_addr),
        .rs1_forwarded(rs1_forwarded),
        .\rs2_addr_reg[3]_0 (execute_n_133),
        .\rs2_addr_reg[4]_0 (rs2_addr),
        .\rs2_addr_reg[4]_1 (rs2_address),
        .slow_reset_reg(execute_n_2),
        .stall_ex(stall_ex),
        .state(state),
        .system_clk(system_clk),
        .timer_interrupt(timer_interrupt),
        .\wb_outputs_reg[dat][12] (\dmem_data_out_p_reg[7]_0 [4:1]),
        .\wb_outputs_reg[dat][16] (memory_n_144),
        .\wb_outputs_reg[dat][17] (memory_n_145),
        .\wb_outputs_reg[dat][18] (memory_n_146),
        .\wb_outputs_reg[dat][19] (memory_n_147),
        .\wb_outputs_reg[dat][20] (memory_n_148),
        .\wb_outputs_reg[dat][21] (memory_n_149),
        .\wb_outputs_reg[dat][22] (memory_n_150),
        .\wb_outputs_reg[dat][23] (dmem_data_out_p[15:8]),
        .\wb_outputs_reg[dat][23]_0 (memory_n_151),
        .\wb_outputs_reg[sel][0] (dmem_data_size_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fetch fetch
       (.D({pc_next[31:2],execute_n_34,pc_next[0]}),
        .E(E),
        .O(plusOp),
        .Q(pc),
        .cache_hit_i_14_0(cache_hit_i_14),
        .cache_hit_i_14_1(cache_hit_i_14_0),
        .cache_hit_i_14_2(cache_hit_i_14_1),
        .cache_hit_i_14_3(cache_hit_i_14_2),
        .cache_hit_i_15_0(cache_hit_i_15),
        .cache_hit_i_15_1(cache_hit_i_15_0),
        .cache_hit_i_15_2(cache_hit_i_15_1),
        .cache_hit_i_15_3(cache_hit_i_15_2),
        .cache_hit_i_16_0(cache_hit_i_16),
        .cache_hit_i_16_1(cache_hit_i_16_0),
        .cache_hit_i_16_2(cache_hit_i_16_1),
        .cache_hit_i_16_3(cache_hit_i_16_2),
        .cache_hit_i_16_4(cache_hit_i_16_3),
        .cache_hit_i_33_0(cache_hit_i_33),
        .cache_hit_i_33_1(cache_hit_i_33_0),
        .cache_hit_i_33_2(cache_hit_i_33_1),
        .cache_hit_i_33_3(cache_hit_i_33_2),
        .cache_hit_i_34_0(cache_hit_i_34),
        .cache_hit_i_34_1(cache_hit_i_34_0),
        .cache_hit_i_34_2(cache_hit_i_34_1),
        .cache_hit_i_34_3(cache_hit_i_34_2),
        .cache_hit_i_35_0(cache_hit_i_35),
        .cache_hit_i_35_1(cache_hit_i_35_0),
        .cache_hit_i_35_2(cache_hit_i_35_1),
        .cache_hit_i_35_3(cache_hit_i_35_2),
        .cache_hit_i_36_0(cache_hit_i_36),
        .cache_hit_i_36_1(cache_hit_i_36_0),
        .cache_hit_i_36_2(cache_hit_i_36_1),
        .cache_hit_i_36_3(cache_hit_i_36_2),
        .cache_hit_reg_i_13_0(cache_hit_reg_i_13),
        .cache_hit_reg_i_13_1(cache_hit_reg_i_13_0),
        .cache_hit_reg_i_13_2(cache_hit_reg_i_13_1),
        .cache_hit_reg_i_13_3(cache_hit_reg_i_13_2),
        .cache_hit_reg_i_13_4(cache_hit_reg_i_13_3),
        .cache_hit_reg_i_13_5(cache_hit_reg_i_13_4),
        .cache_hit_reg_i_13_6(cache_hit_reg_i_13_5),
        .cache_hit_reg_i_13_7(cache_hit_reg_i_13_6),
        .cache_hit_reg_i_4_0(cache_hit_reg_i_4),
        .cache_hit_reg_i_4_1(cache_hit_reg_i_4_0),
        .cache_hit_reg_i_4_2(cache_hit_reg_i_4_1),
        .cache_hit_reg_i_4_3(cache_hit_reg_i_4_2),
        .cache_hit_reg_i_4_4(cache_hit_reg_i_4_3),
        .cache_hit_reg_i_4_5(cache_hit_reg_i_4_4),
        .cancel_fetch_reg_0(cancel_fetch_reg),
        .cancel_fetch_reg_1(cancel_fetch_reg_0),
        .\cl_load_address_reg[10] (execute_n_277),
        .\cl_load_address_reg[11] (execute_n_276),
        .\cl_load_address_reg[14] (execute_n_273),
        .\cl_load_address_reg[17] (execute_n_270),
        .\cl_load_address_reg[20] (execute_n_267),
        .\cl_load_address_reg[23] (execute_n_264),
        .\cl_load_address_reg[26] (execute_n_261),
        .\cl_load_address_reg[29] (dmem_address2),
        .\cl_load_address_reg[29]_0 ({exception_target[29],exception_target[26],exception_target[23],exception_target[20],exception_target[17],exception_target[14],exception_target[11:8],exception_target[5:2]}),
        .\cl_load_address_reg[29]_1 (execute_n_258),
        .\cl_load_address_reg[4] (execute_n_283),
        .\cl_load_address_reg[5] (execute_n_282),
        .\cl_load_address_reg[8] (execute_n_279),
        .\cl_load_address_reg[9] (execute_n_278),
        .imem_address(imem_address),
        .\input_address_word_reg[0] (execute_n_285),
        .\input_address_word_reg[1] (execute_n_284),
        .pc_next1(pc_next1),
        .\pc_reg[10]_0 (fetch_n_84),
        .\pc_reg[11]_0 (fetch_n_85),
        .\pc_reg[12]_0 (fetch_n_97),
        .\pc_reg[12]_1 (execute_n_275),
        .\pc_reg[13]_0 (fetch_n_98),
        .\pc_reg[13]_1 (execute_n_274),
        .\pc_reg[14]_0 (fetch_n_86),
        .\pc_reg[15]_0 (fetch_n_99),
        .\pc_reg[15]_1 (execute_n_272),
        .\pc_reg[16]_0 (fetch_n_100),
        .\pc_reg[16]_1 (execute_n_271),
        .\pc_reg[17]_0 (fetch_n_87),
        .\pc_reg[18]_0 (fetch_n_101),
        .\pc_reg[18]_1 (execute_n_269),
        .\pc_reg[19]_0 (fetch_n_102),
        .\pc_reg[19]_1 (execute_n_268),
        .\pc_reg[1]_0 (count_instruction_reg),
        .\pc_reg[20]_0 (fetch_n_88),
        .\pc_reg[21]_0 (fetch_n_103),
        .\pc_reg[21]_1 (execute_n_266),
        .\pc_reg[22]_0 (fetch_n_104),
        .\pc_reg[22]_1 (execute_n_265),
        .\pc_reg[23]_0 (fetch_n_89),
        .\pc_reg[24]_0 (fetch_n_105),
        .\pc_reg[24]_1 (execute_n_263),
        .\pc_reg[25]_0 (fetch_n_106),
        .\pc_reg[25]_1 (execute_n_262),
        .\pc_reg[26]_0 (fetch_n_90),
        .\pc_reg[27]_0 (fetch_n_107),
        .\pc_reg[27]_1 (execute_n_260),
        .\pc_reg[28]_0 (fetch_n_108),
        .\pc_reg[28]_1 (execute_n_259),
        .\pc_reg[29]_0 (fetch_n_91),
        .\pc_reg[2]_0 (fetch_n_64),
        .\pc_reg[30]_0 (fetch_n_109),
        .\pc_reg[30]_1 (execute_n_257),
        .\pc_reg[31]_0 (\pc_reg[31] ),
        .\pc_reg[31]_1 (fetch_n_110),
        .\pc_reg[31]_2 (branch_taken),
        .\pc_reg[31]_3 (execute_n_256),
        .\pc_reg[3]_0 (fetch_n_65),
        .\pc_reg[4]_0 (fetch_n_93),
        .\pc_reg[5]_0 (fetch_n_94),
        .\pc_reg[6]_0 (fetch_n_95),
        .\pc_reg[6]_1 (execute_n_281),
        .\pc_reg[7]_0 (fetch_n_96),
        .\pc_reg[7]_1 (execute_n_280),
        .\pc_reg[8]_0 (fetch_n_82),
        .\pc_reg[9]_0 (fetch_n_83),
        .reset(reset),
        .stall_ex(stall_ex),
        .system_clk(system_clk),
        .\wb_outputs_reg[adr][31] (\wb_outputs_reg[adr][31] ),
        .\wb_outputs_reg[adr][31]_0 (\wb_outputs_reg[adr][31]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_memory memory
       (.D(mem_rd_data),
        .DI({memory_n_118,memory_n_119}),
        .Q(wb_rd_data),
        .S({writeback_n_40,writeback_n_41}),
        .SR(execute_n_45),
        .SS(execute_n_46),
        .count_instr_out(count_instr_out),
        .\csr_addr_out_reg[11]_0 (mem_csr_address),
        .\csr_addr_out_reg[11]_1 (ex_csr_address),
        .\csr_data_out_reg[31]_0 (csr_data_out),
        .\csr_data_out_reg[31]_1 ({execute_n_162,execute_n_163,execute_n_164,execute_n_165,execute_n_166,execute_n_167,execute_n_168,execute_n_169,execute_n_170,execute_n_171,execute_n_172,execute_n_173,execute_n_174,execute_n_175,execute_n_176,execute_n_177,execute_n_178,execute_n_179,execute_n_180,execute_n_181,execute_n_182,execute_n_183,execute_n_184,execute_n_185,execute_n_186,execute_n_187,execute_n_188,execute_n_189,execute_n_190,execute_n_191,execute_n_192,execute_n_193}),
        .\csr_write_out_reg[0]_0 (execute_n_44),
        .\csr_write_out_reg[1]_0 (memory_n_72),
        .\csr_write_out_reg[1]_1 (mem_csr_write),
        .\csr_write_out_reg[1]_2 (execute_n_43),
        .\dmem_address_p[31]_i_30 (execute_n_144),
        .\dmem_data_out_p_reg[16] (memory_n_144),
        .\dmem_data_out_p_reg[17] (memory_n_145),
        .\dmem_data_out_p_reg[18] (memory_n_146),
        .\dmem_data_out_p_reg[19] (memory_n_147),
        .\dmem_data_out_p_reg[20] (memory_n_148),
        .\dmem_data_out_p_reg[21] (memory_n_149),
        .\dmem_data_out_p_reg[22] (memory_n_150),
        .\dmem_data_out_p_reg[23] ({\dmem_data_out_p_reg[23]_0 [23:16],\dmem_data_out_p_reg[23]_0 [7:5],\dmem_data_out_p_reg[23]_0 [0]}),
        .\dmem_data_out_p_reg[23]_0 (memory_n_151),
        .\dmem_data_out_p_reg[29] ({rs2_addr[4],rs2_addr[0]}),
        .\dmem_data_out_p_reg[29]_0 (execute_n_133),
        .\dmem_data_out_p_reg[7] ({\dmem_data_out_p_reg[7]_0 [7:5],\dmem_data_out_p_reg[7]_0 [0]}),
        .dmem_read_ack(dmem_read_ack),
        .ex_count_instruction(ex_count_instruction),
        .ex_dmem_data_out({ex_dmem_data_out[31:5],ex_dmem_data_out[0]}),
        .\ex_exception_context[badaddr] (\ex_exception_context[badaddr] ),
        .\ex_exception_context[cause] ({\ex_exception_context[cause] [5:4],\ex_exception_context[cause] [2:0]}),
        .ex_rd_write(ex_rd_write),
        .\exception_context_out[badaddr][31]_i_12 (execute_n_132),
        .\exception_context_out[badaddr][31]_i_12_0 (execute_n_145),
        .\exception_context_out_reg[badaddr][31]_0 (\exception_context_out_reg[badaddr] ),
        .\exception_context_out_reg[cause][0]_0 (\rd_data_out_reg[0] ),
        .\exception_context_out_reg[cause][3]_0 (execute_n_51),
        .\exception_context_out_reg[cause][4]_0 (execute_n_2),
        .\exception_context_out_reg[cause][5]_0 (\exception_context_out_reg[cause] ),
        .\exception_context_out_reg[ie1] (\exception_context_out_reg[ie1] ),
        .\exception_context_out_reg[ie1]__0_0 (execute_n_194),
        .\exception_context_out_reg[ie] (\exception_context_out_reg[ie] ),
        .\exception_context_out_reg[ie]__0_0 (execute_n_195),
        .exception_out_reg_0(execute_n_37),
        .i__carry_i_15__0({rs1_addr[4],rs1_addr[0]}),
        .i__carry_i_15__0_0(execute_n_146),
        .mem_exception(mem_exception),
        .\mem_op[2]_i_11 (writeback_n_4),
        .\mem_op[2]_i_11_0 (writeback_n_35),
        .\mem_op[2]_i_23_0 (\branch_comparator/data1 ),
        .\mem_op[2]_i_27_0 (\branch_comparator/data0 ),
        .\mem_op_reg[1]_0 (\mem_op_reg[1]_0 ),
        .\mem_op_reg[2]_0 (Q),
        .\mem_op_reg[2]_1 (\mem_op_reg[2] ),
        .\mem_op_reg[2]_2 (ex_mem_op),
        .\mem_op_reg[2]_i_14_0 ({writeback_n_38,writeback_n_39}),
        .\mem_op_reg[2]_i_15_0 ({writeback_n_36,writeback_n_37}),
        .\mem_op_reg[2]_i_20_0 ({writeback_n_46,writeback_n_47}),
        .mem_rd_write(mem_rd_write),
        .\mem_size_reg[1]_0 (\mem_size_reg[1] ),
        .\mem_size_reg[1]_1 ({ex_mem_size,ex_dmem_data_size[1]}),
        .p_1_in(p_1_in),
        .\rd_addr_out_reg[4]_0 (mem_rd_address),
        .\rd_addr_out_reg[4]_1 (ex_rd_address),
        .\rd_data_out_reg[16] (\rd_data_out_reg[16] ),
        .\rd_data_out_reg[1] (memory_n_109),
        .\rd_data_out_reg[23] (\rd_data_out_reg[23] ),
        .\rd_data_out_reg[24] (\rd_data_out_reg[24] ),
        .\rd_data_out_reg[25] (\rd_data_out_reg[25] ),
        .\rd_data_out_reg[26] (\rd_data_out_reg[26] ),
        .\rd_data_out_reg[27] (\rd_data_out_reg[27] ),
        .\rd_data_out_reg[28] (\rd_data_out_reg[28] ),
        .\rd_data_out_reg[29] (\rd_data_out_reg[29] ),
        .\rd_data_out_reg[2] (memory_n_112),
        .\rd_data_out_reg[30] (\rd_data_out_reg[30] ),
        .\rd_data_out_reg[31] (\rd_data_out_reg[31] ),
        .\rd_data_out_reg[31]_0 (\rd_data_out_reg[31]_0 ),
        .\rd_data_out_reg[3] (memory_n_110),
        .\rd_data_out_reg[4] (memory_n_111),
        .\rd_data_reg[0]_0 (\rd_data_reg[0] ),
        .\rd_data_reg[31]_0 (ex_rd_data),
        .reset(reset),
        .rs1_data({rs1_data[9],rs1_data[1]}),
        .\rs1_data_reg[9] ({rs1_forwarded[9],rs1_forwarded[1]}),
        .\rs1_data_reg[9]_0 (memory_n_100),
        .\rs1_data_reg[9]_1 (memory_n_120),
        .\rs1_data_reg[9]_2 (memory_n_129),
        .rs1_forwarded({rs1_forwarded[31:10],rs1_forwarded[8:6],rs1_forwarded[0]}),
        .rs1_forwarded1(rs1_forwarded1),
        .rs1_forwarded125_out(rs1_forwarded125_out),
        .rs2_data(rs2_data),
        .\rs2_data_reg[14] ({memory_n_92,memory_n_93,memory_n_94,memory_n_95}),
        .\rs2_data_reg[14]_0 ({memory_n_96,memory_n_97,memory_n_98,memory_n_99}),
        .\rs2_data_reg[14]_1 ({memory_n_121,memory_n_122,memory_n_123,memory_n_124}),
        .\rs2_data_reg[22] ({memory_n_84,memory_n_85,memory_n_86,memory_n_87}),
        .\rs2_data_reg[22]_0 ({memory_n_88,memory_n_89,memory_n_90,memory_n_91}),
        .\rs2_data_reg[22]_1 ({memory_n_125,memory_n_126,memory_n_127,memory_n_128}),
        .\rs2_data_reg[28] ({memory_n_81,memory_n_82,memory_n_83}),
        .\rs2_data_reg[30] ({memory_n_77,memory_n_78,memory_n_79,memory_n_80}),
        .\rs2_data_reg[30]_0 ({memory_n_105,memory_n_106,memory_n_107,memory_n_108}),
        .\rs2_data_reg[31] (memory_n_35),
        .\rs2_data_reg[31]_0 (memory_n_36),
        .\rs2_data_reg[31]_1 (memory_n_37),
        .\rs2_data_reg[6] ({memory_n_101,memory_n_102}),
        .\rs2_data_reg[6]_0 ({memory_n_103,memory_n_104}),
        .rs2_forwarded1(rs2_forwarded1),
        .rs2_forwarded123_out(rs2_forwarded123_out),
        .system_clk(system_clk),
        .\wb_outputs_reg[dat][15] (\dmem_address_p_reg[0]_2 ),
        .\wb_outputs_reg[dat][15]_0 (\dmem_address_p_reg[0]_1 ),
        .\wb_outputs_reg[dat][28] (ex_dmem_data_out[4:1]),
        .\wb_outputs_reg[dat][31] (\dmem_address_p_reg[0]_0 ),
        .\wb_outputs_reg[dat][31]_0 (dmem_data_out_p),
        .\wb_outputs_reg[dat][31]_1 (\dmem_address_p_reg[1]_0 ),
        .\wb_outputs_reg[dat][8] (\wb_outputs_reg[dat][1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_register_file regfile
       (.ADDRA(rs1_address),
        .D(p_0_out1_out),
        .Q(wb_rd_data),
        .p_0_in(p_0_in),
        .p_1_out0_in(p_1_out0_in),
        .p_2_out(p_2_out),
        .\rs1_data_reg[31]_0 (rs1_data),
        .\rs1_data_reg[31]_1 (p_1_out2_out),
        .\rs2_data_reg[31]_0 (rs2_data),
        .\rs2_data_reg[31]_1 (wb_rd_address),
        .\rs2_data_reg[31]_2 (rs2_address),
        .system_clk(system_clk));
  FDRE \rs1_address_p_reg[0] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_rs1_address[0]),
        .Q(rs1_address_p[0]),
        .R(1'b0));
  FDRE \rs1_address_p_reg[1] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_rs1_address[1]),
        .Q(rs1_address_p[1]),
        .R(1'b0));
  FDRE \rs1_address_p_reg[2] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_rs1_address[2]),
        .Q(rs1_address_p[2]),
        .R(1'b0));
  FDRE \rs1_address_p_reg[3] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_rs1_address[3]),
        .Q(rs1_address_p[3]),
        .R(1'b0));
  FDRE \rs1_address_p_reg[4] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_rs1_address[4]),
        .Q(rs1_address_p[4]),
        .R(1'b0));
  FDRE \rs2_address_p_reg[0] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_shamt[0]),
        .Q(rs2_address_p[0]),
        .R(1'b0));
  FDRE \rs2_address_p_reg[1] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_shamt[1]),
        .Q(rs2_address_p[1]),
        .R(1'b0));
  FDRE \rs2_address_p_reg[2] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_shamt[2]),
        .Q(rs2_address_p[2]),
        .R(1'b0));
  FDRE \rs2_address_p_reg[3] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_shamt[3]),
        .Q(rs2_address_p[3]),
        .R(1'b0));
  FDRE \rs2_address_p_reg[4] 
       (.C(system_clk),
        .CE(exception_taken0),
        .D(id_shamt[4]),
        .Q(rs2_address_p[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_writeback writeback
       (.ADDRA(rs1_address),
        .CO(read_data_out2),
        .D({decode_n_9,decode_n_7,decode_n_76}),
        .DI({writeback_n_125,writeback_n_126}),
        .E(exception_taken0),
        .Q({wb_csr_address[11:6],wb_csr_address[2:0]}),
        .S({writeback_n_40,writeback_n_41}),
        .count_instr_out(count_instr_out),
        .count_instr_out_reg_0(writeback_n_2),
        .\csr_addr_out_reg[0]_0 (writeback_n_221),
        .\csr_addr_out_reg[10]_0 (\csr_addr_out_reg[10] ),
        .\csr_addr_out_reg[11]_0 (mem_csr_address),
        .\csr_addr_out_reg[2]_0 (writeback_n_255),
        .\csr_addr_out_reg[2]_1 (\csr_addr_out_reg[2] ),
        .\csr_addr_out_reg[2]_2 (writeback_n_259),
        .\csr_addr_out_reg[2]_3 (\csr_addr_out_reg[2]_0 ),
        .\csr_addr_out_reg[3]_0 (writeback_n_48),
        .\csr_addr_out_reg[5]_0 (writeback_n_220),
        .\csr_addr_out_reg[6]_0 (writeback_n_222),
        .\csr_addr_out_reg[6]_1 (writeback_n_257),
        .\csr_addr_out_reg[7]_0 (\csr_addr_out_reg[7] ),
        .\csr_addr_out_reg[8]_0 (\csr_addr_out_reg[8] ),
        .\csr_data_out_reg[0]_0 (writeback_n_169),
        .\csr_data_out_reg[10]_0 (writeback_n_208),
        .\csr_data_out_reg[12]_0 (writeback_n_209),
        .\csr_data_out_reg[14]_0 (writeback_n_210),
        .\csr_data_out_reg[16]_0 (writeback_n_211),
        .\csr_data_out_reg[19]_0 (writeback_n_212),
        .\csr_data_out_reg[1]_0 (writeback_n_202),
        .\csr_data_out_reg[22]_0 (writeback_n_213),
        .\csr_data_out_reg[24]_0 (writeback_n_214),
        .\csr_data_out_reg[25]_0 (writeback_n_215),
        .\csr_data_out_reg[26]_0 (writeback_n_216),
        .\csr_data_out_reg[2]_0 (writeback_n_203),
        .\csr_data_out_reg[30]_0 (writeback_n_217),
        .\csr_data_out_reg[31]_0 ({writeback_n_170,writeback_n_171,writeback_n_172,writeback_n_173,writeback_n_174,writeback_n_175,writeback_n_176,writeback_n_177,writeback_n_178,writeback_n_179,writeback_n_180,writeback_n_181,writeback_n_182,writeback_n_183,writeback_n_184,writeback_n_185,writeback_n_186,writeback_n_187,writeback_n_188,writeback_n_189,writeback_n_190,writeback_n_191,writeback_n_192,writeback_n_193,writeback_n_194,writeback_n_195,writeback_n_196,writeback_n_197,\csr_data_out_reg[3] ,writeback_n_199,writeback_n_200,writeback_n_201}),
        .\csr_data_out_reg[31]_1 (writeback_n_218),
        .\csr_data_out_reg[31]_2 ({writeback_n_224,writeback_n_225,writeback_n_226,writeback_n_227,writeback_n_228,writeback_n_229,writeback_n_230,writeback_n_231,writeback_n_232,writeback_n_233,writeback_n_234,writeback_n_235,writeback_n_236,writeback_n_237,writeback_n_238,writeback_n_239,writeback_n_240,writeback_n_241,writeback_n_242,writeback_n_243,writeback_n_244,writeback_n_245,writeback_n_246,writeback_n_247,writeback_n_248,writeback_n_249,writeback_n_250,writeback_n_251,writeback_n_252,writeback_n_253}),
        .\csr_data_out_reg[31]_3 (csr_data_out),
        .\csr_data_out_reg[3]_0 (writeback_n_204),
        .\csr_data_out_reg[4]_0 (writeback_n_205),
        .\csr_data_out_reg[7]_0 (writeback_n_206),
        .\csr_data_out_reg[8]_0 (writeback_n_207),
        .\csr_read_address_p_reg[0] (writeback_n_154),
        .\csr_read_address_p_reg[6] (writeback_n_153),
        .\csr_read_address_p_reg[8] (writeback_n_152),
        .\csr_read_address_p_reg[9] (writeback_n_151),
        .\csr_write_out_reg[1]_0 (wb_csr_write),
        .\csr_write_out_reg[1]_1 (mem_csr_write),
        .\dmem_data_out_p[31]_i_3_0 (rs2_addr),
        .\dmem_data_out_p_reg[4] (\dmem_data_out_p_reg[7]_0 [4:1]),
        .\dmem_data_out_p_reg[4]_0 (rs2_data[4:1]),
        .ex_dmem_data_out({ex_dmem_data_out[31:10],ex_dmem_data_out[7:5],ex_dmem_data_out[0]}),
        .\exception_context_out_reg[ie1] (\exception_context_out_reg[ie1] ),
        .\exception_context_out_reg[ie] (\exception_context_out_reg[ie] ),
        .\exception_ctx_out_reg[badaddr][31]_0 (\exception_ctx_out_reg[badaddr] ),
        .\exception_ctx_out_reg[badaddr][31]_1 (\exception_context_out_reg[badaddr] ),
        .\exception_ctx_out_reg[cause][5]_0 (\exception_ctx_out_reg[cause] ),
        .\exception_ctx_out_reg[cause][5]_1 (\exception_context_out_reg[cause] ),
        .\exception_ctx_out_reg[ie1]_0 (\exception_ctx_out_reg[ie1] ),
        .\exception_ctx_out_reg[ie]_0 (\exception_ctx_out_reg[ie] ),
        .exception_out_reg_0(writeback_n_3),
        .hazard_detected(hazard_detected),
        .i__carry__2_i_10({rs1_data[31:10],rs1_data[8:2],rs1_data[0]}),
        .i__carry_i_17__0_0(rs1_addr),
        .id_immediate(id_immediate[0]),
        .\input_inferred__2/i__carry (rs1_forwarded[1]),
        .mem_exception(mem_exception),
        .\mem_op_reg[2] (memory_n_72),
        .mem_rd_write(mem_rd_write),
        .\mtvec_out_reg[31] (p_5_in),
        .p_0_in(p_0_in),
        .p_1_out0_in(p_1_out0_in),
        .p_2_out(p_2_out),
        .\rd_addr_out_reg[4]_0 (wb_rd_address),
        .\rd_addr_out_reg[4]_1 (mem_rd_address),
        .\rd_data_out_reg[0]_0 (\rd_data_out_reg[0] ),
        .\rd_data_out_reg[31]_0 (wb_rd_data),
        .\rd_data_out_reg[31]_1 (p_0_out1_out),
        .\rd_data_out_reg[31]_2 (p_1_out2_out),
        .\rd_data_out_reg[31]_3 (mem_rd_data),
        .read_data_out1__0(read_data_out1__0),
        .\read_data_out[29]_i_12 ({csr_read_address_p[9:8],csr_read_address_p[6],csr_read_address_p[0]}),
        .reset(reset),
        .\rs1_addr_reg[4] (rs1_address_p),
        .\rs1_data_reg[15] ({writeback_n_70,writeback_n_71,writeback_n_72}),
        .\rs1_data_reg[15]_0 ({writeback_n_127,writeback_n_128,writeback_n_129}),
        .\rs1_data_reg[15]_1 ({writeback_n_141,writeback_n_142,writeback_n_143}),
        .\rs1_data_reg[23] ({writeback_n_36,writeback_n_37}),
        .\rs1_data_reg[23]_0 ({writeback_n_38,writeback_n_39}),
        .\rs1_data_reg[23]_1 ({writeback_n_66,writeback_n_67,writeback_n_68,writeback_n_69}),
        .\rs1_data_reg[23]_2 ({writeback_n_130,writeback_n_131,writeback_n_132,writeback_n_133}),
        .\rs1_data_reg[23]_3 ({writeback_n_144,writeback_n_145,writeback_n_146,writeback_n_147}),
        .\rs1_data_reg[29] (writeback_n_4),
        .\rs1_data_reg[29]_0 (writeback_n_35),
        .\rs1_data_reg[29]_1 ({writeback_n_63,writeback_n_64,writeback_n_65}),
        .\rs1_data_reg[29]_2 ({writeback_n_134,writeback_n_135,writeback_n_136}),
        .\rs1_data_reg[29]_3 ({writeback_n_148,writeback_n_149,writeback_n_150}),
        .\rs1_data_reg[30] (writeback_n_81),
        .\rs1_data_reg[4] ({writeback_n_77,writeback_n_78}),
        .\rs1_data_reg[4]_0 ({writeback_n_79,writeback_n_80}),
        .\rs1_data_reg[5] ({writeback_n_46,writeback_n_47}),
        .\rs1_data_reg[6] ({writeback_n_73,writeback_n_74,writeback_n_75,writeback_n_76}),
        .\rs1_data_reg[6]_0 ({writeback_n_121,writeback_n_122,writeback_n_123,writeback_n_124}),
        .\rs1_data_reg[6]_1 ({writeback_n_137,writeback_n_138,writeback_n_139,writeback_n_140}),
        .rs1_forwarded({rs1_forwarded[31:10],rs1_forwarded[8:2],rs1_forwarded[0]}),
        .rs1_forwarded1(rs1_forwarded1),
        .rs1_forwarded125_out(rs1_forwarded125_out),
        .\rs2_addr_reg[4] (rs2_address_p),
        .\rs2_addr_reg[4]_0 ({id_shamt,id_rs1_address}),
        .\rs2_address_p_reg[4] (rs2_address),
        .\rs2_data_reg[4] (ex_dmem_data_out[4:1]),
        .rs2_forwarded1(rs2_forwarded1),
        .rs2_forwarded123_out(rs2_forwarded123_out),
        .stall_ex(stall_ex),
        .system_clk(system_clk),
        .timer_interrupt(timer_interrupt),
        .timer_interrupt1__0(timer_interrupt1__0),
        .timer_interrupt_reg(writeback_n_254),
        .timer_interrupt_reg_0(csr_unit_n_5),
        .\wb_exception_context[ie1] (\wb_exception_context[ie1] ),
        .\wb_exception_context[ie] (\wb_exception_context[ie] ),
        .\wb_outputs_reg[dat][1] (\wb_outputs_reg[dat][1] ),
        .\wb_outputs_reg[dat][4] (dmem_data_out_p[4:1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_counter
   (\current_count_reg[0]_0 ,
    S,
    \current_count_reg[7]_0 ,
    \current_count_reg[11]_0 ,
    \current_count_reg[15]_0 ,
    \current_count_reg[19]_0 ,
    \current_count_reg[23]_0 ,
    \current_count_reg[27]_0 ,
    \current_count_reg[31]_0 ,
    data13,
    reset,
    system_clk);
  output \current_count_reg[0]_0 ;
  output [2:0]S;
  output [3:0]\current_count_reg[7]_0 ;
  output [3:0]\current_count_reg[11]_0 ;
  output [3:0]\current_count_reg[15]_0 ;
  output [3:0]\current_count_reg[19]_0 ;
  output [3:0]\current_count_reg[23]_0 ;
  output [3:0]\current_count_reg[27]_0 ;
  output [3:0]\current_count_reg[31]_0 ;
  output [31:0]data13;
  input reset;
  input system_clk;

  wire [2:0]S;
  wire \current_count[0]_i_2__0_n_0 ;
  wire \current_count_reg[0]_0 ;
  wire \current_count_reg[0]_i_1__0_n_0 ;
  wire \current_count_reg[0]_i_1__0_n_1 ;
  wire \current_count_reg[0]_i_1__0_n_2 ;
  wire \current_count_reg[0]_i_1__0_n_3 ;
  wire \current_count_reg[0]_i_1__0_n_4 ;
  wire \current_count_reg[0]_i_1__0_n_5 ;
  wire \current_count_reg[0]_i_1__0_n_6 ;
  wire \current_count_reg[0]_i_1__0_n_7 ;
  wire [3:0]\current_count_reg[11]_0 ;
  wire \current_count_reg[12]_i_1__0_n_0 ;
  wire \current_count_reg[12]_i_1__0_n_1 ;
  wire \current_count_reg[12]_i_1__0_n_2 ;
  wire \current_count_reg[12]_i_1__0_n_3 ;
  wire \current_count_reg[12]_i_1__0_n_4 ;
  wire \current_count_reg[12]_i_1__0_n_5 ;
  wire \current_count_reg[12]_i_1__0_n_6 ;
  wire \current_count_reg[12]_i_1__0_n_7 ;
  wire [3:0]\current_count_reg[15]_0 ;
  wire \current_count_reg[16]_i_1__0_n_0 ;
  wire \current_count_reg[16]_i_1__0_n_1 ;
  wire \current_count_reg[16]_i_1__0_n_2 ;
  wire \current_count_reg[16]_i_1__0_n_3 ;
  wire \current_count_reg[16]_i_1__0_n_4 ;
  wire \current_count_reg[16]_i_1__0_n_5 ;
  wire \current_count_reg[16]_i_1__0_n_6 ;
  wire \current_count_reg[16]_i_1__0_n_7 ;
  wire [3:0]\current_count_reg[19]_0 ;
  wire \current_count_reg[20]_i_1__0_n_0 ;
  wire \current_count_reg[20]_i_1__0_n_1 ;
  wire \current_count_reg[20]_i_1__0_n_2 ;
  wire \current_count_reg[20]_i_1__0_n_3 ;
  wire \current_count_reg[20]_i_1__0_n_4 ;
  wire \current_count_reg[20]_i_1__0_n_5 ;
  wire \current_count_reg[20]_i_1__0_n_6 ;
  wire \current_count_reg[20]_i_1__0_n_7 ;
  wire [3:0]\current_count_reg[23]_0 ;
  wire \current_count_reg[24]_i_1__0_n_0 ;
  wire \current_count_reg[24]_i_1__0_n_1 ;
  wire \current_count_reg[24]_i_1__0_n_2 ;
  wire \current_count_reg[24]_i_1__0_n_3 ;
  wire \current_count_reg[24]_i_1__0_n_4 ;
  wire \current_count_reg[24]_i_1__0_n_5 ;
  wire \current_count_reg[24]_i_1__0_n_6 ;
  wire \current_count_reg[24]_i_1__0_n_7 ;
  wire [3:0]\current_count_reg[27]_0 ;
  wire \current_count_reg[28]_i_1__0_n_0 ;
  wire \current_count_reg[28]_i_1__0_n_1 ;
  wire \current_count_reg[28]_i_1__0_n_2 ;
  wire \current_count_reg[28]_i_1__0_n_3 ;
  wire \current_count_reg[28]_i_1__0_n_4 ;
  wire \current_count_reg[28]_i_1__0_n_5 ;
  wire \current_count_reg[28]_i_1__0_n_6 ;
  wire \current_count_reg[28]_i_1__0_n_7 ;
  wire [3:0]\current_count_reg[31]_0 ;
  wire \current_count_reg[32]_i_1__0_n_0 ;
  wire \current_count_reg[32]_i_1__0_n_1 ;
  wire \current_count_reg[32]_i_1__0_n_2 ;
  wire \current_count_reg[32]_i_1__0_n_3 ;
  wire \current_count_reg[32]_i_1__0_n_4 ;
  wire \current_count_reg[32]_i_1__0_n_5 ;
  wire \current_count_reg[32]_i_1__0_n_6 ;
  wire \current_count_reg[32]_i_1__0_n_7 ;
  wire \current_count_reg[36]_i_1__0_n_0 ;
  wire \current_count_reg[36]_i_1__0_n_1 ;
  wire \current_count_reg[36]_i_1__0_n_2 ;
  wire \current_count_reg[36]_i_1__0_n_3 ;
  wire \current_count_reg[36]_i_1__0_n_4 ;
  wire \current_count_reg[36]_i_1__0_n_5 ;
  wire \current_count_reg[36]_i_1__0_n_6 ;
  wire \current_count_reg[36]_i_1__0_n_7 ;
  wire \current_count_reg[40]_i_1__0_n_0 ;
  wire \current_count_reg[40]_i_1__0_n_1 ;
  wire \current_count_reg[40]_i_1__0_n_2 ;
  wire \current_count_reg[40]_i_1__0_n_3 ;
  wire \current_count_reg[40]_i_1__0_n_4 ;
  wire \current_count_reg[40]_i_1__0_n_5 ;
  wire \current_count_reg[40]_i_1__0_n_6 ;
  wire \current_count_reg[40]_i_1__0_n_7 ;
  wire \current_count_reg[44]_i_1__0_n_0 ;
  wire \current_count_reg[44]_i_1__0_n_1 ;
  wire \current_count_reg[44]_i_1__0_n_2 ;
  wire \current_count_reg[44]_i_1__0_n_3 ;
  wire \current_count_reg[44]_i_1__0_n_4 ;
  wire \current_count_reg[44]_i_1__0_n_5 ;
  wire \current_count_reg[44]_i_1__0_n_6 ;
  wire \current_count_reg[44]_i_1__0_n_7 ;
  wire \current_count_reg[48]_i_1__0_n_0 ;
  wire \current_count_reg[48]_i_1__0_n_1 ;
  wire \current_count_reg[48]_i_1__0_n_2 ;
  wire \current_count_reg[48]_i_1__0_n_3 ;
  wire \current_count_reg[48]_i_1__0_n_4 ;
  wire \current_count_reg[48]_i_1__0_n_5 ;
  wire \current_count_reg[48]_i_1__0_n_6 ;
  wire \current_count_reg[48]_i_1__0_n_7 ;
  wire \current_count_reg[4]_i_1__0_n_0 ;
  wire \current_count_reg[4]_i_1__0_n_1 ;
  wire \current_count_reg[4]_i_1__0_n_2 ;
  wire \current_count_reg[4]_i_1__0_n_3 ;
  wire \current_count_reg[4]_i_1__0_n_4 ;
  wire \current_count_reg[4]_i_1__0_n_5 ;
  wire \current_count_reg[4]_i_1__0_n_6 ;
  wire \current_count_reg[4]_i_1__0_n_7 ;
  wire \current_count_reg[52]_i_1__0_n_0 ;
  wire \current_count_reg[52]_i_1__0_n_1 ;
  wire \current_count_reg[52]_i_1__0_n_2 ;
  wire \current_count_reg[52]_i_1__0_n_3 ;
  wire \current_count_reg[52]_i_1__0_n_4 ;
  wire \current_count_reg[52]_i_1__0_n_5 ;
  wire \current_count_reg[52]_i_1__0_n_6 ;
  wire \current_count_reg[52]_i_1__0_n_7 ;
  wire \current_count_reg[56]_i_1__0_n_0 ;
  wire \current_count_reg[56]_i_1__0_n_1 ;
  wire \current_count_reg[56]_i_1__0_n_2 ;
  wire \current_count_reg[56]_i_1__0_n_3 ;
  wire \current_count_reg[56]_i_1__0_n_4 ;
  wire \current_count_reg[56]_i_1__0_n_5 ;
  wire \current_count_reg[56]_i_1__0_n_6 ;
  wire \current_count_reg[56]_i_1__0_n_7 ;
  wire \current_count_reg[60]_i_1__0_n_1 ;
  wire \current_count_reg[60]_i_1__0_n_2 ;
  wire \current_count_reg[60]_i_1__0_n_3 ;
  wire \current_count_reg[60]_i_1__0_n_4 ;
  wire \current_count_reg[60]_i_1__0_n_5 ;
  wire \current_count_reg[60]_i_1__0_n_6 ;
  wire \current_count_reg[60]_i_1__0_n_7 ;
  wire [3:0]\current_count_reg[7]_0 ;
  wire \current_count_reg[8]_i_1__0_n_0 ;
  wire \current_count_reg[8]_i_1__0_n_1 ;
  wire \current_count_reg[8]_i_1__0_n_2 ;
  wire \current_count_reg[8]_i_1__0_n_3 ;
  wire \current_count_reg[8]_i_1__0_n_4 ;
  wire \current_count_reg[8]_i_1__0_n_5 ;
  wire \current_count_reg[8]_i_1__0_n_6 ;
  wire \current_count_reg[8]_i_1__0_n_7 ;
  wire [31:0]data13;
  wire reset;
  wire system_clk;
  wire [3:3]\NLW_current_count_reg[60]_i_1__0_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \current_count[0]_i_2__0 
       (.I0(\current_count_reg[0]_0 ),
        .O(\current_count[0]_i_2__0_n_0 ));
  FDRE \current_count_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1__0_n_7 ),
        .Q(\current_count_reg[0]_0 ),
        .R(reset));
  CARRY4 \current_count_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\current_count_reg[0]_i_1__0_n_0 ,\current_count_reg[0]_i_1__0_n_1 ,\current_count_reg[0]_i_1__0_n_2 ,\current_count_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_count_reg[0]_i_1__0_n_4 ,\current_count_reg[0]_i_1__0_n_5 ,\current_count_reg[0]_i_1__0_n_6 ,\current_count_reg[0]_i_1__0_n_7 }),
        .S({S,\current_count[0]_i_2__0_n_0 }));
  FDRE \current_count_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1__0_n_5 ),
        .Q(\current_count_reg[11]_0 [2]),
        .R(reset));
  FDRE \current_count_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1__0_n_4 ),
        .Q(\current_count_reg[11]_0 [3]),
        .R(reset));
  FDRE \current_count_reg[12] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1__0_n_7 ),
        .Q(\current_count_reg[15]_0 [0]),
        .R(reset));
  CARRY4 \current_count_reg[12]_i_1__0 
       (.CI(\current_count_reg[8]_i_1__0_n_0 ),
        .CO({\current_count_reg[12]_i_1__0_n_0 ,\current_count_reg[12]_i_1__0_n_1 ,\current_count_reg[12]_i_1__0_n_2 ,\current_count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[12]_i_1__0_n_4 ,\current_count_reg[12]_i_1__0_n_5 ,\current_count_reg[12]_i_1__0_n_6 ,\current_count_reg[12]_i_1__0_n_7 }),
        .S(\current_count_reg[15]_0 ));
  FDRE \current_count_reg[13] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1__0_n_6 ),
        .Q(\current_count_reg[15]_0 [1]),
        .R(reset));
  FDRE \current_count_reg[14] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1__0_n_5 ),
        .Q(\current_count_reg[15]_0 [2]),
        .R(reset));
  FDRE \current_count_reg[15] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1__0_n_4 ),
        .Q(\current_count_reg[15]_0 [3]),
        .R(reset));
  FDRE \current_count_reg[16] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1__0_n_7 ),
        .Q(\current_count_reg[19]_0 [0]),
        .R(reset));
  CARRY4 \current_count_reg[16]_i_1__0 
       (.CI(\current_count_reg[12]_i_1__0_n_0 ),
        .CO({\current_count_reg[16]_i_1__0_n_0 ,\current_count_reg[16]_i_1__0_n_1 ,\current_count_reg[16]_i_1__0_n_2 ,\current_count_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[16]_i_1__0_n_4 ,\current_count_reg[16]_i_1__0_n_5 ,\current_count_reg[16]_i_1__0_n_6 ,\current_count_reg[16]_i_1__0_n_7 }),
        .S(\current_count_reg[19]_0 ));
  FDRE \current_count_reg[17] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1__0_n_6 ),
        .Q(\current_count_reg[19]_0 [1]),
        .R(reset));
  FDRE \current_count_reg[18] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1__0_n_5 ),
        .Q(\current_count_reg[19]_0 [2]),
        .R(reset));
  FDRE \current_count_reg[19] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1__0_n_4 ),
        .Q(\current_count_reg[19]_0 [3]),
        .R(reset));
  FDRE \current_count_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1__0_n_6 ),
        .Q(S[0]),
        .R(reset));
  FDRE \current_count_reg[20] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1__0_n_7 ),
        .Q(\current_count_reg[23]_0 [0]),
        .R(reset));
  CARRY4 \current_count_reg[20]_i_1__0 
       (.CI(\current_count_reg[16]_i_1__0_n_0 ),
        .CO({\current_count_reg[20]_i_1__0_n_0 ,\current_count_reg[20]_i_1__0_n_1 ,\current_count_reg[20]_i_1__0_n_2 ,\current_count_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[20]_i_1__0_n_4 ,\current_count_reg[20]_i_1__0_n_5 ,\current_count_reg[20]_i_1__0_n_6 ,\current_count_reg[20]_i_1__0_n_7 }),
        .S(\current_count_reg[23]_0 ));
  FDRE \current_count_reg[21] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1__0_n_6 ),
        .Q(\current_count_reg[23]_0 [1]),
        .R(reset));
  FDRE \current_count_reg[22] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1__0_n_5 ),
        .Q(\current_count_reg[23]_0 [2]),
        .R(reset));
  FDRE \current_count_reg[23] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1__0_n_4 ),
        .Q(\current_count_reg[23]_0 [3]),
        .R(reset));
  FDRE \current_count_reg[24] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1__0_n_7 ),
        .Q(\current_count_reg[27]_0 [0]),
        .R(reset));
  CARRY4 \current_count_reg[24]_i_1__0 
       (.CI(\current_count_reg[20]_i_1__0_n_0 ),
        .CO({\current_count_reg[24]_i_1__0_n_0 ,\current_count_reg[24]_i_1__0_n_1 ,\current_count_reg[24]_i_1__0_n_2 ,\current_count_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[24]_i_1__0_n_4 ,\current_count_reg[24]_i_1__0_n_5 ,\current_count_reg[24]_i_1__0_n_6 ,\current_count_reg[24]_i_1__0_n_7 }),
        .S(\current_count_reg[27]_0 ));
  FDRE \current_count_reg[25] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1__0_n_6 ),
        .Q(\current_count_reg[27]_0 [1]),
        .R(reset));
  FDRE \current_count_reg[26] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1__0_n_5 ),
        .Q(\current_count_reg[27]_0 [2]),
        .R(reset));
  FDRE \current_count_reg[27] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1__0_n_4 ),
        .Q(\current_count_reg[27]_0 [3]),
        .R(reset));
  FDRE \current_count_reg[28] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1__0_n_7 ),
        .Q(\current_count_reg[31]_0 [0]),
        .R(reset));
  CARRY4 \current_count_reg[28]_i_1__0 
       (.CI(\current_count_reg[24]_i_1__0_n_0 ),
        .CO({\current_count_reg[28]_i_1__0_n_0 ,\current_count_reg[28]_i_1__0_n_1 ,\current_count_reg[28]_i_1__0_n_2 ,\current_count_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[28]_i_1__0_n_4 ,\current_count_reg[28]_i_1__0_n_5 ,\current_count_reg[28]_i_1__0_n_6 ,\current_count_reg[28]_i_1__0_n_7 }),
        .S(\current_count_reg[31]_0 ));
  FDRE \current_count_reg[29] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1__0_n_6 ),
        .Q(\current_count_reg[31]_0 [1]),
        .R(reset));
  FDRE \current_count_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1__0_n_5 ),
        .Q(S[1]),
        .R(reset));
  FDRE \current_count_reg[30] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1__0_n_5 ),
        .Q(\current_count_reg[31]_0 [2]),
        .R(reset));
  FDRE \current_count_reg[31] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1__0_n_4 ),
        .Q(\current_count_reg[31]_0 [3]),
        .R(reset));
  FDRE \current_count_reg[32] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1__0_n_7 ),
        .Q(data13[0]),
        .R(reset));
  CARRY4 \current_count_reg[32]_i_1__0 
       (.CI(\current_count_reg[28]_i_1__0_n_0 ),
        .CO({\current_count_reg[32]_i_1__0_n_0 ,\current_count_reg[32]_i_1__0_n_1 ,\current_count_reg[32]_i_1__0_n_2 ,\current_count_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[32]_i_1__0_n_4 ,\current_count_reg[32]_i_1__0_n_5 ,\current_count_reg[32]_i_1__0_n_6 ,\current_count_reg[32]_i_1__0_n_7 }),
        .S(data13[3:0]));
  FDRE \current_count_reg[33] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1__0_n_6 ),
        .Q(data13[1]),
        .R(reset));
  FDRE \current_count_reg[34] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1__0_n_5 ),
        .Q(data13[2]),
        .R(reset));
  FDRE \current_count_reg[35] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1__0_n_4 ),
        .Q(data13[3]),
        .R(reset));
  FDRE \current_count_reg[36] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1__0_n_7 ),
        .Q(data13[4]),
        .R(reset));
  CARRY4 \current_count_reg[36]_i_1__0 
       (.CI(\current_count_reg[32]_i_1__0_n_0 ),
        .CO({\current_count_reg[36]_i_1__0_n_0 ,\current_count_reg[36]_i_1__0_n_1 ,\current_count_reg[36]_i_1__0_n_2 ,\current_count_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[36]_i_1__0_n_4 ,\current_count_reg[36]_i_1__0_n_5 ,\current_count_reg[36]_i_1__0_n_6 ,\current_count_reg[36]_i_1__0_n_7 }),
        .S(data13[7:4]));
  FDRE \current_count_reg[37] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1__0_n_6 ),
        .Q(data13[5]),
        .R(reset));
  FDRE \current_count_reg[38] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1__0_n_5 ),
        .Q(data13[6]),
        .R(reset));
  FDRE \current_count_reg[39] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1__0_n_4 ),
        .Q(data13[7]),
        .R(reset));
  FDRE \current_count_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1__0_n_4 ),
        .Q(S[2]),
        .R(reset));
  FDRE \current_count_reg[40] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1__0_n_7 ),
        .Q(data13[8]),
        .R(reset));
  CARRY4 \current_count_reg[40]_i_1__0 
       (.CI(\current_count_reg[36]_i_1__0_n_0 ),
        .CO({\current_count_reg[40]_i_1__0_n_0 ,\current_count_reg[40]_i_1__0_n_1 ,\current_count_reg[40]_i_1__0_n_2 ,\current_count_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[40]_i_1__0_n_4 ,\current_count_reg[40]_i_1__0_n_5 ,\current_count_reg[40]_i_1__0_n_6 ,\current_count_reg[40]_i_1__0_n_7 }),
        .S(data13[11:8]));
  FDRE \current_count_reg[41] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1__0_n_6 ),
        .Q(data13[9]),
        .R(reset));
  FDRE \current_count_reg[42] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1__0_n_5 ),
        .Q(data13[10]),
        .R(reset));
  FDRE \current_count_reg[43] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1__0_n_4 ),
        .Q(data13[11]),
        .R(reset));
  FDRE \current_count_reg[44] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1__0_n_7 ),
        .Q(data13[12]),
        .R(reset));
  CARRY4 \current_count_reg[44]_i_1__0 
       (.CI(\current_count_reg[40]_i_1__0_n_0 ),
        .CO({\current_count_reg[44]_i_1__0_n_0 ,\current_count_reg[44]_i_1__0_n_1 ,\current_count_reg[44]_i_1__0_n_2 ,\current_count_reg[44]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[44]_i_1__0_n_4 ,\current_count_reg[44]_i_1__0_n_5 ,\current_count_reg[44]_i_1__0_n_6 ,\current_count_reg[44]_i_1__0_n_7 }),
        .S(data13[15:12]));
  FDRE \current_count_reg[45] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1__0_n_6 ),
        .Q(data13[13]),
        .R(reset));
  FDRE \current_count_reg[46] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1__0_n_5 ),
        .Q(data13[14]),
        .R(reset));
  FDRE \current_count_reg[47] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1__0_n_4 ),
        .Q(data13[15]),
        .R(reset));
  FDRE \current_count_reg[48] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1__0_n_7 ),
        .Q(data13[16]),
        .R(reset));
  CARRY4 \current_count_reg[48]_i_1__0 
       (.CI(\current_count_reg[44]_i_1__0_n_0 ),
        .CO({\current_count_reg[48]_i_1__0_n_0 ,\current_count_reg[48]_i_1__0_n_1 ,\current_count_reg[48]_i_1__0_n_2 ,\current_count_reg[48]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[48]_i_1__0_n_4 ,\current_count_reg[48]_i_1__0_n_5 ,\current_count_reg[48]_i_1__0_n_6 ,\current_count_reg[48]_i_1__0_n_7 }),
        .S(data13[19:16]));
  FDRE \current_count_reg[49] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1__0_n_6 ),
        .Q(data13[17]),
        .R(reset));
  FDRE \current_count_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1__0_n_7 ),
        .Q(\current_count_reg[7]_0 [0]),
        .R(reset));
  CARRY4 \current_count_reg[4]_i_1__0 
       (.CI(\current_count_reg[0]_i_1__0_n_0 ),
        .CO({\current_count_reg[4]_i_1__0_n_0 ,\current_count_reg[4]_i_1__0_n_1 ,\current_count_reg[4]_i_1__0_n_2 ,\current_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[4]_i_1__0_n_4 ,\current_count_reg[4]_i_1__0_n_5 ,\current_count_reg[4]_i_1__0_n_6 ,\current_count_reg[4]_i_1__0_n_7 }),
        .S(\current_count_reg[7]_0 ));
  FDRE \current_count_reg[50] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1__0_n_5 ),
        .Q(data13[18]),
        .R(reset));
  FDRE \current_count_reg[51] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1__0_n_4 ),
        .Q(data13[19]),
        .R(reset));
  FDRE \current_count_reg[52] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1__0_n_7 ),
        .Q(data13[20]),
        .R(reset));
  CARRY4 \current_count_reg[52]_i_1__0 
       (.CI(\current_count_reg[48]_i_1__0_n_0 ),
        .CO({\current_count_reg[52]_i_1__0_n_0 ,\current_count_reg[52]_i_1__0_n_1 ,\current_count_reg[52]_i_1__0_n_2 ,\current_count_reg[52]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[52]_i_1__0_n_4 ,\current_count_reg[52]_i_1__0_n_5 ,\current_count_reg[52]_i_1__0_n_6 ,\current_count_reg[52]_i_1__0_n_7 }),
        .S(data13[23:20]));
  FDRE \current_count_reg[53] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1__0_n_6 ),
        .Q(data13[21]),
        .R(reset));
  FDRE \current_count_reg[54] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1__0_n_5 ),
        .Q(data13[22]),
        .R(reset));
  FDRE \current_count_reg[55] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1__0_n_4 ),
        .Q(data13[23]),
        .R(reset));
  FDRE \current_count_reg[56] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1__0_n_7 ),
        .Q(data13[24]),
        .R(reset));
  CARRY4 \current_count_reg[56]_i_1__0 
       (.CI(\current_count_reg[52]_i_1__0_n_0 ),
        .CO({\current_count_reg[56]_i_1__0_n_0 ,\current_count_reg[56]_i_1__0_n_1 ,\current_count_reg[56]_i_1__0_n_2 ,\current_count_reg[56]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[56]_i_1__0_n_4 ,\current_count_reg[56]_i_1__0_n_5 ,\current_count_reg[56]_i_1__0_n_6 ,\current_count_reg[56]_i_1__0_n_7 }),
        .S(data13[27:24]));
  FDRE \current_count_reg[57] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1__0_n_6 ),
        .Q(data13[25]),
        .R(reset));
  FDRE \current_count_reg[58] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1__0_n_5 ),
        .Q(data13[26]),
        .R(reset));
  FDRE \current_count_reg[59] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1__0_n_4 ),
        .Q(data13[27]),
        .R(reset));
  FDRE \current_count_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1__0_n_6 ),
        .Q(\current_count_reg[7]_0 [1]),
        .R(reset));
  FDRE \current_count_reg[60] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1__0_n_7 ),
        .Q(data13[28]),
        .R(reset));
  CARRY4 \current_count_reg[60]_i_1__0 
       (.CI(\current_count_reg[56]_i_1__0_n_0 ),
        .CO({\NLW_current_count_reg[60]_i_1__0_CO_UNCONNECTED [3],\current_count_reg[60]_i_1__0_n_1 ,\current_count_reg[60]_i_1__0_n_2 ,\current_count_reg[60]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[60]_i_1__0_n_4 ,\current_count_reg[60]_i_1__0_n_5 ,\current_count_reg[60]_i_1__0_n_6 ,\current_count_reg[60]_i_1__0_n_7 }),
        .S(data13[31:28]));
  FDRE \current_count_reg[61] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1__0_n_6 ),
        .Q(data13[29]),
        .R(reset));
  FDRE \current_count_reg[62] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1__0_n_5 ),
        .Q(data13[30]),
        .R(reset));
  FDRE \current_count_reg[63] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1__0_n_4 ),
        .Q(data13[31]),
        .R(reset));
  FDRE \current_count_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1__0_n_5 ),
        .Q(\current_count_reg[7]_0 [2]),
        .R(reset));
  FDRE \current_count_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1__0_n_4 ),
        .Q(\current_count_reg[7]_0 [3]),
        .R(reset));
  FDRE \current_count_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1__0_n_7 ),
        .Q(\current_count_reg[11]_0 [0]),
        .R(reset));
  CARRY4 \current_count_reg[8]_i_1__0 
       (.CI(\current_count_reg[4]_i_1__0_n_0 ),
        .CO({\current_count_reg[8]_i_1__0_n_0 ,\current_count_reg[8]_i_1__0_n_1 ,\current_count_reg[8]_i_1__0_n_2 ,\current_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[8]_i_1__0_n_4 ,\current_count_reg[8]_i_1__0_n_5 ,\current_count_reg[8]_i_1__0_n_6 ,\current_count_reg[8]_i_1__0_n_7 }),
        .S(\current_count_reg[11]_0 ));
  FDRE \current_count_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1__0_n_6 ),
        .Q(\current_count_reg[11]_0 [1]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "pp_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_counter_5
   (\current_count_reg[0]_0 ,
    \current_count_reg[1]_0 ,
    \current_count_reg[2]_0 ,
    \current_count_reg[3]_0 ,
    \current_count_reg[4]_0 ,
    \current_count_reg[5]_0 ,
    \current_count_reg[6]_0 ,
    \current_count_reg[7]_0 ,
    \current_count_reg[8]_0 ,
    \current_count_reg[9]_0 ,
    \current_count_reg[10]_0 ,
    \current_count_reg[11]_0 ,
    \current_count_reg[12]_0 ,
    \current_count_reg[13]_0 ,
    \current_count_reg[14]_0 ,
    \current_count_reg[15]_0 ,
    \current_count_reg[16]_0 ,
    \current_count_reg[17]_0 ,
    \current_count_reg[18]_0 ,
    \current_count_reg[19]_0 ,
    \current_count_reg[20]_0 ,
    \current_count_reg[21]_0 ,
    \current_count_reg[22]_0 ,
    \current_count_reg[23]_0 ,
    \current_count_reg[24]_0 ,
    \current_count_reg[25]_0 ,
    \current_count_reg[26]_0 ,
    \current_count_reg[27]_0 ,
    \current_count_reg[28]_0 ,
    \current_count_reg[29]_0 ,
    \current_count_reg[30]_0 ,
    \current_count_reg[31]_0 ,
    reset,
    \current_count_reg[63]_0 ,
    system_clk,
    \read_data_out_reg[0] ,
    \read_data_out_reg[30] ,
    \read_data_out_reg[30]_0 ,
    data13,
    S,
    \read_data_out[7]_i_6 ,
    \read_data_out[11]_i_4 ,
    \read_data_out[15]_i_4 ,
    \read_data_out_reg[19] ,
    \read_data_out[23]_i_4 ,
    \read_data_out[27]_i_4 ,
    \read_data_out[31]_i_3 );
  output \current_count_reg[0]_0 ;
  output \current_count_reg[1]_0 ;
  output \current_count_reg[2]_0 ;
  output \current_count_reg[3]_0 ;
  output \current_count_reg[4]_0 ;
  output \current_count_reg[5]_0 ;
  output \current_count_reg[6]_0 ;
  output \current_count_reg[7]_0 ;
  output \current_count_reg[8]_0 ;
  output \current_count_reg[9]_0 ;
  output \current_count_reg[10]_0 ;
  output \current_count_reg[11]_0 ;
  output \current_count_reg[12]_0 ;
  output \current_count_reg[13]_0 ;
  output \current_count_reg[14]_0 ;
  output \current_count_reg[15]_0 ;
  output \current_count_reg[16]_0 ;
  output \current_count_reg[17]_0 ;
  output \current_count_reg[18]_0 ;
  output \current_count_reg[19]_0 ;
  output \current_count_reg[20]_0 ;
  output \current_count_reg[21]_0 ;
  output \current_count_reg[22]_0 ;
  output \current_count_reg[23]_0 ;
  output \current_count_reg[24]_0 ;
  output \current_count_reg[25]_0 ;
  output \current_count_reg[26]_0 ;
  output \current_count_reg[27]_0 ;
  output \current_count_reg[28]_0 ;
  output \current_count_reg[29]_0 ;
  output \current_count_reg[30]_0 ;
  output \current_count_reg[31]_0 ;
  input reset;
  input \current_count_reg[63]_0 ;
  input system_clk;
  input \read_data_out_reg[0] ;
  input \read_data_out_reg[30] ;
  input \read_data_out_reg[30]_0 ;
  input [31:0]data13;
  input [2:0]S;
  input [3:0]\read_data_out[7]_i_6 ;
  input [3:0]\read_data_out[11]_i_4 ;
  input [3:0]\read_data_out[15]_i_4 ;
  input [3:0]\read_data_out_reg[19] ;
  input [3:0]\read_data_out[23]_i_4 ;
  input [3:0]\read_data_out[27]_i_4 ;
  input [3:0]\read_data_out[31]_i_3 ;

  wire [2:0]S;
  wire \current_count[0]_i_2__1_n_0 ;
  wire \current_count_reg[0]_0 ;
  wire \current_count_reg[0]_i_1__1_n_0 ;
  wire \current_count_reg[0]_i_1__1_n_1 ;
  wire \current_count_reg[0]_i_1__1_n_2 ;
  wire \current_count_reg[0]_i_1__1_n_3 ;
  wire \current_count_reg[0]_i_1__1_n_4 ;
  wire \current_count_reg[0]_i_1__1_n_5 ;
  wire \current_count_reg[0]_i_1__1_n_6 ;
  wire \current_count_reg[0]_i_1__1_n_7 ;
  wire \current_count_reg[10]_0 ;
  wire \current_count_reg[11]_0 ;
  wire \current_count_reg[12]_0 ;
  wire \current_count_reg[12]_i_1__1_n_0 ;
  wire \current_count_reg[12]_i_1__1_n_1 ;
  wire \current_count_reg[12]_i_1__1_n_2 ;
  wire \current_count_reg[12]_i_1__1_n_3 ;
  wire \current_count_reg[12]_i_1__1_n_4 ;
  wire \current_count_reg[12]_i_1__1_n_5 ;
  wire \current_count_reg[12]_i_1__1_n_6 ;
  wire \current_count_reg[12]_i_1__1_n_7 ;
  wire \current_count_reg[13]_0 ;
  wire \current_count_reg[14]_0 ;
  wire \current_count_reg[15]_0 ;
  wire \current_count_reg[16]_0 ;
  wire \current_count_reg[16]_i_1__1_n_0 ;
  wire \current_count_reg[16]_i_1__1_n_1 ;
  wire \current_count_reg[16]_i_1__1_n_2 ;
  wire \current_count_reg[16]_i_1__1_n_3 ;
  wire \current_count_reg[16]_i_1__1_n_4 ;
  wire \current_count_reg[16]_i_1__1_n_5 ;
  wire \current_count_reg[16]_i_1__1_n_6 ;
  wire \current_count_reg[16]_i_1__1_n_7 ;
  wire \current_count_reg[17]_0 ;
  wire \current_count_reg[18]_0 ;
  wire \current_count_reg[19]_0 ;
  wire \current_count_reg[1]_0 ;
  wire \current_count_reg[20]_0 ;
  wire \current_count_reg[20]_i_1__1_n_0 ;
  wire \current_count_reg[20]_i_1__1_n_1 ;
  wire \current_count_reg[20]_i_1__1_n_2 ;
  wire \current_count_reg[20]_i_1__1_n_3 ;
  wire \current_count_reg[20]_i_1__1_n_4 ;
  wire \current_count_reg[20]_i_1__1_n_5 ;
  wire \current_count_reg[20]_i_1__1_n_6 ;
  wire \current_count_reg[20]_i_1__1_n_7 ;
  wire \current_count_reg[21]_0 ;
  wire \current_count_reg[22]_0 ;
  wire \current_count_reg[23]_0 ;
  wire \current_count_reg[24]_0 ;
  wire \current_count_reg[24]_i_1__1_n_0 ;
  wire \current_count_reg[24]_i_1__1_n_1 ;
  wire \current_count_reg[24]_i_1__1_n_2 ;
  wire \current_count_reg[24]_i_1__1_n_3 ;
  wire \current_count_reg[24]_i_1__1_n_4 ;
  wire \current_count_reg[24]_i_1__1_n_5 ;
  wire \current_count_reg[24]_i_1__1_n_6 ;
  wire \current_count_reg[24]_i_1__1_n_7 ;
  wire \current_count_reg[25]_0 ;
  wire \current_count_reg[26]_0 ;
  wire \current_count_reg[27]_0 ;
  wire \current_count_reg[28]_0 ;
  wire \current_count_reg[28]_i_1__1_n_0 ;
  wire \current_count_reg[28]_i_1__1_n_1 ;
  wire \current_count_reg[28]_i_1__1_n_2 ;
  wire \current_count_reg[28]_i_1__1_n_3 ;
  wire \current_count_reg[28]_i_1__1_n_4 ;
  wire \current_count_reg[28]_i_1__1_n_5 ;
  wire \current_count_reg[28]_i_1__1_n_6 ;
  wire \current_count_reg[28]_i_1__1_n_7 ;
  wire \current_count_reg[29]_0 ;
  wire \current_count_reg[2]_0 ;
  wire \current_count_reg[30]_0 ;
  wire \current_count_reg[31]_0 ;
  wire \current_count_reg[32]_i_1__1_n_0 ;
  wire \current_count_reg[32]_i_1__1_n_1 ;
  wire \current_count_reg[32]_i_1__1_n_2 ;
  wire \current_count_reg[32]_i_1__1_n_3 ;
  wire \current_count_reg[32]_i_1__1_n_4 ;
  wire \current_count_reg[32]_i_1__1_n_5 ;
  wire \current_count_reg[32]_i_1__1_n_6 ;
  wire \current_count_reg[32]_i_1__1_n_7 ;
  wire \current_count_reg[36]_i_1__1_n_0 ;
  wire \current_count_reg[36]_i_1__1_n_1 ;
  wire \current_count_reg[36]_i_1__1_n_2 ;
  wire \current_count_reg[36]_i_1__1_n_3 ;
  wire \current_count_reg[36]_i_1__1_n_4 ;
  wire \current_count_reg[36]_i_1__1_n_5 ;
  wire \current_count_reg[36]_i_1__1_n_6 ;
  wire \current_count_reg[36]_i_1__1_n_7 ;
  wire \current_count_reg[3]_0 ;
  wire \current_count_reg[40]_i_1__1_n_0 ;
  wire \current_count_reg[40]_i_1__1_n_1 ;
  wire \current_count_reg[40]_i_1__1_n_2 ;
  wire \current_count_reg[40]_i_1__1_n_3 ;
  wire \current_count_reg[40]_i_1__1_n_4 ;
  wire \current_count_reg[40]_i_1__1_n_5 ;
  wire \current_count_reg[40]_i_1__1_n_6 ;
  wire \current_count_reg[40]_i_1__1_n_7 ;
  wire \current_count_reg[44]_i_1__1_n_0 ;
  wire \current_count_reg[44]_i_1__1_n_1 ;
  wire \current_count_reg[44]_i_1__1_n_2 ;
  wire \current_count_reg[44]_i_1__1_n_3 ;
  wire \current_count_reg[44]_i_1__1_n_4 ;
  wire \current_count_reg[44]_i_1__1_n_5 ;
  wire \current_count_reg[44]_i_1__1_n_6 ;
  wire \current_count_reg[44]_i_1__1_n_7 ;
  wire \current_count_reg[48]_i_1__1_n_0 ;
  wire \current_count_reg[48]_i_1__1_n_1 ;
  wire \current_count_reg[48]_i_1__1_n_2 ;
  wire \current_count_reg[48]_i_1__1_n_3 ;
  wire \current_count_reg[48]_i_1__1_n_4 ;
  wire \current_count_reg[48]_i_1__1_n_5 ;
  wire \current_count_reg[48]_i_1__1_n_6 ;
  wire \current_count_reg[48]_i_1__1_n_7 ;
  wire \current_count_reg[4]_0 ;
  wire \current_count_reg[4]_i_1__1_n_0 ;
  wire \current_count_reg[4]_i_1__1_n_1 ;
  wire \current_count_reg[4]_i_1__1_n_2 ;
  wire \current_count_reg[4]_i_1__1_n_3 ;
  wire \current_count_reg[4]_i_1__1_n_4 ;
  wire \current_count_reg[4]_i_1__1_n_5 ;
  wire \current_count_reg[4]_i_1__1_n_6 ;
  wire \current_count_reg[4]_i_1__1_n_7 ;
  wire \current_count_reg[52]_i_1__1_n_0 ;
  wire \current_count_reg[52]_i_1__1_n_1 ;
  wire \current_count_reg[52]_i_1__1_n_2 ;
  wire \current_count_reg[52]_i_1__1_n_3 ;
  wire \current_count_reg[52]_i_1__1_n_4 ;
  wire \current_count_reg[52]_i_1__1_n_5 ;
  wire \current_count_reg[52]_i_1__1_n_6 ;
  wire \current_count_reg[52]_i_1__1_n_7 ;
  wire \current_count_reg[56]_i_1__1_n_0 ;
  wire \current_count_reg[56]_i_1__1_n_1 ;
  wire \current_count_reg[56]_i_1__1_n_2 ;
  wire \current_count_reg[56]_i_1__1_n_3 ;
  wire \current_count_reg[56]_i_1__1_n_4 ;
  wire \current_count_reg[56]_i_1__1_n_5 ;
  wire \current_count_reg[56]_i_1__1_n_6 ;
  wire \current_count_reg[56]_i_1__1_n_7 ;
  wire \current_count_reg[5]_0 ;
  wire \current_count_reg[60]_i_1__1_n_1 ;
  wire \current_count_reg[60]_i_1__1_n_2 ;
  wire \current_count_reg[60]_i_1__1_n_3 ;
  wire \current_count_reg[60]_i_1__1_n_4 ;
  wire \current_count_reg[60]_i_1__1_n_5 ;
  wire \current_count_reg[60]_i_1__1_n_6 ;
  wire \current_count_reg[60]_i_1__1_n_7 ;
  wire \current_count_reg[63]_0 ;
  wire \current_count_reg[6]_0 ;
  wire \current_count_reg[7]_0 ;
  wire \current_count_reg[8]_0 ;
  wire \current_count_reg[8]_i_1__1_n_0 ;
  wire \current_count_reg[8]_i_1__1_n_1 ;
  wire \current_count_reg[8]_i_1__1_n_2 ;
  wire \current_count_reg[8]_i_1__1_n_3 ;
  wire \current_count_reg[8]_i_1__1_n_4 ;
  wire \current_count_reg[8]_i_1__1_n_5 ;
  wire \current_count_reg[8]_i_1__1_n_6 ;
  wire \current_count_reg[8]_i_1__1_n_7 ;
  wire \current_count_reg[9]_0 ;
  wire \current_count_reg_n_0_[0] ;
  wire \current_count_reg_n_0_[10] ;
  wire \current_count_reg_n_0_[11] ;
  wire \current_count_reg_n_0_[12] ;
  wire \current_count_reg_n_0_[13] ;
  wire \current_count_reg_n_0_[14] ;
  wire \current_count_reg_n_0_[15] ;
  wire \current_count_reg_n_0_[16] ;
  wire \current_count_reg_n_0_[17] ;
  wire \current_count_reg_n_0_[18] ;
  wire \current_count_reg_n_0_[19] ;
  wire \current_count_reg_n_0_[1] ;
  wire \current_count_reg_n_0_[20] ;
  wire \current_count_reg_n_0_[21] ;
  wire \current_count_reg_n_0_[22] ;
  wire \current_count_reg_n_0_[23] ;
  wire \current_count_reg_n_0_[24] ;
  wire \current_count_reg_n_0_[25] ;
  wire \current_count_reg_n_0_[26] ;
  wire \current_count_reg_n_0_[27] ;
  wire \current_count_reg_n_0_[28] ;
  wire \current_count_reg_n_0_[29] ;
  wire \current_count_reg_n_0_[2] ;
  wire \current_count_reg_n_0_[30] ;
  wire \current_count_reg_n_0_[31] ;
  wire \current_count_reg_n_0_[3] ;
  wire \current_count_reg_n_0_[4] ;
  wire \current_count_reg_n_0_[5] ;
  wire \current_count_reg_n_0_[6] ;
  wire \current_count_reg_n_0_[7] ;
  wire \current_count_reg_n_0_[8] ;
  wire \current_count_reg_n_0_[9] ;
  wire [31:0]data13;
  wire [31:0]data15;
  wire [3:0]\read_data_out[11]_i_4 ;
  wire [3:0]\read_data_out[15]_i_4 ;
  wire [3:0]\read_data_out[23]_i_4 ;
  wire [3:0]\read_data_out[27]_i_4 ;
  wire [3:0]\read_data_out[31]_i_3 ;
  wire [3:0]\read_data_out[7]_i_6 ;
  wire \read_data_out_reg[0] ;
  wire [3:0]\read_data_out_reg[19] ;
  wire \read_data_out_reg[30] ;
  wire \read_data_out_reg[30]_0 ;
  wire reset;
  wire system_clk;
  wire [3:3]\NLW_current_count_reg[60]_i_1__1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \current_count[0]_i_2__1 
       (.I0(\current_count_reg_n_0_[0] ),
        .O(\current_count[0]_i_2__1_n_0 ));
  FDRE \current_count_reg[0] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[0]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[0] ),
        .R(reset));
  CARRY4 \current_count_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\current_count_reg[0]_i_1__1_n_0 ,\current_count_reg[0]_i_1__1_n_1 ,\current_count_reg[0]_i_1__1_n_2 ,\current_count_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_count_reg[0]_i_1__1_n_4 ,\current_count_reg[0]_i_1__1_n_5 ,\current_count_reg[0]_i_1__1_n_6 ,\current_count_reg[0]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[3] ,\current_count_reg_n_0_[2] ,\current_count_reg_n_0_[1] ,\current_count[0]_i_2__1_n_0 }));
  FDRE \current_count_reg[10] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[8]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[10] ),
        .R(reset));
  FDRE \current_count_reg[11] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[8]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[11] ),
        .R(reset));
  FDRE \current_count_reg[12] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[12]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[12] ),
        .R(reset));
  CARRY4 \current_count_reg[12]_i_1__1 
       (.CI(\current_count_reg[8]_i_1__1_n_0 ),
        .CO({\current_count_reg[12]_i_1__1_n_0 ,\current_count_reg[12]_i_1__1_n_1 ,\current_count_reg[12]_i_1__1_n_2 ,\current_count_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[12]_i_1__1_n_4 ,\current_count_reg[12]_i_1__1_n_5 ,\current_count_reg[12]_i_1__1_n_6 ,\current_count_reg[12]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[15] ,\current_count_reg_n_0_[14] ,\current_count_reg_n_0_[13] ,\current_count_reg_n_0_[12] }));
  FDRE \current_count_reg[13] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[12]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[13] ),
        .R(reset));
  FDRE \current_count_reg[14] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[12]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[14] ),
        .R(reset));
  FDRE \current_count_reg[15] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[12]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[15] ),
        .R(reset));
  FDRE \current_count_reg[16] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[16]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[16] ),
        .R(reset));
  CARRY4 \current_count_reg[16]_i_1__1 
       (.CI(\current_count_reg[12]_i_1__1_n_0 ),
        .CO({\current_count_reg[16]_i_1__1_n_0 ,\current_count_reg[16]_i_1__1_n_1 ,\current_count_reg[16]_i_1__1_n_2 ,\current_count_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[16]_i_1__1_n_4 ,\current_count_reg[16]_i_1__1_n_5 ,\current_count_reg[16]_i_1__1_n_6 ,\current_count_reg[16]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[19] ,\current_count_reg_n_0_[18] ,\current_count_reg_n_0_[17] ,\current_count_reg_n_0_[16] }));
  FDRE \current_count_reg[17] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[16]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[17] ),
        .R(reset));
  FDRE \current_count_reg[18] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[16]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[18] ),
        .R(reset));
  FDRE \current_count_reg[19] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[16]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[19] ),
        .R(reset));
  FDRE \current_count_reg[1] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[0]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[1] ),
        .R(reset));
  FDRE \current_count_reg[20] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[20]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[20] ),
        .R(reset));
  CARRY4 \current_count_reg[20]_i_1__1 
       (.CI(\current_count_reg[16]_i_1__1_n_0 ),
        .CO({\current_count_reg[20]_i_1__1_n_0 ,\current_count_reg[20]_i_1__1_n_1 ,\current_count_reg[20]_i_1__1_n_2 ,\current_count_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[20]_i_1__1_n_4 ,\current_count_reg[20]_i_1__1_n_5 ,\current_count_reg[20]_i_1__1_n_6 ,\current_count_reg[20]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[23] ,\current_count_reg_n_0_[22] ,\current_count_reg_n_0_[21] ,\current_count_reg_n_0_[20] }));
  FDRE \current_count_reg[21] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[20]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[21] ),
        .R(reset));
  FDRE \current_count_reg[22] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[20]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[22] ),
        .R(reset));
  FDRE \current_count_reg[23] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[20]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[23] ),
        .R(reset));
  FDRE \current_count_reg[24] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[24]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[24] ),
        .R(reset));
  CARRY4 \current_count_reg[24]_i_1__1 
       (.CI(\current_count_reg[20]_i_1__1_n_0 ),
        .CO({\current_count_reg[24]_i_1__1_n_0 ,\current_count_reg[24]_i_1__1_n_1 ,\current_count_reg[24]_i_1__1_n_2 ,\current_count_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[24]_i_1__1_n_4 ,\current_count_reg[24]_i_1__1_n_5 ,\current_count_reg[24]_i_1__1_n_6 ,\current_count_reg[24]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[27] ,\current_count_reg_n_0_[26] ,\current_count_reg_n_0_[25] ,\current_count_reg_n_0_[24] }));
  FDRE \current_count_reg[25] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[24]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[25] ),
        .R(reset));
  FDRE \current_count_reg[26] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[24]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[26] ),
        .R(reset));
  FDRE \current_count_reg[27] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[24]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[27] ),
        .R(reset));
  FDRE \current_count_reg[28] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[28]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[28] ),
        .R(reset));
  CARRY4 \current_count_reg[28]_i_1__1 
       (.CI(\current_count_reg[24]_i_1__1_n_0 ),
        .CO({\current_count_reg[28]_i_1__1_n_0 ,\current_count_reg[28]_i_1__1_n_1 ,\current_count_reg[28]_i_1__1_n_2 ,\current_count_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[28]_i_1__1_n_4 ,\current_count_reg[28]_i_1__1_n_5 ,\current_count_reg[28]_i_1__1_n_6 ,\current_count_reg[28]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[31] ,\current_count_reg_n_0_[30] ,\current_count_reg_n_0_[29] ,\current_count_reg_n_0_[28] }));
  FDRE \current_count_reg[29] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[28]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[29] ),
        .R(reset));
  FDRE \current_count_reg[2] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[0]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[2] ),
        .R(reset));
  FDRE \current_count_reg[30] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[28]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[30] ),
        .R(reset));
  FDRE \current_count_reg[31] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[28]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[31] ),
        .R(reset));
  FDRE \current_count_reg[32] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[32]_i_1__1_n_7 ),
        .Q(data15[0]),
        .R(reset));
  CARRY4 \current_count_reg[32]_i_1__1 
       (.CI(\current_count_reg[28]_i_1__1_n_0 ),
        .CO({\current_count_reg[32]_i_1__1_n_0 ,\current_count_reg[32]_i_1__1_n_1 ,\current_count_reg[32]_i_1__1_n_2 ,\current_count_reg[32]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[32]_i_1__1_n_4 ,\current_count_reg[32]_i_1__1_n_5 ,\current_count_reg[32]_i_1__1_n_6 ,\current_count_reg[32]_i_1__1_n_7 }),
        .S(data15[3:0]));
  FDRE \current_count_reg[33] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[32]_i_1__1_n_6 ),
        .Q(data15[1]),
        .R(reset));
  FDRE \current_count_reg[34] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[32]_i_1__1_n_5 ),
        .Q(data15[2]),
        .R(reset));
  FDRE \current_count_reg[35] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[32]_i_1__1_n_4 ),
        .Q(data15[3]),
        .R(reset));
  FDRE \current_count_reg[36] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[36]_i_1__1_n_7 ),
        .Q(data15[4]),
        .R(reset));
  CARRY4 \current_count_reg[36]_i_1__1 
       (.CI(\current_count_reg[32]_i_1__1_n_0 ),
        .CO({\current_count_reg[36]_i_1__1_n_0 ,\current_count_reg[36]_i_1__1_n_1 ,\current_count_reg[36]_i_1__1_n_2 ,\current_count_reg[36]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[36]_i_1__1_n_4 ,\current_count_reg[36]_i_1__1_n_5 ,\current_count_reg[36]_i_1__1_n_6 ,\current_count_reg[36]_i_1__1_n_7 }),
        .S(data15[7:4]));
  FDRE \current_count_reg[37] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[36]_i_1__1_n_6 ),
        .Q(data15[5]),
        .R(reset));
  FDRE \current_count_reg[38] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[36]_i_1__1_n_5 ),
        .Q(data15[6]),
        .R(reset));
  FDRE \current_count_reg[39] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[36]_i_1__1_n_4 ),
        .Q(data15[7]),
        .R(reset));
  FDRE \current_count_reg[3] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[0]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[3] ),
        .R(reset));
  FDRE \current_count_reg[40] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[40]_i_1__1_n_7 ),
        .Q(data15[8]),
        .R(reset));
  CARRY4 \current_count_reg[40]_i_1__1 
       (.CI(\current_count_reg[36]_i_1__1_n_0 ),
        .CO({\current_count_reg[40]_i_1__1_n_0 ,\current_count_reg[40]_i_1__1_n_1 ,\current_count_reg[40]_i_1__1_n_2 ,\current_count_reg[40]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[40]_i_1__1_n_4 ,\current_count_reg[40]_i_1__1_n_5 ,\current_count_reg[40]_i_1__1_n_6 ,\current_count_reg[40]_i_1__1_n_7 }),
        .S(data15[11:8]));
  FDRE \current_count_reg[41] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[40]_i_1__1_n_6 ),
        .Q(data15[9]),
        .R(reset));
  FDRE \current_count_reg[42] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[40]_i_1__1_n_5 ),
        .Q(data15[10]),
        .R(reset));
  FDRE \current_count_reg[43] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[40]_i_1__1_n_4 ),
        .Q(data15[11]),
        .R(reset));
  FDRE \current_count_reg[44] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[44]_i_1__1_n_7 ),
        .Q(data15[12]),
        .R(reset));
  CARRY4 \current_count_reg[44]_i_1__1 
       (.CI(\current_count_reg[40]_i_1__1_n_0 ),
        .CO({\current_count_reg[44]_i_1__1_n_0 ,\current_count_reg[44]_i_1__1_n_1 ,\current_count_reg[44]_i_1__1_n_2 ,\current_count_reg[44]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[44]_i_1__1_n_4 ,\current_count_reg[44]_i_1__1_n_5 ,\current_count_reg[44]_i_1__1_n_6 ,\current_count_reg[44]_i_1__1_n_7 }),
        .S(data15[15:12]));
  FDRE \current_count_reg[45] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[44]_i_1__1_n_6 ),
        .Q(data15[13]),
        .R(reset));
  FDRE \current_count_reg[46] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[44]_i_1__1_n_5 ),
        .Q(data15[14]),
        .R(reset));
  FDRE \current_count_reg[47] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[44]_i_1__1_n_4 ),
        .Q(data15[15]),
        .R(reset));
  FDRE \current_count_reg[48] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[48]_i_1__1_n_7 ),
        .Q(data15[16]),
        .R(reset));
  CARRY4 \current_count_reg[48]_i_1__1 
       (.CI(\current_count_reg[44]_i_1__1_n_0 ),
        .CO({\current_count_reg[48]_i_1__1_n_0 ,\current_count_reg[48]_i_1__1_n_1 ,\current_count_reg[48]_i_1__1_n_2 ,\current_count_reg[48]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[48]_i_1__1_n_4 ,\current_count_reg[48]_i_1__1_n_5 ,\current_count_reg[48]_i_1__1_n_6 ,\current_count_reg[48]_i_1__1_n_7 }),
        .S(data15[19:16]));
  FDRE \current_count_reg[49] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[48]_i_1__1_n_6 ),
        .Q(data15[17]),
        .R(reset));
  FDRE \current_count_reg[4] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[4]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[4] ),
        .R(reset));
  CARRY4 \current_count_reg[4]_i_1__1 
       (.CI(\current_count_reg[0]_i_1__1_n_0 ),
        .CO({\current_count_reg[4]_i_1__1_n_0 ,\current_count_reg[4]_i_1__1_n_1 ,\current_count_reg[4]_i_1__1_n_2 ,\current_count_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[4]_i_1__1_n_4 ,\current_count_reg[4]_i_1__1_n_5 ,\current_count_reg[4]_i_1__1_n_6 ,\current_count_reg[4]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[7] ,\current_count_reg_n_0_[6] ,\current_count_reg_n_0_[5] ,\current_count_reg_n_0_[4] }));
  FDRE \current_count_reg[50] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[48]_i_1__1_n_5 ),
        .Q(data15[18]),
        .R(reset));
  FDRE \current_count_reg[51] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[48]_i_1__1_n_4 ),
        .Q(data15[19]),
        .R(reset));
  FDRE \current_count_reg[52] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[52]_i_1__1_n_7 ),
        .Q(data15[20]),
        .R(reset));
  CARRY4 \current_count_reg[52]_i_1__1 
       (.CI(\current_count_reg[48]_i_1__1_n_0 ),
        .CO({\current_count_reg[52]_i_1__1_n_0 ,\current_count_reg[52]_i_1__1_n_1 ,\current_count_reg[52]_i_1__1_n_2 ,\current_count_reg[52]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[52]_i_1__1_n_4 ,\current_count_reg[52]_i_1__1_n_5 ,\current_count_reg[52]_i_1__1_n_6 ,\current_count_reg[52]_i_1__1_n_7 }),
        .S(data15[23:20]));
  FDRE \current_count_reg[53] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[52]_i_1__1_n_6 ),
        .Q(data15[21]),
        .R(reset));
  FDRE \current_count_reg[54] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[52]_i_1__1_n_5 ),
        .Q(data15[22]),
        .R(reset));
  FDRE \current_count_reg[55] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[52]_i_1__1_n_4 ),
        .Q(data15[23]),
        .R(reset));
  FDRE \current_count_reg[56] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[56]_i_1__1_n_7 ),
        .Q(data15[24]),
        .R(reset));
  CARRY4 \current_count_reg[56]_i_1__1 
       (.CI(\current_count_reg[52]_i_1__1_n_0 ),
        .CO({\current_count_reg[56]_i_1__1_n_0 ,\current_count_reg[56]_i_1__1_n_1 ,\current_count_reg[56]_i_1__1_n_2 ,\current_count_reg[56]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[56]_i_1__1_n_4 ,\current_count_reg[56]_i_1__1_n_5 ,\current_count_reg[56]_i_1__1_n_6 ,\current_count_reg[56]_i_1__1_n_7 }),
        .S(data15[27:24]));
  FDRE \current_count_reg[57] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[56]_i_1__1_n_6 ),
        .Q(data15[25]),
        .R(reset));
  FDRE \current_count_reg[58] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[56]_i_1__1_n_5 ),
        .Q(data15[26]),
        .R(reset));
  FDRE \current_count_reg[59] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[56]_i_1__1_n_4 ),
        .Q(data15[27]),
        .R(reset));
  FDRE \current_count_reg[5] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[4]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[5] ),
        .R(reset));
  FDRE \current_count_reg[60] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[60]_i_1__1_n_7 ),
        .Q(data15[28]),
        .R(reset));
  CARRY4 \current_count_reg[60]_i_1__1 
       (.CI(\current_count_reg[56]_i_1__1_n_0 ),
        .CO({\NLW_current_count_reg[60]_i_1__1_CO_UNCONNECTED [3],\current_count_reg[60]_i_1__1_n_1 ,\current_count_reg[60]_i_1__1_n_2 ,\current_count_reg[60]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[60]_i_1__1_n_4 ,\current_count_reg[60]_i_1__1_n_5 ,\current_count_reg[60]_i_1__1_n_6 ,\current_count_reg[60]_i_1__1_n_7 }),
        .S(data15[31:28]));
  FDRE \current_count_reg[61] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[60]_i_1__1_n_6 ),
        .Q(data15[29]),
        .R(reset));
  FDRE \current_count_reg[62] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[60]_i_1__1_n_5 ),
        .Q(data15[30]),
        .R(reset));
  FDRE \current_count_reg[63] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[60]_i_1__1_n_4 ),
        .Q(data15[31]),
        .R(reset));
  FDRE \current_count_reg[6] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[4]_i_1__1_n_5 ),
        .Q(\current_count_reg_n_0_[6] ),
        .R(reset));
  FDRE \current_count_reg[7] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[4]_i_1__1_n_4 ),
        .Q(\current_count_reg_n_0_[7] ),
        .R(reset));
  FDRE \current_count_reg[8] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[8]_i_1__1_n_7 ),
        .Q(\current_count_reg_n_0_[8] ),
        .R(reset));
  CARRY4 \current_count_reg[8]_i_1__1 
       (.CI(\current_count_reg[4]_i_1__1_n_0 ),
        .CO({\current_count_reg[8]_i_1__1_n_0 ,\current_count_reg[8]_i_1__1_n_1 ,\current_count_reg[8]_i_1__1_n_2 ,\current_count_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[8]_i_1__1_n_4 ,\current_count_reg[8]_i_1__1_n_5 ,\current_count_reg[8]_i_1__1_n_6 ,\current_count_reg[8]_i_1__1_n_7 }),
        .S({\current_count_reg_n_0_[11] ,\current_count_reg_n_0_[10] ,\current_count_reg_n_0_[9] ,\current_count_reg_n_0_[8] }));
  FDRE \current_count_reg[9] 
       (.C(system_clk),
        .CE(\current_count_reg[63]_0 ),
        .D(\current_count_reg[8]_i_1__1_n_6 ),
        .Q(\current_count_reg_n_0_[9] ),
        .R(reset));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[0]_i_3 
       (.I0(\current_count_reg_n_0_[0] ),
        .I1(\read_data_out_reg[0] ),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[0]),
        .I5(data13[0]),
        .O(\current_count_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[10]_i_3 
       (.I0(\current_count_reg_n_0_[10] ),
        .I1(\read_data_out[11]_i_4 [2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[10]),
        .I5(data13[10]),
        .O(\current_count_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[11]_i_7 
       (.I0(\current_count_reg_n_0_[11] ),
        .I1(\read_data_out[11]_i_4 [3]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[11]),
        .I5(data13[11]),
        .O(\current_count_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[12]_i_3 
       (.I0(\current_count_reg_n_0_[12] ),
        .I1(\read_data_out[15]_i_4 [0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[12]),
        .I5(data13[12]),
        .O(\current_count_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[13]_i_7 
       (.I0(\current_count_reg_n_0_[13] ),
        .I1(\read_data_out[15]_i_4 [1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[13]),
        .I5(data13[13]),
        .O(\current_count_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[14]_i_3 
       (.I0(\current_count_reg_n_0_[14] ),
        .I1(\read_data_out[15]_i_4 [2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[14]),
        .I5(data13[14]),
        .O(\current_count_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[15]_i_7 
       (.I0(\current_count_reg_n_0_[15] ),
        .I1(\read_data_out[15]_i_4 [3]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[15]),
        .I5(data13[15]),
        .O(\current_count_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[16]_i_3 
       (.I0(\current_count_reg_n_0_[16] ),
        .I1(\read_data_out_reg[19] [0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[16]),
        .I5(data13[16]),
        .O(\current_count_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[17]_i_7 
       (.I0(\current_count_reg_n_0_[17] ),
        .I1(\read_data_out_reg[19] [1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[17]),
        .I5(data13[17]),
        .O(\current_count_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[18]_i_7 
       (.I0(\current_count_reg_n_0_[18] ),
        .I1(\read_data_out_reg[19] [2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[18]),
        .I5(data13[18]),
        .O(\current_count_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[19]_i_3 
       (.I0(\current_count_reg_n_0_[19] ),
        .I1(\read_data_out_reg[19] [3]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[19]),
        .I5(data13[19]),
        .O(\current_count_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[1]_i_3 
       (.I0(\current_count_reg_n_0_[1] ),
        .I1(S[0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[1]),
        .I5(data13[1]),
        .O(\current_count_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[20]_i_7 
       (.I0(\current_count_reg_n_0_[20] ),
        .I1(\read_data_out[23]_i_4 [0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[20]),
        .I5(data13[20]),
        .O(\current_count_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[21]_i_7 
       (.I0(\current_count_reg_n_0_[21] ),
        .I1(\read_data_out[23]_i_4 [1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[21]),
        .I5(data13[21]),
        .O(\current_count_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[22]_i_3 
       (.I0(\current_count_reg_n_0_[22] ),
        .I1(\read_data_out[23]_i_4 [2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[22]),
        .I5(data13[22]),
        .O(\current_count_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[23]_i_7 
       (.I0(\current_count_reg_n_0_[23] ),
        .I1(\read_data_out[23]_i_4 [3]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[23]),
        .I5(data13[23]),
        .O(\current_count_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[24]_i_3 
       (.I0(\current_count_reg_n_0_[24] ),
        .I1(\read_data_out[27]_i_4 [0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[24]),
        .I5(data13[24]),
        .O(\current_count_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[25]_i_3 
       (.I0(\current_count_reg_n_0_[25] ),
        .I1(\read_data_out[27]_i_4 [1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[25]),
        .I5(data13[25]),
        .O(\current_count_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[26]_i_3 
       (.I0(\current_count_reg_n_0_[26] ),
        .I1(\read_data_out[27]_i_4 [2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[26]),
        .I5(data13[26]),
        .O(\current_count_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[27]_i_7 
       (.I0(\current_count_reg_n_0_[27] ),
        .I1(\read_data_out[27]_i_4 [3]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[27]),
        .I5(data13[27]),
        .O(\current_count_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[28]_i_7 
       (.I0(\current_count_reg_n_0_[28] ),
        .I1(\read_data_out[31]_i_3 [0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[28]),
        .I5(data13[28]),
        .O(\current_count_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[29]_i_14 
       (.I0(\current_count_reg_n_0_[29] ),
        .I1(\read_data_out[31]_i_3 [1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[29]),
        .I5(data13[29]),
        .O(\current_count_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[2]_i_7 
       (.I0(\current_count_reg_n_0_[2] ),
        .I1(S[1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[2]),
        .I5(data13[2]),
        .O(\current_count_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[30]_i_3 
       (.I0(\current_count_reg_n_0_[30] ),
        .I1(\read_data_out[31]_i_3 [2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[30]),
        .I5(data13[30]),
        .O(\current_count_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[31]_i_8 
       (.I0(\current_count_reg_n_0_[31] ),
        .I1(\read_data_out[31]_i_3 [3]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[31]),
        .I5(data13[31]),
        .O(\current_count_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[3]_i_3 
       (.I0(\current_count_reg_n_0_[3] ),
        .I1(S[2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[3]),
        .I5(data13[3]),
        .O(\current_count_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[4]_i_7 
       (.I0(\current_count_reg_n_0_[4] ),
        .I1(\read_data_out[7]_i_6 [0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[4]),
        .I5(data13[4]),
        .O(\current_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[5]_i_7 
       (.I0(\current_count_reg_n_0_[5] ),
        .I1(\read_data_out[7]_i_6 [1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[5]),
        .I5(data13[5]),
        .O(\current_count_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[6]_i_7 
       (.I0(\current_count_reg_n_0_[6] ),
        .I1(\read_data_out[7]_i_6 [2]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[6]),
        .I5(data13[6]),
        .O(\current_count_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[7]_i_14 
       (.I0(\current_count_reg_n_0_[7] ),
        .I1(\read_data_out[7]_i_6 [3]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[7]),
        .I5(data13[7]),
        .O(\current_count_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[8]_i_3 
       (.I0(\current_count_reg_n_0_[8] ),
        .I1(\read_data_out[11]_i_4 [0]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[8]),
        .I5(data13[8]),
        .O(\current_count_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[9]_i_7 
       (.I0(\current_count_reg_n_0_[9] ),
        .I1(\read_data_out[11]_i_4 [1]),
        .I2(\read_data_out_reg[30] ),
        .I3(\read_data_out_reg[30]_0 ),
        .I4(data15[9]),
        .I5(data13[9]),
        .O(\current_count_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "pp_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_counter_6
   (\current_count_reg[0]_0 ,
    \current_count_reg[1]_0 ,
    \current_count_reg[2]_0 ,
    \current_count_reg[3]_0 ,
    \current_count_reg[4]_0 ,
    \current_count_reg[5]_0 ,
    \current_count_reg[6]_0 ,
    \current_count_reg[7]_0 ,
    \current_count_reg[8]_0 ,
    \current_count_reg[9]_0 ,
    \current_count_reg[10]_0 ,
    \current_count_reg[11]_0 ,
    \current_count_reg[12]_0 ,
    \current_count_reg[13]_0 ,
    \current_count_reg[14]_0 ,
    \current_count_reg[15]_0 ,
    \current_count_reg[16]_0 ,
    \current_count_reg[17]_0 ,
    \current_count_reg[18]_0 ,
    \current_count_reg[19]_0 ,
    \current_count_reg[20]_0 ,
    \current_count_reg[21]_0 ,
    \current_count_reg[22]_0 ,
    \current_count_reg[23]_0 ,
    \current_count_reg[24]_0 ,
    \current_count_reg[25]_0 ,
    \current_count_reg[26]_0 ,
    \current_count_reg[27]_0 ,
    \current_count_reg[28]_0 ,
    \current_count_reg[29]_0 ,
    \current_count_reg[30]_0 ,
    \current_count_reg[31]_0 ,
    reset,
    timer_clk,
    counter_mtime_reg,
    \read_data_out[0]_i_4 ,
    \read_data_out[0]_i_4_0 ,
    Q);
  output \current_count_reg[0]_0 ;
  output \current_count_reg[1]_0 ;
  output \current_count_reg[2]_0 ;
  output \current_count_reg[3]_0 ;
  output \current_count_reg[4]_0 ;
  output \current_count_reg[5]_0 ;
  output \current_count_reg[6]_0 ;
  output \current_count_reg[7]_0 ;
  output \current_count_reg[8]_0 ;
  output \current_count_reg[9]_0 ;
  output \current_count_reg[10]_0 ;
  output \current_count_reg[11]_0 ;
  output \current_count_reg[12]_0 ;
  output \current_count_reg[13]_0 ;
  output \current_count_reg[14]_0 ;
  output \current_count_reg[15]_0 ;
  output \current_count_reg[16]_0 ;
  output \current_count_reg[17]_0 ;
  output \current_count_reg[18]_0 ;
  output \current_count_reg[19]_0 ;
  output \current_count_reg[20]_0 ;
  output \current_count_reg[21]_0 ;
  output \current_count_reg[22]_0 ;
  output \current_count_reg[23]_0 ;
  output \current_count_reg[24]_0 ;
  output \current_count_reg[25]_0 ;
  output \current_count_reg[26]_0 ;
  output \current_count_reg[27]_0 ;
  output \current_count_reg[28]_0 ;
  output \current_count_reg[29]_0 ;
  output \current_count_reg[30]_0 ;
  output \current_count_reg[31]_0 ;
  input reset;
  input timer_clk;
  input [31:0]counter_mtime_reg;
  input \read_data_out[0]_i_4 ;
  input \read_data_out[0]_i_4_0 ;
  input [31:0]Q;

  wire [31:0]Q;
  wire [31:0]counter_mtime_reg;
  wire \current_count[0]_i_2_n_0 ;
  wire \current_count_reg[0]_0 ;
  wire \current_count_reg[0]_i_1_n_0 ;
  wire \current_count_reg[0]_i_1_n_1 ;
  wire \current_count_reg[0]_i_1_n_2 ;
  wire \current_count_reg[0]_i_1_n_3 ;
  wire \current_count_reg[0]_i_1_n_4 ;
  wire \current_count_reg[0]_i_1_n_5 ;
  wire \current_count_reg[0]_i_1_n_6 ;
  wire \current_count_reg[0]_i_1_n_7 ;
  wire \current_count_reg[10]_0 ;
  wire \current_count_reg[11]_0 ;
  wire \current_count_reg[12]_0 ;
  wire \current_count_reg[12]_i_1_n_0 ;
  wire \current_count_reg[12]_i_1_n_1 ;
  wire \current_count_reg[12]_i_1_n_2 ;
  wire \current_count_reg[12]_i_1_n_3 ;
  wire \current_count_reg[12]_i_1_n_4 ;
  wire \current_count_reg[12]_i_1_n_5 ;
  wire \current_count_reg[12]_i_1_n_6 ;
  wire \current_count_reg[12]_i_1_n_7 ;
  wire \current_count_reg[13]_0 ;
  wire \current_count_reg[14]_0 ;
  wire \current_count_reg[15]_0 ;
  wire \current_count_reg[16]_0 ;
  wire \current_count_reg[16]_i_1_n_0 ;
  wire \current_count_reg[16]_i_1_n_1 ;
  wire \current_count_reg[16]_i_1_n_2 ;
  wire \current_count_reg[16]_i_1_n_3 ;
  wire \current_count_reg[16]_i_1_n_4 ;
  wire \current_count_reg[16]_i_1_n_5 ;
  wire \current_count_reg[16]_i_1_n_6 ;
  wire \current_count_reg[16]_i_1_n_7 ;
  wire \current_count_reg[17]_0 ;
  wire \current_count_reg[18]_0 ;
  wire \current_count_reg[19]_0 ;
  wire \current_count_reg[1]_0 ;
  wire \current_count_reg[20]_0 ;
  wire \current_count_reg[20]_i_1_n_0 ;
  wire \current_count_reg[20]_i_1_n_1 ;
  wire \current_count_reg[20]_i_1_n_2 ;
  wire \current_count_reg[20]_i_1_n_3 ;
  wire \current_count_reg[20]_i_1_n_4 ;
  wire \current_count_reg[20]_i_1_n_5 ;
  wire \current_count_reg[20]_i_1_n_6 ;
  wire \current_count_reg[20]_i_1_n_7 ;
  wire \current_count_reg[21]_0 ;
  wire \current_count_reg[22]_0 ;
  wire \current_count_reg[23]_0 ;
  wire \current_count_reg[24]_0 ;
  wire \current_count_reg[24]_i_1_n_0 ;
  wire \current_count_reg[24]_i_1_n_1 ;
  wire \current_count_reg[24]_i_1_n_2 ;
  wire \current_count_reg[24]_i_1_n_3 ;
  wire \current_count_reg[24]_i_1_n_4 ;
  wire \current_count_reg[24]_i_1_n_5 ;
  wire \current_count_reg[24]_i_1_n_6 ;
  wire \current_count_reg[24]_i_1_n_7 ;
  wire \current_count_reg[25]_0 ;
  wire \current_count_reg[26]_0 ;
  wire \current_count_reg[27]_0 ;
  wire \current_count_reg[28]_0 ;
  wire \current_count_reg[28]_i_1_n_0 ;
  wire \current_count_reg[28]_i_1_n_1 ;
  wire \current_count_reg[28]_i_1_n_2 ;
  wire \current_count_reg[28]_i_1_n_3 ;
  wire \current_count_reg[28]_i_1_n_4 ;
  wire \current_count_reg[28]_i_1_n_5 ;
  wire \current_count_reg[28]_i_1_n_6 ;
  wire \current_count_reg[28]_i_1_n_7 ;
  wire \current_count_reg[29]_0 ;
  wire \current_count_reg[2]_0 ;
  wire \current_count_reg[30]_0 ;
  wire \current_count_reg[31]_0 ;
  wire \current_count_reg[32]_i_1_n_0 ;
  wire \current_count_reg[32]_i_1_n_1 ;
  wire \current_count_reg[32]_i_1_n_2 ;
  wire \current_count_reg[32]_i_1_n_3 ;
  wire \current_count_reg[32]_i_1_n_4 ;
  wire \current_count_reg[32]_i_1_n_5 ;
  wire \current_count_reg[32]_i_1_n_6 ;
  wire \current_count_reg[32]_i_1_n_7 ;
  wire \current_count_reg[36]_i_1_n_0 ;
  wire \current_count_reg[36]_i_1_n_1 ;
  wire \current_count_reg[36]_i_1_n_2 ;
  wire \current_count_reg[36]_i_1_n_3 ;
  wire \current_count_reg[36]_i_1_n_4 ;
  wire \current_count_reg[36]_i_1_n_5 ;
  wire \current_count_reg[36]_i_1_n_6 ;
  wire \current_count_reg[36]_i_1_n_7 ;
  wire \current_count_reg[3]_0 ;
  wire \current_count_reg[40]_i_1_n_0 ;
  wire \current_count_reg[40]_i_1_n_1 ;
  wire \current_count_reg[40]_i_1_n_2 ;
  wire \current_count_reg[40]_i_1_n_3 ;
  wire \current_count_reg[40]_i_1_n_4 ;
  wire \current_count_reg[40]_i_1_n_5 ;
  wire \current_count_reg[40]_i_1_n_6 ;
  wire \current_count_reg[40]_i_1_n_7 ;
  wire \current_count_reg[44]_i_1_n_0 ;
  wire \current_count_reg[44]_i_1_n_1 ;
  wire \current_count_reg[44]_i_1_n_2 ;
  wire \current_count_reg[44]_i_1_n_3 ;
  wire \current_count_reg[44]_i_1_n_4 ;
  wire \current_count_reg[44]_i_1_n_5 ;
  wire \current_count_reg[44]_i_1_n_6 ;
  wire \current_count_reg[44]_i_1_n_7 ;
  wire \current_count_reg[48]_i_1_n_0 ;
  wire \current_count_reg[48]_i_1_n_1 ;
  wire \current_count_reg[48]_i_1_n_2 ;
  wire \current_count_reg[48]_i_1_n_3 ;
  wire \current_count_reg[48]_i_1_n_4 ;
  wire \current_count_reg[48]_i_1_n_5 ;
  wire \current_count_reg[48]_i_1_n_6 ;
  wire \current_count_reg[48]_i_1_n_7 ;
  wire \current_count_reg[4]_0 ;
  wire \current_count_reg[4]_i_1_n_0 ;
  wire \current_count_reg[4]_i_1_n_1 ;
  wire \current_count_reg[4]_i_1_n_2 ;
  wire \current_count_reg[4]_i_1_n_3 ;
  wire \current_count_reg[4]_i_1_n_4 ;
  wire \current_count_reg[4]_i_1_n_5 ;
  wire \current_count_reg[4]_i_1_n_6 ;
  wire \current_count_reg[4]_i_1_n_7 ;
  wire \current_count_reg[52]_i_1_n_0 ;
  wire \current_count_reg[52]_i_1_n_1 ;
  wire \current_count_reg[52]_i_1_n_2 ;
  wire \current_count_reg[52]_i_1_n_3 ;
  wire \current_count_reg[52]_i_1_n_4 ;
  wire \current_count_reg[52]_i_1_n_5 ;
  wire \current_count_reg[52]_i_1_n_6 ;
  wire \current_count_reg[52]_i_1_n_7 ;
  wire \current_count_reg[56]_i_1_n_0 ;
  wire \current_count_reg[56]_i_1_n_1 ;
  wire \current_count_reg[56]_i_1_n_2 ;
  wire \current_count_reg[56]_i_1_n_3 ;
  wire \current_count_reg[56]_i_1_n_4 ;
  wire \current_count_reg[56]_i_1_n_5 ;
  wire \current_count_reg[56]_i_1_n_6 ;
  wire \current_count_reg[56]_i_1_n_7 ;
  wire \current_count_reg[5]_0 ;
  wire \current_count_reg[60]_i_1_n_1 ;
  wire \current_count_reg[60]_i_1_n_2 ;
  wire \current_count_reg[60]_i_1_n_3 ;
  wire \current_count_reg[60]_i_1_n_4 ;
  wire \current_count_reg[60]_i_1_n_5 ;
  wire \current_count_reg[60]_i_1_n_6 ;
  wire \current_count_reg[60]_i_1_n_7 ;
  wire \current_count_reg[6]_0 ;
  wire \current_count_reg[7]_0 ;
  wire \current_count_reg[8]_0 ;
  wire \current_count_reg[8]_i_1_n_0 ;
  wire \current_count_reg[8]_i_1_n_1 ;
  wire \current_count_reg[8]_i_1_n_2 ;
  wire \current_count_reg[8]_i_1_n_3 ;
  wire \current_count_reg[8]_i_1_n_4 ;
  wire \current_count_reg[8]_i_1_n_5 ;
  wire \current_count_reg[8]_i_1_n_6 ;
  wire \current_count_reg[8]_i_1_n_7 ;
  wire \current_count_reg[9]_0 ;
  wire \current_count_reg_n_0_[0] ;
  wire \current_count_reg_n_0_[10] ;
  wire \current_count_reg_n_0_[11] ;
  wire \current_count_reg_n_0_[12] ;
  wire \current_count_reg_n_0_[13] ;
  wire \current_count_reg_n_0_[14] ;
  wire \current_count_reg_n_0_[15] ;
  wire \current_count_reg_n_0_[16] ;
  wire \current_count_reg_n_0_[17] ;
  wire \current_count_reg_n_0_[18] ;
  wire \current_count_reg_n_0_[19] ;
  wire \current_count_reg_n_0_[1] ;
  wire \current_count_reg_n_0_[20] ;
  wire \current_count_reg_n_0_[21] ;
  wire \current_count_reg_n_0_[22] ;
  wire \current_count_reg_n_0_[23] ;
  wire \current_count_reg_n_0_[24] ;
  wire \current_count_reg_n_0_[25] ;
  wire \current_count_reg_n_0_[26] ;
  wire \current_count_reg_n_0_[27] ;
  wire \current_count_reg_n_0_[28] ;
  wire \current_count_reg_n_0_[29] ;
  wire \current_count_reg_n_0_[2] ;
  wire \current_count_reg_n_0_[30] ;
  wire \current_count_reg_n_0_[31] ;
  wire \current_count_reg_n_0_[3] ;
  wire \current_count_reg_n_0_[4] ;
  wire \current_count_reg_n_0_[5] ;
  wire \current_count_reg_n_0_[6] ;
  wire \current_count_reg_n_0_[7] ;
  wire \current_count_reg_n_0_[8] ;
  wire \current_count_reg_n_0_[9] ;
  wire [31:0]data11;
  wire \read_data_out[0]_i_4 ;
  wire \read_data_out[0]_i_4_0 ;
  wire reset;
  wire timer_clk;
  wire [3:3]\NLW_current_count_reg[60]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \current_count[0]_i_2 
       (.I0(\current_count_reg_n_0_[0] ),
        .O(\current_count[0]_i_2_n_0 ));
  FDRE \current_count_reg[0] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[0] ),
        .R(reset));
  CARRY4 \current_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_count_reg[0]_i_1_n_0 ,\current_count_reg[0]_i_1_n_1 ,\current_count_reg[0]_i_1_n_2 ,\current_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_count_reg[0]_i_1_n_4 ,\current_count_reg[0]_i_1_n_5 ,\current_count_reg[0]_i_1_n_6 ,\current_count_reg[0]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[3] ,\current_count_reg_n_0_[2] ,\current_count_reg_n_0_[1] ,\current_count[0]_i_2_n_0 }));
  FDRE \current_count_reg[10] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[10] ),
        .R(reset));
  FDRE \current_count_reg[11] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[11] ),
        .R(reset));
  FDRE \current_count_reg[12] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[12] ),
        .R(reset));
  CARRY4 \current_count_reg[12]_i_1 
       (.CI(\current_count_reg[8]_i_1_n_0 ),
        .CO({\current_count_reg[12]_i_1_n_0 ,\current_count_reg[12]_i_1_n_1 ,\current_count_reg[12]_i_1_n_2 ,\current_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[12]_i_1_n_4 ,\current_count_reg[12]_i_1_n_5 ,\current_count_reg[12]_i_1_n_6 ,\current_count_reg[12]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[15] ,\current_count_reg_n_0_[14] ,\current_count_reg_n_0_[13] ,\current_count_reg_n_0_[12] }));
  FDRE \current_count_reg[13] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[13] ),
        .R(reset));
  FDRE \current_count_reg[14] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[14] ),
        .R(reset));
  FDRE \current_count_reg[15] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[12]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[15] ),
        .R(reset));
  FDRE \current_count_reg[16] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[16] ),
        .R(reset));
  CARRY4 \current_count_reg[16]_i_1 
       (.CI(\current_count_reg[12]_i_1_n_0 ),
        .CO({\current_count_reg[16]_i_1_n_0 ,\current_count_reg[16]_i_1_n_1 ,\current_count_reg[16]_i_1_n_2 ,\current_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[16]_i_1_n_4 ,\current_count_reg[16]_i_1_n_5 ,\current_count_reg[16]_i_1_n_6 ,\current_count_reg[16]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[19] ,\current_count_reg_n_0_[18] ,\current_count_reg_n_0_[17] ,\current_count_reg_n_0_[16] }));
  FDRE \current_count_reg[17] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[17] ),
        .R(reset));
  FDRE \current_count_reg[18] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[18] ),
        .R(reset));
  FDRE \current_count_reg[19] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[16]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[19] ),
        .R(reset));
  FDRE \current_count_reg[1] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[1] ),
        .R(reset));
  FDRE \current_count_reg[20] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[20] ),
        .R(reset));
  CARRY4 \current_count_reg[20]_i_1 
       (.CI(\current_count_reg[16]_i_1_n_0 ),
        .CO({\current_count_reg[20]_i_1_n_0 ,\current_count_reg[20]_i_1_n_1 ,\current_count_reg[20]_i_1_n_2 ,\current_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[20]_i_1_n_4 ,\current_count_reg[20]_i_1_n_5 ,\current_count_reg[20]_i_1_n_6 ,\current_count_reg[20]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[23] ,\current_count_reg_n_0_[22] ,\current_count_reg_n_0_[21] ,\current_count_reg_n_0_[20] }));
  FDRE \current_count_reg[21] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[21] ),
        .R(reset));
  FDRE \current_count_reg[22] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[22] ),
        .R(reset));
  FDRE \current_count_reg[23] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[20]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[23] ),
        .R(reset));
  FDRE \current_count_reg[24] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[24] ),
        .R(reset));
  CARRY4 \current_count_reg[24]_i_1 
       (.CI(\current_count_reg[20]_i_1_n_0 ),
        .CO({\current_count_reg[24]_i_1_n_0 ,\current_count_reg[24]_i_1_n_1 ,\current_count_reg[24]_i_1_n_2 ,\current_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[24]_i_1_n_4 ,\current_count_reg[24]_i_1_n_5 ,\current_count_reg[24]_i_1_n_6 ,\current_count_reg[24]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[27] ,\current_count_reg_n_0_[26] ,\current_count_reg_n_0_[25] ,\current_count_reg_n_0_[24] }));
  FDRE \current_count_reg[25] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[25] ),
        .R(reset));
  FDRE \current_count_reg[26] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[26] ),
        .R(reset));
  FDRE \current_count_reg[27] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[24]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[27] ),
        .R(reset));
  FDRE \current_count_reg[28] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[28] ),
        .R(reset));
  CARRY4 \current_count_reg[28]_i_1 
       (.CI(\current_count_reg[24]_i_1_n_0 ),
        .CO({\current_count_reg[28]_i_1_n_0 ,\current_count_reg[28]_i_1_n_1 ,\current_count_reg[28]_i_1_n_2 ,\current_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[28]_i_1_n_4 ,\current_count_reg[28]_i_1_n_5 ,\current_count_reg[28]_i_1_n_6 ,\current_count_reg[28]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[31] ,\current_count_reg_n_0_[30] ,\current_count_reg_n_0_[29] ,\current_count_reg_n_0_[28] }));
  FDRE \current_count_reg[29] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[29] ),
        .R(reset));
  FDRE \current_count_reg[2] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[2] ),
        .R(reset));
  FDRE \current_count_reg[30] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[30] ),
        .R(reset));
  FDRE \current_count_reg[31] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[28]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[31] ),
        .R(reset));
  FDRE \current_count_reg[32] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1_n_7 ),
        .Q(data11[0]),
        .R(reset));
  CARRY4 \current_count_reg[32]_i_1 
       (.CI(\current_count_reg[28]_i_1_n_0 ),
        .CO({\current_count_reg[32]_i_1_n_0 ,\current_count_reg[32]_i_1_n_1 ,\current_count_reg[32]_i_1_n_2 ,\current_count_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[32]_i_1_n_4 ,\current_count_reg[32]_i_1_n_5 ,\current_count_reg[32]_i_1_n_6 ,\current_count_reg[32]_i_1_n_7 }),
        .S(data11[3:0]));
  FDRE \current_count_reg[33] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1_n_6 ),
        .Q(data11[1]),
        .R(reset));
  FDRE \current_count_reg[34] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1_n_5 ),
        .Q(data11[2]),
        .R(reset));
  FDRE \current_count_reg[35] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[32]_i_1_n_4 ),
        .Q(data11[3]),
        .R(reset));
  FDRE \current_count_reg[36] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1_n_7 ),
        .Q(data11[4]),
        .R(reset));
  CARRY4 \current_count_reg[36]_i_1 
       (.CI(\current_count_reg[32]_i_1_n_0 ),
        .CO({\current_count_reg[36]_i_1_n_0 ,\current_count_reg[36]_i_1_n_1 ,\current_count_reg[36]_i_1_n_2 ,\current_count_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[36]_i_1_n_4 ,\current_count_reg[36]_i_1_n_5 ,\current_count_reg[36]_i_1_n_6 ,\current_count_reg[36]_i_1_n_7 }),
        .S(data11[7:4]));
  FDRE \current_count_reg[37] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1_n_6 ),
        .Q(data11[5]),
        .R(reset));
  FDRE \current_count_reg[38] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1_n_5 ),
        .Q(data11[6]),
        .R(reset));
  FDRE \current_count_reg[39] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[36]_i_1_n_4 ),
        .Q(data11[7]),
        .R(reset));
  FDRE \current_count_reg[3] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[0]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[3] ),
        .R(reset));
  FDRE \current_count_reg[40] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1_n_7 ),
        .Q(data11[8]),
        .R(reset));
  CARRY4 \current_count_reg[40]_i_1 
       (.CI(\current_count_reg[36]_i_1_n_0 ),
        .CO({\current_count_reg[40]_i_1_n_0 ,\current_count_reg[40]_i_1_n_1 ,\current_count_reg[40]_i_1_n_2 ,\current_count_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[40]_i_1_n_4 ,\current_count_reg[40]_i_1_n_5 ,\current_count_reg[40]_i_1_n_6 ,\current_count_reg[40]_i_1_n_7 }),
        .S(data11[11:8]));
  FDRE \current_count_reg[41] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1_n_6 ),
        .Q(data11[9]),
        .R(reset));
  FDRE \current_count_reg[42] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1_n_5 ),
        .Q(data11[10]),
        .R(reset));
  FDRE \current_count_reg[43] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[40]_i_1_n_4 ),
        .Q(data11[11]),
        .R(reset));
  FDRE \current_count_reg[44] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1_n_7 ),
        .Q(data11[12]),
        .R(reset));
  CARRY4 \current_count_reg[44]_i_1 
       (.CI(\current_count_reg[40]_i_1_n_0 ),
        .CO({\current_count_reg[44]_i_1_n_0 ,\current_count_reg[44]_i_1_n_1 ,\current_count_reg[44]_i_1_n_2 ,\current_count_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[44]_i_1_n_4 ,\current_count_reg[44]_i_1_n_5 ,\current_count_reg[44]_i_1_n_6 ,\current_count_reg[44]_i_1_n_7 }),
        .S(data11[15:12]));
  FDRE \current_count_reg[45] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1_n_6 ),
        .Q(data11[13]),
        .R(reset));
  FDRE \current_count_reg[46] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1_n_5 ),
        .Q(data11[14]),
        .R(reset));
  FDRE \current_count_reg[47] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[44]_i_1_n_4 ),
        .Q(data11[15]),
        .R(reset));
  FDRE \current_count_reg[48] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1_n_7 ),
        .Q(data11[16]),
        .R(reset));
  CARRY4 \current_count_reg[48]_i_1 
       (.CI(\current_count_reg[44]_i_1_n_0 ),
        .CO({\current_count_reg[48]_i_1_n_0 ,\current_count_reg[48]_i_1_n_1 ,\current_count_reg[48]_i_1_n_2 ,\current_count_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[48]_i_1_n_4 ,\current_count_reg[48]_i_1_n_5 ,\current_count_reg[48]_i_1_n_6 ,\current_count_reg[48]_i_1_n_7 }),
        .S(data11[19:16]));
  FDRE \current_count_reg[49] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1_n_6 ),
        .Q(data11[17]),
        .R(reset));
  FDRE \current_count_reg[4] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[4] ),
        .R(reset));
  CARRY4 \current_count_reg[4]_i_1 
       (.CI(\current_count_reg[0]_i_1_n_0 ),
        .CO({\current_count_reg[4]_i_1_n_0 ,\current_count_reg[4]_i_1_n_1 ,\current_count_reg[4]_i_1_n_2 ,\current_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[4]_i_1_n_4 ,\current_count_reg[4]_i_1_n_5 ,\current_count_reg[4]_i_1_n_6 ,\current_count_reg[4]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[7] ,\current_count_reg_n_0_[6] ,\current_count_reg_n_0_[5] ,\current_count_reg_n_0_[4] }));
  FDRE \current_count_reg[50] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1_n_5 ),
        .Q(data11[18]),
        .R(reset));
  FDRE \current_count_reg[51] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[48]_i_1_n_4 ),
        .Q(data11[19]),
        .R(reset));
  FDRE \current_count_reg[52] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1_n_7 ),
        .Q(data11[20]),
        .R(reset));
  CARRY4 \current_count_reg[52]_i_1 
       (.CI(\current_count_reg[48]_i_1_n_0 ),
        .CO({\current_count_reg[52]_i_1_n_0 ,\current_count_reg[52]_i_1_n_1 ,\current_count_reg[52]_i_1_n_2 ,\current_count_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[52]_i_1_n_4 ,\current_count_reg[52]_i_1_n_5 ,\current_count_reg[52]_i_1_n_6 ,\current_count_reg[52]_i_1_n_7 }),
        .S(data11[23:20]));
  FDRE \current_count_reg[53] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1_n_6 ),
        .Q(data11[21]),
        .R(reset));
  FDRE \current_count_reg[54] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1_n_5 ),
        .Q(data11[22]),
        .R(reset));
  FDRE \current_count_reg[55] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[52]_i_1_n_4 ),
        .Q(data11[23]),
        .R(reset));
  FDRE \current_count_reg[56] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1_n_7 ),
        .Q(data11[24]),
        .R(reset));
  CARRY4 \current_count_reg[56]_i_1 
       (.CI(\current_count_reg[52]_i_1_n_0 ),
        .CO({\current_count_reg[56]_i_1_n_0 ,\current_count_reg[56]_i_1_n_1 ,\current_count_reg[56]_i_1_n_2 ,\current_count_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[56]_i_1_n_4 ,\current_count_reg[56]_i_1_n_5 ,\current_count_reg[56]_i_1_n_6 ,\current_count_reg[56]_i_1_n_7 }),
        .S(data11[27:24]));
  FDRE \current_count_reg[57] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1_n_6 ),
        .Q(data11[25]),
        .R(reset));
  FDRE \current_count_reg[58] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1_n_5 ),
        .Q(data11[26]),
        .R(reset));
  FDRE \current_count_reg[59] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[56]_i_1_n_4 ),
        .Q(data11[27]),
        .R(reset));
  FDRE \current_count_reg[5] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[5] ),
        .R(reset));
  FDRE \current_count_reg[60] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1_n_7 ),
        .Q(data11[28]),
        .R(reset));
  CARRY4 \current_count_reg[60]_i_1 
       (.CI(\current_count_reg[56]_i_1_n_0 ),
        .CO({\NLW_current_count_reg[60]_i_1_CO_UNCONNECTED [3],\current_count_reg[60]_i_1_n_1 ,\current_count_reg[60]_i_1_n_2 ,\current_count_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[60]_i_1_n_4 ,\current_count_reg[60]_i_1_n_5 ,\current_count_reg[60]_i_1_n_6 ,\current_count_reg[60]_i_1_n_7 }),
        .S(data11[31:28]));
  FDRE \current_count_reg[61] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1_n_6 ),
        .Q(data11[29]),
        .R(reset));
  FDRE \current_count_reg[62] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1_n_5 ),
        .Q(data11[30]),
        .R(reset));
  FDRE \current_count_reg[63] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[60]_i_1_n_4 ),
        .Q(data11[31]),
        .R(reset));
  FDRE \current_count_reg[6] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1_n_5 ),
        .Q(\current_count_reg_n_0_[6] ),
        .R(reset));
  FDRE \current_count_reg[7] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[4]_i_1_n_4 ),
        .Q(\current_count_reg_n_0_[7] ),
        .R(reset));
  FDRE \current_count_reg[8] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1_n_7 ),
        .Q(\current_count_reg_n_0_[8] ),
        .R(reset));
  CARRY4 \current_count_reg[8]_i_1 
       (.CI(\current_count_reg[4]_i_1_n_0 ),
        .CO({\current_count_reg[8]_i_1_n_0 ,\current_count_reg[8]_i_1_n_1 ,\current_count_reg[8]_i_1_n_2 ,\current_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_count_reg[8]_i_1_n_4 ,\current_count_reg[8]_i_1_n_5 ,\current_count_reg[8]_i_1_n_6 ,\current_count_reg[8]_i_1_n_7 }),
        .S({\current_count_reg_n_0_[11] ,\current_count_reg_n_0_[10] ,\current_count_reg_n_0_[9] ,\current_count_reg_n_0_[8] }));
  FDRE \current_count_reg[9] 
       (.C(timer_clk),
        .CE(1'b1),
        .D(\current_count_reg[8]_i_1_n_6 ),
        .Q(\current_count_reg_n_0_[9] ),
        .R(reset));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[0]_i_6 
       (.I0(\current_count_reg_n_0_[0] ),
        .I1(counter_mtime_reg[0]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[0]),
        .I5(Q[0]),
        .O(\current_count_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[10]_i_7 
       (.I0(\current_count_reg_n_0_[10] ),
        .I1(counter_mtime_reg[10]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[10]),
        .I5(Q[10]),
        .O(\current_count_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[11]_i_6 
       (.I0(\current_count_reg_n_0_[11] ),
        .I1(counter_mtime_reg[11]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[11]),
        .I5(Q[11]),
        .O(\current_count_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[12]_i_7 
       (.I0(\current_count_reg_n_0_[12] ),
        .I1(counter_mtime_reg[12]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[12]),
        .I5(Q[12]),
        .O(\current_count_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[13]_i_6 
       (.I0(\current_count_reg_n_0_[13] ),
        .I1(counter_mtime_reg[13]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[13]),
        .I5(Q[13]),
        .O(\current_count_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[14]_i_7 
       (.I0(\current_count_reg_n_0_[14] ),
        .I1(counter_mtime_reg[14]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[14]),
        .I5(Q[14]),
        .O(\current_count_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[15]_i_6 
       (.I0(\current_count_reg_n_0_[15] ),
        .I1(counter_mtime_reg[15]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[15]),
        .I5(Q[15]),
        .O(\current_count_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[16]_i_7 
       (.I0(\current_count_reg_n_0_[16] ),
        .I1(counter_mtime_reg[16]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[16]),
        .I5(Q[16]),
        .O(\current_count_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[17]_i_6 
       (.I0(\current_count_reg_n_0_[17] ),
        .I1(counter_mtime_reg[17]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[17]),
        .I5(Q[17]),
        .O(\current_count_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[18]_i_6 
       (.I0(\current_count_reg_n_0_[18] ),
        .I1(counter_mtime_reg[18]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[18]),
        .I5(Q[18]),
        .O(\current_count_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[19]_i_7 
       (.I0(\current_count_reg_n_0_[19] ),
        .I1(counter_mtime_reg[19]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[19]),
        .I5(Q[19]),
        .O(\current_count_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[1]_i_6 
       (.I0(\current_count_reg_n_0_[1] ),
        .I1(counter_mtime_reg[1]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[1]),
        .I5(Q[1]),
        .O(\current_count_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[20]_i_6 
       (.I0(\current_count_reg_n_0_[20] ),
        .I1(counter_mtime_reg[20]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[20]),
        .I5(Q[20]),
        .O(\current_count_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[21]_i_6 
       (.I0(\current_count_reg_n_0_[21] ),
        .I1(counter_mtime_reg[21]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[21]),
        .I5(Q[21]),
        .O(\current_count_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[22]_i_7 
       (.I0(\current_count_reg_n_0_[22] ),
        .I1(counter_mtime_reg[22]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[22]),
        .I5(Q[22]),
        .O(\current_count_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[23]_i_6 
       (.I0(\current_count_reg_n_0_[23] ),
        .I1(counter_mtime_reg[23]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[23]),
        .I5(Q[23]),
        .O(\current_count_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[24]_i_7 
       (.I0(\current_count_reg_n_0_[24] ),
        .I1(counter_mtime_reg[24]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[24]),
        .I5(Q[24]),
        .O(\current_count_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[25]_i_7 
       (.I0(\current_count_reg_n_0_[25] ),
        .I1(counter_mtime_reg[25]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[25]),
        .I5(Q[25]),
        .O(\current_count_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[26]_i_7 
       (.I0(\current_count_reg_n_0_[26] ),
        .I1(counter_mtime_reg[26]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[26]),
        .I5(Q[26]),
        .O(\current_count_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[27]_i_6 
       (.I0(\current_count_reg_n_0_[27] ),
        .I1(counter_mtime_reg[27]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[27]),
        .I5(Q[27]),
        .O(\current_count_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[28]_i_6 
       (.I0(\current_count_reg_n_0_[28] ),
        .I1(counter_mtime_reg[28]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[28]),
        .I5(Q[28]),
        .O(\current_count_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[29]_i_8 
       (.I0(\current_count_reg_n_0_[29] ),
        .I1(counter_mtime_reg[29]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[29]),
        .I5(Q[29]),
        .O(\current_count_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[2]_i_8 
       (.I0(\current_count_reg_n_0_[2] ),
        .I1(counter_mtime_reg[2]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[2]),
        .I5(Q[2]),
        .O(\current_count_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[30]_i_10 
       (.I0(\current_count_reg_n_0_[30] ),
        .I1(counter_mtime_reg[30]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[30]),
        .I5(Q[30]),
        .O(\current_count_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[31]_i_12 
       (.I0(\current_count_reg_n_0_[31] ),
        .I1(counter_mtime_reg[31]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[31]),
        .I5(Q[31]),
        .O(\current_count_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[3]_i_6 
       (.I0(\current_count_reg_n_0_[3] ),
        .I1(counter_mtime_reg[3]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[3]),
        .I5(Q[3]),
        .O(\current_count_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[4]_i_8 
       (.I0(\current_count_reg_n_0_[4] ),
        .I1(counter_mtime_reg[4]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[4]),
        .I5(Q[4]),
        .O(\current_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[5]_i_6 
       (.I0(\current_count_reg_n_0_[5] ),
        .I1(counter_mtime_reg[5]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[5]),
        .I5(Q[5]),
        .O(\current_count_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[6]_i_6 
       (.I0(\current_count_reg_n_0_[6] ),
        .I1(counter_mtime_reg[6]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[6]),
        .I5(Q[6]),
        .O(\current_count_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[7]_i_13 
       (.I0(\current_count_reg_n_0_[7] ),
        .I1(counter_mtime_reg[7]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[7]),
        .I5(Q[7]),
        .O(\current_count_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[8]_i_7 
       (.I0(\current_count_reg_n_0_[8] ),
        .I1(counter_mtime_reg[8]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[8]),
        .I5(Q[8]),
        .O(\current_count_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \read_data_out[9]_i_6 
       (.I0(\current_count_reg_n_0_[9] ),
        .I1(counter_mtime_reg[9]),
        .I2(\read_data_out[0]_i_4 ),
        .I3(\read_data_out[0]_i_4_0 ),
        .I4(data11[9]),
        .I5(Q[9]),
        .O(\current_count_reg[9]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_csr_unit
   (ie_reg_0,
    ie1_reg_0,
    software_interrupt_reg_0,
    timer_interrupt,
    CO,
    \counter_mtime_reg[30]_0 ,
    exception_cause132_out,
    exception_cause134_out,
    \mscratch_reg[7]_0 ,
    \mscratch_reg[31]_0 ,
    \mepc_reg[31]_0 ,
    \mepc_reg[0]_0 ,
    \mie_reg[31]_0 ,
    \mepc_reg[1]_0 ,
    \current_count_reg[0] ,
    \current_count_reg[0]_0 ,
    \current_count_reg[1] ,
    \current_count_reg[1]_0 ,
    \current_count_reg[2] ,
    \current_count_reg[2]_0 ,
    \current_count_reg[3] ,
    \current_count_reg[3]_0 ,
    \current_count_reg[4] ,
    \current_count_reg[4]_0 ,
    \current_count_reg[5] ,
    \current_count_reg[5]_0 ,
    \current_count_reg[6] ,
    \current_count_reg[6]_0 ,
    \current_count_reg[7] ,
    \current_count_reg[7]_0 ,
    \mtvec_reg[31]_0 ,
    \current_count_reg[8] ,
    \current_count_reg[8]_0 ,
    \current_count_reg[9] ,
    \current_count_reg[9]_0 ,
    \current_count_reg[10] ,
    \current_count_reg[10]_0 ,
    \current_count_reg[11] ,
    \current_count_reg[11]_0 ,
    \current_count_reg[12] ,
    \current_count_reg[12]_0 ,
    \current_count_reg[13] ,
    \current_count_reg[13]_0 ,
    \current_count_reg[14] ,
    \current_count_reg[14]_0 ,
    \current_count_reg[15] ,
    \current_count_reg[15]_0 ,
    \current_count_reg[16] ,
    \current_count_reg[16]_0 ,
    \current_count_reg[17] ,
    \current_count_reg[17]_0 ,
    \current_count_reg[18] ,
    \current_count_reg[18]_0 ,
    \current_count_reg[19] ,
    \current_count_reg[19]_0 ,
    \current_count_reg[20] ,
    \current_count_reg[20]_0 ,
    \current_count_reg[21] ,
    \current_count_reg[21]_0 ,
    \current_count_reg[22] ,
    \current_count_reg[22]_0 ,
    \current_count_reg[23] ,
    \current_count_reg[23]_0 ,
    \current_count_reg[24] ,
    \current_count_reg[24]_0 ,
    \current_count_reg[25] ,
    \current_count_reg[25]_0 ,
    \current_count_reg[26] ,
    \current_count_reg[26]_0 ,
    \current_count_reg[27] ,
    \current_count_reg[27]_0 ,
    \current_count_reg[28] ,
    \current_count_reg[28]_0 ,
    \current_count_reg[29] ,
    \current_count_reg[29]_0 ,
    \current_count_reg[30] ,
    \current_count_reg[30]_0 ,
    \current_count_reg[31] ,
    \current_count_reg[31]_0 ,
    \test_register_reg[state][1]_0 ,
    \test_register_reg[number][29]_0 ,
    \mbadaddr_reg[31]_0 ,
    \mcause_reg[5]_0 ,
    \read_data_out_reg[31]_0 ,
    \mtvec_out_reg[31]_0 ,
    reset,
    ie_reg_1,
    system_clk,
    ie1_reg_1,
    software_interrupt_reg_1,
    timer_interrupt_reg_0,
    timer_clk,
    \current_count_reg[63] ,
    S,
    Q,
    \read_data_out_reg[7]_0 ,
    \read_data_out_reg[7]_1 ,
    \read_data_out[1]_i_5 ,
    \read_data_out_reg[30]_0 ,
    \read_data_out_reg[30]_1 ,
    E,
    \mepc_reg[31]_1 ,
    \mtime_compare_reg[31]_0 ,
    \mie_reg[31]_1 ,
    \mscratch_reg[31]_1 ,
    \mepc_reg[31]_2 ,
    \mtvec_reg[31]_1 ,
    \mcause_reg[0]_0 ,
    \mbadaddr_reg[31]_1 ,
    \mcause_reg[5]_1 ,
    D,
    \mtvec_out_reg[31]_1 );
  output ie_reg_0;
  output ie1_reg_0;
  output software_interrupt_reg_0;
  output timer_interrupt;
  output [0:0]CO;
  output [0:0]\counter_mtime_reg[30]_0 ;
  output exception_cause132_out;
  output exception_cause134_out;
  output \mscratch_reg[7]_0 ;
  output [28:0]\mscratch_reg[31]_0 ;
  output [28:0]\mepc_reg[31]_0 ;
  output \mepc_reg[0]_0 ;
  output [29:0]\mie_reg[31]_0 ;
  output \mepc_reg[1]_0 ;
  output \current_count_reg[0] ;
  output \current_count_reg[0]_0 ;
  output \current_count_reg[1] ;
  output \current_count_reg[1]_0 ;
  output \current_count_reg[2] ;
  output \current_count_reg[2]_0 ;
  output \current_count_reg[3] ;
  output \current_count_reg[3]_0 ;
  output \current_count_reg[4] ;
  output \current_count_reg[4]_0 ;
  output \current_count_reg[5] ;
  output \current_count_reg[5]_0 ;
  output \current_count_reg[6] ;
  output \current_count_reg[6]_0 ;
  output \current_count_reg[7] ;
  output \current_count_reg[7]_0 ;
  output [29:0]\mtvec_reg[31]_0 ;
  output \current_count_reg[8] ;
  output \current_count_reg[8]_0 ;
  output \current_count_reg[9] ;
  output \current_count_reg[9]_0 ;
  output \current_count_reg[10] ;
  output \current_count_reg[10]_0 ;
  output \current_count_reg[11] ;
  output \current_count_reg[11]_0 ;
  output \current_count_reg[12] ;
  output \current_count_reg[12]_0 ;
  output \current_count_reg[13] ;
  output \current_count_reg[13]_0 ;
  output \current_count_reg[14] ;
  output \current_count_reg[14]_0 ;
  output \current_count_reg[15] ;
  output \current_count_reg[15]_0 ;
  output \current_count_reg[16] ;
  output \current_count_reg[16]_0 ;
  output \current_count_reg[17] ;
  output \current_count_reg[17]_0 ;
  output \current_count_reg[18] ;
  output \current_count_reg[18]_0 ;
  output \current_count_reg[19] ;
  output \current_count_reg[19]_0 ;
  output \current_count_reg[20] ;
  output \current_count_reg[20]_0 ;
  output \current_count_reg[21] ;
  output \current_count_reg[21]_0 ;
  output \current_count_reg[22] ;
  output \current_count_reg[22]_0 ;
  output \current_count_reg[23] ;
  output \current_count_reg[23]_0 ;
  output \current_count_reg[24] ;
  output \current_count_reg[24]_0 ;
  output \current_count_reg[25] ;
  output \current_count_reg[25]_0 ;
  output \current_count_reg[26] ;
  output \current_count_reg[26]_0 ;
  output \current_count_reg[27] ;
  output \current_count_reg[27]_0 ;
  output \current_count_reg[28] ;
  output \current_count_reg[28]_0 ;
  output \current_count_reg[29] ;
  output \current_count_reg[29]_0 ;
  output \current_count_reg[30] ;
  output \current_count_reg[30]_0 ;
  output \current_count_reg[31] ;
  output \current_count_reg[31]_0 ;
  output [1:0]\test_register_reg[state][1]_0 ;
  output [29:0]\test_register_reg[number][29]_0 ;
  output [31:0]\mbadaddr_reg[31]_0 ;
  output [5:0]\mcause_reg[5]_0 ;
  output [31:0]\read_data_out_reg[31]_0 ;
  output [29:0]\mtvec_out_reg[31]_0 ;
  input reset;
  input ie_reg_1;
  input system_clk;
  input ie1_reg_1;
  input software_interrupt_reg_1;
  input timer_interrupt_reg_0;
  input timer_clk;
  input \current_count_reg[63] ;
  input [3:0]S;
  input [1:0]Q;
  input \read_data_out_reg[7]_0 ;
  input \read_data_out_reg[7]_1 ;
  input \read_data_out[1]_i_5 ;
  input \read_data_out_reg[30]_0 ;
  input \read_data_out_reg[30]_1 ;
  input [0:0]E;
  input [31:0]\mepc_reg[31]_1 ;
  input [0:0]\mtime_compare_reg[31]_0 ;
  input [0:0]\mie_reg[31]_1 ;
  input [0:0]\mscratch_reg[31]_1 ;
  input [0:0]\mepc_reg[31]_2 ;
  input [0:0]\mtvec_reg[31]_1 ;
  input [0:0]\mcause_reg[0]_0 ;
  input [31:0]\mbadaddr_reg[31]_1 ;
  input [5:0]\mcause_reg[5]_1 ;
  input [31:0]D;
  input [29:0]\mtvec_out_reg[31]_1 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire counter_mtime;
  wire \counter_mtime[0]_i_10_n_0 ;
  wire \counter_mtime[0]_i_3_n_0 ;
  wire \counter_mtime[0]_i_4_n_0 ;
  wire \counter_mtime[0]_i_5_n_0 ;
  wire \counter_mtime[0]_i_6_n_0 ;
  wire \counter_mtime[0]_i_7_n_0 ;
  wire \counter_mtime[0]_i_8_n_0 ;
  wire \counter_mtime[0]_i_9_n_0 ;
  wire [31:0]counter_mtime_reg;
  wire \counter_mtime_reg[0]_i_2_n_0 ;
  wire \counter_mtime_reg[0]_i_2_n_1 ;
  wire \counter_mtime_reg[0]_i_2_n_2 ;
  wire \counter_mtime_reg[0]_i_2_n_3 ;
  wire \counter_mtime_reg[0]_i_2_n_4 ;
  wire \counter_mtime_reg[0]_i_2_n_5 ;
  wire \counter_mtime_reg[0]_i_2_n_6 ;
  wire \counter_mtime_reg[0]_i_2_n_7 ;
  wire \counter_mtime_reg[12]_i_1_n_0 ;
  wire \counter_mtime_reg[12]_i_1_n_1 ;
  wire \counter_mtime_reg[12]_i_1_n_2 ;
  wire \counter_mtime_reg[12]_i_1_n_3 ;
  wire \counter_mtime_reg[12]_i_1_n_4 ;
  wire \counter_mtime_reg[12]_i_1_n_5 ;
  wire \counter_mtime_reg[12]_i_1_n_6 ;
  wire \counter_mtime_reg[12]_i_1_n_7 ;
  wire \counter_mtime_reg[16]_i_1_n_0 ;
  wire \counter_mtime_reg[16]_i_1_n_1 ;
  wire \counter_mtime_reg[16]_i_1_n_2 ;
  wire \counter_mtime_reg[16]_i_1_n_3 ;
  wire \counter_mtime_reg[16]_i_1_n_4 ;
  wire \counter_mtime_reg[16]_i_1_n_5 ;
  wire \counter_mtime_reg[16]_i_1_n_6 ;
  wire \counter_mtime_reg[16]_i_1_n_7 ;
  wire \counter_mtime_reg[20]_i_1_n_0 ;
  wire \counter_mtime_reg[20]_i_1_n_1 ;
  wire \counter_mtime_reg[20]_i_1_n_2 ;
  wire \counter_mtime_reg[20]_i_1_n_3 ;
  wire \counter_mtime_reg[20]_i_1_n_4 ;
  wire \counter_mtime_reg[20]_i_1_n_5 ;
  wire \counter_mtime_reg[20]_i_1_n_6 ;
  wire \counter_mtime_reg[20]_i_1_n_7 ;
  wire \counter_mtime_reg[24]_i_1_n_0 ;
  wire \counter_mtime_reg[24]_i_1_n_1 ;
  wire \counter_mtime_reg[24]_i_1_n_2 ;
  wire \counter_mtime_reg[24]_i_1_n_3 ;
  wire \counter_mtime_reg[24]_i_1_n_4 ;
  wire \counter_mtime_reg[24]_i_1_n_5 ;
  wire \counter_mtime_reg[24]_i_1_n_6 ;
  wire \counter_mtime_reg[24]_i_1_n_7 ;
  wire \counter_mtime_reg[28]_i_1_n_1 ;
  wire \counter_mtime_reg[28]_i_1_n_2 ;
  wire \counter_mtime_reg[28]_i_1_n_3 ;
  wire \counter_mtime_reg[28]_i_1_n_4 ;
  wire \counter_mtime_reg[28]_i_1_n_5 ;
  wire \counter_mtime_reg[28]_i_1_n_6 ;
  wire \counter_mtime_reg[28]_i_1_n_7 ;
  wire [0:0]\counter_mtime_reg[30]_0 ;
  wire \counter_mtime_reg[4]_i_1_n_0 ;
  wire \counter_mtime_reg[4]_i_1_n_1 ;
  wire \counter_mtime_reg[4]_i_1_n_2 ;
  wire \counter_mtime_reg[4]_i_1_n_3 ;
  wire \counter_mtime_reg[4]_i_1_n_4 ;
  wire \counter_mtime_reg[4]_i_1_n_5 ;
  wire \counter_mtime_reg[4]_i_1_n_6 ;
  wire \counter_mtime_reg[4]_i_1_n_7 ;
  wire \counter_mtime_reg[8]_i_1_n_0 ;
  wire \counter_mtime_reg[8]_i_1_n_1 ;
  wire \counter_mtime_reg[8]_i_1_n_2 ;
  wire \counter_mtime_reg[8]_i_1_n_3 ;
  wire \counter_mtime_reg[8]_i_1_n_4 ;
  wire \counter_mtime_reg[8]_i_1_n_5 ;
  wire \counter_mtime_reg[8]_i_1_n_6 ;
  wire \counter_mtime_reg[8]_i_1_n_7 ;
  wire \current_count_reg[0] ;
  wire \current_count_reg[0]_0 ;
  wire \current_count_reg[10] ;
  wire \current_count_reg[10]_0 ;
  wire \current_count_reg[11] ;
  wire \current_count_reg[11]_0 ;
  wire \current_count_reg[12] ;
  wire \current_count_reg[12]_0 ;
  wire \current_count_reg[13] ;
  wire \current_count_reg[13]_0 ;
  wire \current_count_reg[14] ;
  wire \current_count_reg[14]_0 ;
  wire \current_count_reg[15] ;
  wire \current_count_reg[15]_0 ;
  wire \current_count_reg[16] ;
  wire \current_count_reg[16]_0 ;
  wire \current_count_reg[17] ;
  wire \current_count_reg[17]_0 ;
  wire \current_count_reg[18] ;
  wire \current_count_reg[18]_0 ;
  wire \current_count_reg[19] ;
  wire \current_count_reg[19]_0 ;
  wire \current_count_reg[1] ;
  wire \current_count_reg[1]_0 ;
  wire \current_count_reg[20] ;
  wire \current_count_reg[20]_0 ;
  wire \current_count_reg[21] ;
  wire \current_count_reg[21]_0 ;
  wire \current_count_reg[22] ;
  wire \current_count_reg[22]_0 ;
  wire \current_count_reg[23] ;
  wire \current_count_reg[23]_0 ;
  wire \current_count_reg[24] ;
  wire \current_count_reg[24]_0 ;
  wire \current_count_reg[25] ;
  wire \current_count_reg[25]_0 ;
  wire \current_count_reg[26] ;
  wire \current_count_reg[26]_0 ;
  wire \current_count_reg[27] ;
  wire \current_count_reg[27]_0 ;
  wire \current_count_reg[28] ;
  wire \current_count_reg[28]_0 ;
  wire \current_count_reg[29] ;
  wire \current_count_reg[29]_0 ;
  wire \current_count_reg[2] ;
  wire \current_count_reg[2]_0 ;
  wire \current_count_reg[30] ;
  wire \current_count_reg[30]_0 ;
  wire \current_count_reg[31] ;
  wire \current_count_reg[31]_0 ;
  wire \current_count_reg[3] ;
  wire \current_count_reg[3]_0 ;
  wire \current_count_reg[4] ;
  wire \current_count_reg[4]_0 ;
  wire \current_count_reg[5] ;
  wire \current_count_reg[5]_0 ;
  wire \current_count_reg[63] ;
  wire \current_count_reg[6] ;
  wire \current_count_reg[6]_0 ;
  wire \current_count_reg[7] ;
  wire \current_count_reg[7]_0 ;
  wire \current_count_reg[8] ;
  wire \current_count_reg[8]_0 ;
  wire \current_count_reg[9] ;
  wire \current_count_reg[9]_0 ;
  wire cycle_counter_n_0;
  wire cycle_counter_n_1;
  wire cycle_counter_n_10;
  wire cycle_counter_n_11;
  wire cycle_counter_n_12;
  wire cycle_counter_n_13;
  wire cycle_counter_n_14;
  wire cycle_counter_n_15;
  wire cycle_counter_n_16;
  wire cycle_counter_n_17;
  wire cycle_counter_n_18;
  wire cycle_counter_n_19;
  wire cycle_counter_n_2;
  wire cycle_counter_n_20;
  wire cycle_counter_n_21;
  wire cycle_counter_n_22;
  wire cycle_counter_n_23;
  wire cycle_counter_n_24;
  wire cycle_counter_n_25;
  wire cycle_counter_n_26;
  wire cycle_counter_n_27;
  wire cycle_counter_n_28;
  wire cycle_counter_n_29;
  wire cycle_counter_n_3;
  wire cycle_counter_n_30;
  wire cycle_counter_n_31;
  wire cycle_counter_n_4;
  wire cycle_counter_n_5;
  wire cycle_counter_n_6;
  wire cycle_counter_n_7;
  wire cycle_counter_n_8;
  wire cycle_counter_n_9;
  wire [31:0]data13;
  wire exception_cause132_out;
  wire exception_cause134_out;
  wire ie1_reg_0;
  wire ie1_reg_1;
  wire ie_reg_0;
  wire ie_reg_1;
  wire [31:0]\mbadaddr_reg[31]_0 ;
  wire [31:0]\mbadaddr_reg[31]_1 ;
  wire [0:0]\mcause_reg[0]_0 ;
  wire [5:0]\mcause_reg[5]_0 ;
  wire [5:0]\mcause_reg[5]_1 ;
  wire [7:0]mepc;
  wire \mepc_reg[0]_0 ;
  wire \mepc_reg[1]_0 ;
  wire [28:0]\mepc_reg[31]_0 ;
  wire [31:0]\mepc_reg[31]_1 ;
  wire [0:0]\mepc_reg[31]_2 ;
  wire [1:0]mie;
  wire [29:0]\mie_reg[31]_0 ;
  wire [0:0]\mie_reg[31]_1 ;
  wire [7:0]mscratch;
  wire [28:0]\mscratch_reg[31]_0 ;
  wire [0:0]\mscratch_reg[31]_1 ;
  wire \mscratch_reg[7]_0 ;
  wire [30:0]mtime_clock_counter;
  wire mtime_clock_counter0_carry__0_n_0;
  wire mtime_clock_counter0_carry__0_n_1;
  wire mtime_clock_counter0_carry__0_n_2;
  wire mtime_clock_counter0_carry__0_n_3;
  wire mtime_clock_counter0_carry__0_n_4;
  wire mtime_clock_counter0_carry__0_n_5;
  wire mtime_clock_counter0_carry__0_n_6;
  wire mtime_clock_counter0_carry__0_n_7;
  wire mtime_clock_counter0_carry__1_n_0;
  wire mtime_clock_counter0_carry__1_n_1;
  wire mtime_clock_counter0_carry__1_n_2;
  wire mtime_clock_counter0_carry__1_n_3;
  wire mtime_clock_counter0_carry__1_n_4;
  wire mtime_clock_counter0_carry__1_n_5;
  wire mtime_clock_counter0_carry__1_n_6;
  wire mtime_clock_counter0_carry__1_n_7;
  wire mtime_clock_counter0_carry__2_n_0;
  wire mtime_clock_counter0_carry__2_n_1;
  wire mtime_clock_counter0_carry__2_n_2;
  wire mtime_clock_counter0_carry__2_n_3;
  wire mtime_clock_counter0_carry__2_n_4;
  wire mtime_clock_counter0_carry__2_n_5;
  wire mtime_clock_counter0_carry__2_n_6;
  wire mtime_clock_counter0_carry__2_n_7;
  wire mtime_clock_counter0_carry__3_n_0;
  wire mtime_clock_counter0_carry__3_n_1;
  wire mtime_clock_counter0_carry__3_n_2;
  wire mtime_clock_counter0_carry__3_n_3;
  wire mtime_clock_counter0_carry__3_n_4;
  wire mtime_clock_counter0_carry__3_n_5;
  wire mtime_clock_counter0_carry__3_n_6;
  wire mtime_clock_counter0_carry__3_n_7;
  wire mtime_clock_counter0_carry__4_n_0;
  wire mtime_clock_counter0_carry__4_n_1;
  wire mtime_clock_counter0_carry__4_n_2;
  wire mtime_clock_counter0_carry__4_n_3;
  wire mtime_clock_counter0_carry__4_n_4;
  wire mtime_clock_counter0_carry__4_n_5;
  wire mtime_clock_counter0_carry__4_n_6;
  wire mtime_clock_counter0_carry__4_n_7;
  wire mtime_clock_counter0_carry__5_n_0;
  wire mtime_clock_counter0_carry__5_n_1;
  wire mtime_clock_counter0_carry__5_n_2;
  wire mtime_clock_counter0_carry__5_n_3;
  wire mtime_clock_counter0_carry__5_n_4;
  wire mtime_clock_counter0_carry__5_n_5;
  wire mtime_clock_counter0_carry__5_n_6;
  wire mtime_clock_counter0_carry__5_n_7;
  wire mtime_clock_counter0_carry__6_n_3;
  wire mtime_clock_counter0_carry__6_n_6;
  wire mtime_clock_counter0_carry__6_n_7;
  wire mtime_clock_counter0_carry_n_0;
  wire mtime_clock_counter0_carry_n_1;
  wire mtime_clock_counter0_carry_n_2;
  wire mtime_clock_counter0_carry_n_3;
  wire mtime_clock_counter0_carry_n_4;
  wire mtime_clock_counter0_carry_n_5;
  wire mtime_clock_counter0_carry_n_6;
  wire mtime_clock_counter0_carry_n_7;
  wire \mtime_clock_counter[30]_i_2_n_0 ;
  wire \mtime_clock_counter[30]_i_3_n_0 ;
  wire \mtime_clock_counter[30]_i_4_n_0 ;
  wire \mtime_clock_counter[30]_i_5_n_0 ;
  wire \mtime_clock_counter[30]_i_6_n_0 ;
  wire \mtime_clock_counter[30]_i_7_n_0 ;
  wire \mtime_clock_counter[30]_i_8_n_0 ;
  wire [30:0]mtime_clock_counter_0;
  wire [31:0]mtime_compare;
  wire [0:0]\mtime_compare_reg[31]_0 ;
  wire [29:0]\mtvec_out_reg[31]_0 ;
  wire [29:0]\mtvec_out_reg[31]_1 ;
  wire [29:0]\mtvec_reg[31]_0 ;
  wire [0:0]\mtvec_reg[31]_1 ;
  wire read_data_out2_carry_n_1;
  wire read_data_out2_carry_n_2;
  wire read_data_out2_carry_n_3;
  wire \read_data_out[1]_i_5 ;
  wire \read_data_out[7]_i_8_n_0 ;
  wire \read_data_out_reg[30]_0 ;
  wire \read_data_out_reg[30]_1 ;
  wire [31:0]\read_data_out_reg[31]_0 ;
  wire \read_data_out_reg[7]_0 ;
  wire \read_data_out_reg[7]_1 ;
  wire reset;
  wire software_interrupt_reg_0;
  wire software_interrupt_reg_1;
  wire system_clk;
  wire [29:0]\test_register_reg[number][29]_0 ;
  wire [1:0]\test_register_reg[state][1]_0 ;
  wire timer_clk;
  wire timer_interrupt;
  wire timer_interrupt0_carry__0_i_1_n_0;
  wire timer_interrupt0_carry__0_i_2_n_0;
  wire timer_interrupt0_carry__0_i_3_n_0;
  wire timer_interrupt0_carry__0_i_4_n_0;
  wire timer_interrupt0_carry__0_n_0;
  wire timer_interrupt0_carry__0_n_1;
  wire timer_interrupt0_carry__0_n_2;
  wire timer_interrupt0_carry__0_n_3;
  wire timer_interrupt0_carry__1_i_1_n_0;
  wire timer_interrupt0_carry__1_i_2_n_0;
  wire timer_interrupt0_carry__1_i_3_n_0;
  wire timer_interrupt0_carry__1_n_2;
  wire timer_interrupt0_carry__1_n_3;
  wire timer_interrupt0_carry_i_1_n_0;
  wire timer_interrupt0_carry_i_2_n_0;
  wire timer_interrupt0_carry_i_3_n_0;
  wire timer_interrupt0_carry_i_4_n_0;
  wire timer_interrupt0_carry_n_0;
  wire timer_interrupt0_carry_n_1;
  wire timer_interrupt0_carry_n_2;
  wire timer_interrupt0_carry_n_3;
  wire timer_interrupt_reg_0;
  wire [3:3]\NLW_counter_mtime_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_mtime_clock_counter0_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_mtime_clock_counter0_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_read_data_out2_carry_O_UNCONNECTED;
  wire [3:0]NLW_timer_interrupt0_carry_O_UNCONNECTED;
  wire [3:0]NLW_timer_interrupt0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_timer_interrupt0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_timer_interrupt0_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \counter_mtime[0]_i_1 
       (.I0(\counter_mtime[0]_i_3_n_0 ),
        .I1(mtime_clock_counter[2]),
        .I2(mtime_clock_counter[17]),
        .I3(mtime_clock_counter[18]),
        .I4(\counter_mtime[0]_i_4_n_0 ),
        .I5(\counter_mtime[0]_i_5_n_0 ),
        .O(counter_mtime));
  LUT4 #(
    .INIT(16'h0001)) 
    \counter_mtime[0]_i_10 
       (.I0(mtime_clock_counter[12]),
        .I1(mtime_clock_counter[11]),
        .I2(mtime_clock_counter[10]),
        .I3(mtime_clock_counter[9]),
        .O(\counter_mtime[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \counter_mtime[0]_i_3 
       (.I0(mtime_clock_counter[27]),
        .I1(mtime_clock_counter[28]),
        .I2(mtime_clock_counter[29]),
        .I3(mtime_clock_counter[30]),
        .I4(\counter_mtime[0]_i_7_n_0 ),
        .O(\counter_mtime[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \counter_mtime[0]_i_4 
       (.I0(mtime_clock_counter[22]),
        .I1(mtime_clock_counter[21]),
        .I2(mtime_clock_counter[20]),
        .I3(mtime_clock_counter[19]),
        .O(\counter_mtime[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \counter_mtime[0]_i_5 
       (.I0(\counter_mtime[0]_i_8_n_0 ),
        .I1(mtime_clock_counter[1]),
        .I2(mtime_clock_counter[0]),
        .I3(mtime_clock_counter[4]),
        .I4(mtime_clock_counter[3]),
        .I5(\counter_mtime[0]_i_9_n_0 ),
        .O(\counter_mtime[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_mtime[0]_i_6 
       (.I0(counter_mtime_reg[0]),
        .O(\counter_mtime[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \counter_mtime[0]_i_7 
       (.I0(mtime_clock_counter[26]),
        .I1(mtime_clock_counter[25]),
        .I2(mtime_clock_counter[24]),
        .I3(mtime_clock_counter[23]),
        .O(\counter_mtime[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \counter_mtime[0]_i_8 
       (.I0(mtime_clock_counter[8]),
        .I1(mtime_clock_counter[7]),
        .I2(mtime_clock_counter[6]),
        .I3(mtime_clock_counter[5]),
        .O(\counter_mtime[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \counter_mtime[0]_i_9 
       (.I0(mtime_clock_counter[13]),
        .I1(mtime_clock_counter[14]),
        .I2(mtime_clock_counter[15]),
        .I3(mtime_clock_counter[16]),
        .I4(\counter_mtime[0]_i_10_n_0 ),
        .O(\counter_mtime[0]_i_9_n_0 ));
  FDRE \counter_mtime_reg[0] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[0]_i_2_n_7 ),
        .Q(counter_mtime_reg[0]),
        .R(reset));
  CARRY4 \counter_mtime_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_mtime_reg[0]_i_2_n_0 ,\counter_mtime_reg[0]_i_2_n_1 ,\counter_mtime_reg[0]_i_2_n_2 ,\counter_mtime_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_mtime_reg[0]_i_2_n_4 ,\counter_mtime_reg[0]_i_2_n_5 ,\counter_mtime_reg[0]_i_2_n_6 ,\counter_mtime_reg[0]_i_2_n_7 }),
        .S({counter_mtime_reg[3:1],\counter_mtime[0]_i_6_n_0 }));
  FDRE \counter_mtime_reg[10] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[8]_i_1_n_5 ),
        .Q(counter_mtime_reg[10]),
        .R(reset));
  FDRE \counter_mtime_reg[11] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[8]_i_1_n_4 ),
        .Q(counter_mtime_reg[11]),
        .R(reset));
  FDRE \counter_mtime_reg[12] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[12]_i_1_n_7 ),
        .Q(counter_mtime_reg[12]),
        .R(reset));
  CARRY4 \counter_mtime_reg[12]_i_1 
       (.CI(\counter_mtime_reg[8]_i_1_n_0 ),
        .CO({\counter_mtime_reg[12]_i_1_n_0 ,\counter_mtime_reg[12]_i_1_n_1 ,\counter_mtime_reg[12]_i_1_n_2 ,\counter_mtime_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_mtime_reg[12]_i_1_n_4 ,\counter_mtime_reg[12]_i_1_n_5 ,\counter_mtime_reg[12]_i_1_n_6 ,\counter_mtime_reg[12]_i_1_n_7 }),
        .S(counter_mtime_reg[15:12]));
  FDRE \counter_mtime_reg[13] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[12]_i_1_n_6 ),
        .Q(counter_mtime_reg[13]),
        .R(reset));
  FDRE \counter_mtime_reg[14] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[12]_i_1_n_5 ),
        .Q(counter_mtime_reg[14]),
        .R(reset));
  FDRE \counter_mtime_reg[15] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[12]_i_1_n_4 ),
        .Q(counter_mtime_reg[15]),
        .R(reset));
  FDRE \counter_mtime_reg[16] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[16]_i_1_n_7 ),
        .Q(counter_mtime_reg[16]),
        .R(reset));
  CARRY4 \counter_mtime_reg[16]_i_1 
       (.CI(\counter_mtime_reg[12]_i_1_n_0 ),
        .CO({\counter_mtime_reg[16]_i_1_n_0 ,\counter_mtime_reg[16]_i_1_n_1 ,\counter_mtime_reg[16]_i_1_n_2 ,\counter_mtime_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_mtime_reg[16]_i_1_n_4 ,\counter_mtime_reg[16]_i_1_n_5 ,\counter_mtime_reg[16]_i_1_n_6 ,\counter_mtime_reg[16]_i_1_n_7 }),
        .S(counter_mtime_reg[19:16]));
  FDRE \counter_mtime_reg[17] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[16]_i_1_n_6 ),
        .Q(counter_mtime_reg[17]),
        .R(reset));
  FDRE \counter_mtime_reg[18] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[16]_i_1_n_5 ),
        .Q(counter_mtime_reg[18]),
        .R(reset));
  FDRE \counter_mtime_reg[19] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[16]_i_1_n_4 ),
        .Q(counter_mtime_reg[19]),
        .R(reset));
  FDRE \counter_mtime_reg[1] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[0]_i_2_n_6 ),
        .Q(counter_mtime_reg[1]),
        .R(reset));
  FDRE \counter_mtime_reg[20] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[20]_i_1_n_7 ),
        .Q(counter_mtime_reg[20]),
        .R(reset));
  CARRY4 \counter_mtime_reg[20]_i_1 
       (.CI(\counter_mtime_reg[16]_i_1_n_0 ),
        .CO({\counter_mtime_reg[20]_i_1_n_0 ,\counter_mtime_reg[20]_i_1_n_1 ,\counter_mtime_reg[20]_i_1_n_2 ,\counter_mtime_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_mtime_reg[20]_i_1_n_4 ,\counter_mtime_reg[20]_i_1_n_5 ,\counter_mtime_reg[20]_i_1_n_6 ,\counter_mtime_reg[20]_i_1_n_7 }),
        .S(counter_mtime_reg[23:20]));
  FDRE \counter_mtime_reg[21] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[20]_i_1_n_6 ),
        .Q(counter_mtime_reg[21]),
        .R(reset));
  FDRE \counter_mtime_reg[22] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[20]_i_1_n_5 ),
        .Q(counter_mtime_reg[22]),
        .R(reset));
  FDRE \counter_mtime_reg[23] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[20]_i_1_n_4 ),
        .Q(counter_mtime_reg[23]),
        .R(reset));
  FDRE \counter_mtime_reg[24] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[24]_i_1_n_7 ),
        .Q(counter_mtime_reg[24]),
        .R(reset));
  CARRY4 \counter_mtime_reg[24]_i_1 
       (.CI(\counter_mtime_reg[20]_i_1_n_0 ),
        .CO({\counter_mtime_reg[24]_i_1_n_0 ,\counter_mtime_reg[24]_i_1_n_1 ,\counter_mtime_reg[24]_i_1_n_2 ,\counter_mtime_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_mtime_reg[24]_i_1_n_4 ,\counter_mtime_reg[24]_i_1_n_5 ,\counter_mtime_reg[24]_i_1_n_6 ,\counter_mtime_reg[24]_i_1_n_7 }),
        .S(counter_mtime_reg[27:24]));
  FDRE \counter_mtime_reg[25] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[24]_i_1_n_6 ),
        .Q(counter_mtime_reg[25]),
        .R(reset));
  FDRE \counter_mtime_reg[26] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[24]_i_1_n_5 ),
        .Q(counter_mtime_reg[26]),
        .R(reset));
  FDRE \counter_mtime_reg[27] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[24]_i_1_n_4 ),
        .Q(counter_mtime_reg[27]),
        .R(reset));
  FDRE \counter_mtime_reg[28] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[28]_i_1_n_7 ),
        .Q(counter_mtime_reg[28]),
        .R(reset));
  CARRY4 \counter_mtime_reg[28]_i_1 
       (.CI(\counter_mtime_reg[24]_i_1_n_0 ),
        .CO({\NLW_counter_mtime_reg[28]_i_1_CO_UNCONNECTED [3],\counter_mtime_reg[28]_i_1_n_1 ,\counter_mtime_reg[28]_i_1_n_2 ,\counter_mtime_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_mtime_reg[28]_i_1_n_4 ,\counter_mtime_reg[28]_i_1_n_5 ,\counter_mtime_reg[28]_i_1_n_6 ,\counter_mtime_reg[28]_i_1_n_7 }),
        .S(counter_mtime_reg[31:28]));
  FDRE \counter_mtime_reg[29] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[28]_i_1_n_6 ),
        .Q(counter_mtime_reg[29]),
        .R(reset));
  FDRE \counter_mtime_reg[2] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[0]_i_2_n_5 ),
        .Q(counter_mtime_reg[2]),
        .R(reset));
  FDRE \counter_mtime_reg[30] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[28]_i_1_n_5 ),
        .Q(counter_mtime_reg[30]),
        .R(reset));
  FDRE \counter_mtime_reg[31] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[28]_i_1_n_4 ),
        .Q(counter_mtime_reg[31]),
        .R(reset));
  FDRE \counter_mtime_reg[3] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[0]_i_2_n_4 ),
        .Q(counter_mtime_reg[3]),
        .R(reset));
  FDRE \counter_mtime_reg[4] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[4]_i_1_n_7 ),
        .Q(counter_mtime_reg[4]),
        .R(reset));
  CARRY4 \counter_mtime_reg[4]_i_1 
       (.CI(\counter_mtime_reg[0]_i_2_n_0 ),
        .CO({\counter_mtime_reg[4]_i_1_n_0 ,\counter_mtime_reg[4]_i_1_n_1 ,\counter_mtime_reg[4]_i_1_n_2 ,\counter_mtime_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_mtime_reg[4]_i_1_n_4 ,\counter_mtime_reg[4]_i_1_n_5 ,\counter_mtime_reg[4]_i_1_n_6 ,\counter_mtime_reg[4]_i_1_n_7 }),
        .S(counter_mtime_reg[7:4]));
  FDRE \counter_mtime_reg[5] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[4]_i_1_n_6 ),
        .Q(counter_mtime_reg[5]),
        .R(reset));
  FDRE \counter_mtime_reg[6] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[4]_i_1_n_5 ),
        .Q(counter_mtime_reg[6]),
        .R(reset));
  FDRE \counter_mtime_reg[7] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[4]_i_1_n_4 ),
        .Q(counter_mtime_reg[7]),
        .R(reset));
  FDRE \counter_mtime_reg[8] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[8]_i_1_n_7 ),
        .Q(counter_mtime_reg[8]),
        .R(reset));
  CARRY4 \counter_mtime_reg[8]_i_1 
       (.CI(\counter_mtime_reg[4]_i_1_n_0 ),
        .CO({\counter_mtime_reg[8]_i_1_n_0 ,\counter_mtime_reg[8]_i_1_n_1 ,\counter_mtime_reg[8]_i_1_n_2 ,\counter_mtime_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_mtime_reg[8]_i_1_n_4 ,\counter_mtime_reg[8]_i_1_n_5 ,\counter_mtime_reg[8]_i_1_n_6 ,\counter_mtime_reg[8]_i_1_n_7 }),
        .S(counter_mtime_reg[11:8]));
  FDRE \counter_mtime_reg[9] 
       (.C(system_clk),
        .CE(counter_mtime),
        .D(\counter_mtime_reg[8]_i_1_n_6 ),
        .Q(counter_mtime_reg[9]),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_counter cycle_counter
       (.S({cycle_counter_n_1,cycle_counter_n_2,cycle_counter_n_3}),
        .\current_count_reg[0]_0 (cycle_counter_n_0),
        .\current_count_reg[11]_0 ({cycle_counter_n_8,cycle_counter_n_9,cycle_counter_n_10,cycle_counter_n_11}),
        .\current_count_reg[15]_0 ({cycle_counter_n_12,cycle_counter_n_13,cycle_counter_n_14,cycle_counter_n_15}),
        .\current_count_reg[19]_0 ({cycle_counter_n_16,cycle_counter_n_17,cycle_counter_n_18,cycle_counter_n_19}),
        .\current_count_reg[23]_0 ({cycle_counter_n_20,cycle_counter_n_21,cycle_counter_n_22,cycle_counter_n_23}),
        .\current_count_reg[27]_0 ({cycle_counter_n_24,cycle_counter_n_25,cycle_counter_n_26,cycle_counter_n_27}),
        .\current_count_reg[31]_0 ({cycle_counter_n_28,cycle_counter_n_29,cycle_counter_n_30,cycle_counter_n_31}),
        .\current_count_reg[7]_0 ({cycle_counter_n_4,cycle_counter_n_5,cycle_counter_n_6,cycle_counter_n_7}),
        .data13(data13),
        .reset(reset),
        .system_clk(system_clk));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \exception_context_out[cause][4]_i_3 
       (.I0(Q[0]),
        .I1(ie_reg_0),
        .I2(software_interrupt_reg_0),
        .O(exception_cause134_out));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \exception_context_out[cause][4]_i_4 
       (.I0(Q[1]),
        .I1(ie_reg_0),
        .I2(timer_interrupt),
        .O(exception_cause132_out));
  FDRE ie1_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ie1_reg_1),
        .Q(ie1_reg_0),
        .R(reset));
  FDRE ie_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ie_reg_1),
        .Q(ie_reg_0),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_counter_5 instret_counter
       (.S({cycle_counter_n_1,cycle_counter_n_2,cycle_counter_n_3}),
        .\current_count_reg[0]_0 (\current_count_reg[0] ),
        .\current_count_reg[10]_0 (\current_count_reg[10] ),
        .\current_count_reg[11]_0 (\current_count_reg[11] ),
        .\current_count_reg[12]_0 (\current_count_reg[12] ),
        .\current_count_reg[13]_0 (\current_count_reg[13] ),
        .\current_count_reg[14]_0 (\current_count_reg[14] ),
        .\current_count_reg[15]_0 (\current_count_reg[15] ),
        .\current_count_reg[16]_0 (\current_count_reg[16] ),
        .\current_count_reg[17]_0 (\current_count_reg[17] ),
        .\current_count_reg[18]_0 (\current_count_reg[18] ),
        .\current_count_reg[19]_0 (\current_count_reg[19] ),
        .\current_count_reg[1]_0 (\current_count_reg[1] ),
        .\current_count_reg[20]_0 (\current_count_reg[20] ),
        .\current_count_reg[21]_0 (\current_count_reg[21] ),
        .\current_count_reg[22]_0 (\current_count_reg[22] ),
        .\current_count_reg[23]_0 (\current_count_reg[23] ),
        .\current_count_reg[24]_0 (\current_count_reg[24] ),
        .\current_count_reg[25]_0 (\current_count_reg[25] ),
        .\current_count_reg[26]_0 (\current_count_reg[26] ),
        .\current_count_reg[27]_0 (\current_count_reg[27] ),
        .\current_count_reg[28]_0 (\current_count_reg[28] ),
        .\current_count_reg[29]_0 (\current_count_reg[29] ),
        .\current_count_reg[2]_0 (\current_count_reg[2] ),
        .\current_count_reg[30]_0 (\current_count_reg[30] ),
        .\current_count_reg[31]_0 (\current_count_reg[31] ),
        .\current_count_reg[3]_0 (\current_count_reg[3] ),
        .\current_count_reg[4]_0 (\current_count_reg[4] ),
        .\current_count_reg[5]_0 (\current_count_reg[5] ),
        .\current_count_reg[63]_0 (\current_count_reg[63] ),
        .\current_count_reg[6]_0 (\current_count_reg[6] ),
        .\current_count_reg[7]_0 (\current_count_reg[7] ),
        .\current_count_reg[8]_0 (\current_count_reg[8] ),
        .\current_count_reg[9]_0 (\current_count_reg[9] ),
        .data13(data13),
        .\read_data_out[11]_i_4 ({cycle_counter_n_8,cycle_counter_n_9,cycle_counter_n_10,cycle_counter_n_11}),
        .\read_data_out[15]_i_4 ({cycle_counter_n_12,cycle_counter_n_13,cycle_counter_n_14,cycle_counter_n_15}),
        .\read_data_out[23]_i_4 ({cycle_counter_n_20,cycle_counter_n_21,cycle_counter_n_22,cycle_counter_n_23}),
        .\read_data_out[27]_i_4 ({cycle_counter_n_24,cycle_counter_n_25,cycle_counter_n_26,cycle_counter_n_27}),
        .\read_data_out[31]_i_3 ({cycle_counter_n_28,cycle_counter_n_29,cycle_counter_n_30,cycle_counter_n_31}),
        .\read_data_out[7]_i_6 ({cycle_counter_n_4,cycle_counter_n_5,cycle_counter_n_6,cycle_counter_n_7}),
        .\read_data_out_reg[0] (cycle_counter_n_0),
        .\read_data_out_reg[19] ({cycle_counter_n_16,cycle_counter_n_17,cycle_counter_n_18,cycle_counter_n_19}),
        .\read_data_out_reg[30] (\read_data_out_reg[30]_0 ),
        .\read_data_out_reg[30]_0 (\read_data_out_reg[30]_1 ),
        .reset(reset),
        .system_clk(system_clk));
  FDRE \mbadaddr_reg[0] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [0]),
        .Q(\mbadaddr_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mbadaddr_reg[10] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [10]),
        .Q(\mbadaddr_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mbadaddr_reg[11] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [11]),
        .Q(\mbadaddr_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mbadaddr_reg[12] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [12]),
        .Q(\mbadaddr_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mbadaddr_reg[13] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [13]),
        .Q(\mbadaddr_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mbadaddr_reg[14] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [14]),
        .Q(\mbadaddr_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mbadaddr_reg[15] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [15]),
        .Q(\mbadaddr_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mbadaddr_reg[16] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [16]),
        .Q(\mbadaddr_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mbadaddr_reg[17] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [17]),
        .Q(\mbadaddr_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mbadaddr_reg[18] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [18]),
        .Q(\mbadaddr_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mbadaddr_reg[19] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [19]),
        .Q(\mbadaddr_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mbadaddr_reg[1] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [1]),
        .Q(\mbadaddr_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mbadaddr_reg[20] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [20]),
        .Q(\mbadaddr_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mbadaddr_reg[21] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [21]),
        .Q(\mbadaddr_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mbadaddr_reg[22] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [22]),
        .Q(\mbadaddr_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mbadaddr_reg[23] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [23]),
        .Q(\mbadaddr_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mbadaddr_reg[24] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [24]),
        .Q(\mbadaddr_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mbadaddr_reg[25] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [25]),
        .Q(\mbadaddr_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mbadaddr_reg[26] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [26]),
        .Q(\mbadaddr_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mbadaddr_reg[27] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [27]),
        .Q(\mbadaddr_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mbadaddr_reg[28] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [28]),
        .Q(\mbadaddr_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mbadaddr_reg[29] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [29]),
        .Q(\mbadaddr_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \mbadaddr_reg[2] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [2]),
        .Q(\mbadaddr_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mbadaddr_reg[30] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [30]),
        .Q(\mbadaddr_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \mbadaddr_reg[31] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [31]),
        .Q(\mbadaddr_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \mbadaddr_reg[3] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [3]),
        .Q(\mbadaddr_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mbadaddr_reg[4] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [4]),
        .Q(\mbadaddr_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mbadaddr_reg[5] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [5]),
        .Q(\mbadaddr_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mbadaddr_reg[6] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [6]),
        .Q(\mbadaddr_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \mbadaddr_reg[7] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [7]),
        .Q(\mbadaddr_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \mbadaddr_reg[8] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [8]),
        .Q(\mbadaddr_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mbadaddr_reg[9] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mbadaddr_reg[31]_1 [9]),
        .Q(\mbadaddr_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \mcause_reg[0] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mcause_reg[5]_1 [0]),
        .Q(\mcause_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \mcause_reg[1] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mcause_reg[5]_1 [1]),
        .Q(\mcause_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \mcause_reg[2] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mcause_reg[5]_1 [2]),
        .Q(\mcause_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \mcause_reg[3] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mcause_reg[5]_1 [3]),
        .Q(\mcause_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \mcause_reg[4] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mcause_reg[5]_1 [4]),
        .Q(\mcause_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \mcause_reg[5] 
       (.C(system_clk),
        .CE(\mcause_reg[0]_0 ),
        .D(\mcause_reg[5]_1 [5]),
        .Q(\mcause_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \mepc_reg[0] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [0]),
        .Q(mepc[0]),
        .R(reset));
  FDRE \mepc_reg[10] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [10]),
        .Q(\mepc_reg[31]_0 [7]),
        .R(reset));
  FDRE \mepc_reg[11] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [11]),
        .Q(\mepc_reg[31]_0 [8]),
        .R(reset));
  FDRE \mepc_reg[12] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [12]),
        .Q(\mepc_reg[31]_0 [9]),
        .R(reset));
  FDRE \mepc_reg[13] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [13]),
        .Q(\mepc_reg[31]_0 [10]),
        .R(reset));
  FDRE \mepc_reg[14] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [14]),
        .Q(\mepc_reg[31]_0 [11]),
        .R(reset));
  FDRE \mepc_reg[15] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [15]),
        .Q(\mepc_reg[31]_0 [12]),
        .R(reset));
  FDRE \mepc_reg[16] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [16]),
        .Q(\mepc_reg[31]_0 [13]),
        .R(reset));
  FDRE \mepc_reg[17] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [17]),
        .Q(\mepc_reg[31]_0 [14]),
        .R(reset));
  FDRE \mepc_reg[18] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [18]),
        .Q(\mepc_reg[31]_0 [15]),
        .R(reset));
  FDRE \mepc_reg[19] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [19]),
        .Q(\mepc_reg[31]_0 [16]),
        .R(reset));
  FDRE \mepc_reg[1] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [1]),
        .Q(mepc[1]),
        .R(reset));
  FDRE \mepc_reg[20] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [20]),
        .Q(\mepc_reg[31]_0 [17]),
        .R(reset));
  FDRE \mepc_reg[21] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [21]),
        .Q(\mepc_reg[31]_0 [18]),
        .R(reset));
  FDRE \mepc_reg[22] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [22]),
        .Q(\mepc_reg[31]_0 [19]),
        .R(reset));
  FDRE \mepc_reg[23] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [23]),
        .Q(\mepc_reg[31]_0 [20]),
        .R(reset));
  FDRE \mepc_reg[24] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [24]),
        .Q(\mepc_reg[31]_0 [21]),
        .R(reset));
  FDRE \mepc_reg[25] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [25]),
        .Q(\mepc_reg[31]_0 [22]),
        .R(reset));
  FDRE \mepc_reg[26] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [26]),
        .Q(\mepc_reg[31]_0 [23]),
        .R(reset));
  FDRE \mepc_reg[27] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [27]),
        .Q(\mepc_reg[31]_0 [24]),
        .R(reset));
  FDRE \mepc_reg[28] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [28]),
        .Q(\mepc_reg[31]_0 [25]),
        .R(reset));
  FDRE \mepc_reg[29] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [29]),
        .Q(\mepc_reg[31]_0 [26]),
        .R(reset));
  FDRE \mepc_reg[2] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [2]),
        .Q(\mepc_reg[31]_0 [0]),
        .R(reset));
  FDRE \mepc_reg[30] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [30]),
        .Q(\mepc_reg[31]_0 [27]),
        .R(reset));
  FDRE \mepc_reg[31] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [31]),
        .Q(\mepc_reg[31]_0 [28]),
        .R(reset));
  FDRE \mepc_reg[3] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [3]),
        .Q(\mepc_reg[31]_0 [1]),
        .R(reset));
  FDRE \mepc_reg[4] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [4]),
        .Q(\mepc_reg[31]_0 [2]),
        .R(reset));
  FDRE \mepc_reg[5] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [5]),
        .Q(\mepc_reg[31]_0 [3]),
        .R(reset));
  FDRE \mepc_reg[6] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [6]),
        .Q(\mepc_reg[31]_0 [4]),
        .R(reset));
  FDRE \mepc_reg[7] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [7]),
        .Q(mepc[7]),
        .R(reset));
  FDRE \mepc_reg[8] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [8]),
        .Q(\mepc_reg[31]_0 [5]),
        .R(reset));
  FDRE \mepc_reg[9] 
       (.C(system_clk),
        .CE(\mepc_reg[31]_2 ),
        .D(\mepc_reg[31]_1 [9]),
        .Q(\mepc_reg[31]_0 [6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[0] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [0]),
        .Q(mie[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[10] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [10]),
        .Q(\mie_reg[31]_0 [8]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[11] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [11]),
        .Q(\mie_reg[31]_0 [9]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[12] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [12]),
        .Q(\mie_reg[31]_0 [10]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[13] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [13]),
        .Q(\mie_reg[31]_0 [11]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[14] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [14]),
        .Q(\mie_reg[31]_0 [12]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[15] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [15]),
        .Q(\mie_reg[31]_0 [13]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[16] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [16]),
        .Q(\mie_reg[31]_0 [14]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[17] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [17]),
        .Q(\mie_reg[31]_0 [15]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[18] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [18]),
        .Q(\mie_reg[31]_0 [16]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[19] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [19]),
        .Q(\mie_reg[31]_0 [17]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[1] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [1]),
        .Q(mie[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[20] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [20]),
        .Q(\mie_reg[31]_0 [18]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[21] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [21]),
        .Q(\mie_reg[31]_0 [19]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[22] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [22]),
        .Q(\mie_reg[31]_0 [20]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[23] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [23]),
        .Q(\mie_reg[31]_0 [21]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[24] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [24]),
        .Q(\mie_reg[31]_0 [22]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[25] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [25]),
        .Q(\mie_reg[31]_0 [23]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[26] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [26]),
        .Q(\mie_reg[31]_0 [24]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[27] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [27]),
        .Q(\mie_reg[31]_0 [25]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[28] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [28]),
        .Q(\mie_reg[31]_0 [26]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[29] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [29]),
        .Q(\mie_reg[31]_0 [27]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[2] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [2]),
        .Q(\mie_reg[31]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[30] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [30]),
        .Q(\mie_reg[31]_0 [28]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[31] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [31]),
        .Q(\mie_reg[31]_0 [29]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[3] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [3]),
        .Q(\mie_reg[31]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[4] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [4]),
        .Q(\mie_reg[31]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[5] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [5]),
        .Q(\mie_reg[31]_0 [3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[6] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [6]),
        .Q(\mie_reg[31]_0 [4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[7] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [7]),
        .Q(\mie_reg[31]_0 [5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[8] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [8]),
        .Q(\mie_reg[31]_0 [6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mie_reg[9] 
       (.C(system_clk),
        .CE(\mie_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [9]),
        .Q(\mie_reg[31]_0 [7]),
        .R(reset));
  FDRE \mscratch_reg[0] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [0]),
        .Q(mscratch[0]),
        .R(1'b0));
  FDRE \mscratch_reg[10] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [10]),
        .Q(\mscratch_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \mscratch_reg[11] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [11]),
        .Q(\mscratch_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mscratch_reg[12] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [12]),
        .Q(\mscratch_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \mscratch_reg[13] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [13]),
        .Q(\mscratch_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mscratch_reg[14] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [14]),
        .Q(\mscratch_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mscratch_reg[15] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [15]),
        .Q(\mscratch_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mscratch_reg[16] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [16]),
        .Q(\mscratch_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mscratch_reg[17] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [17]),
        .Q(\mscratch_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mscratch_reg[18] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [18]),
        .Q(\mscratch_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mscratch_reg[19] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [19]),
        .Q(\mscratch_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mscratch_reg[1] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [1]),
        .Q(mscratch[1]),
        .R(1'b0));
  FDRE \mscratch_reg[20] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [20]),
        .Q(\mscratch_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mscratch_reg[21] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [21]),
        .Q(\mscratch_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mscratch_reg[22] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [22]),
        .Q(\mscratch_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mscratch_reg[23] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [23]),
        .Q(\mscratch_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mscratch_reg[24] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [24]),
        .Q(\mscratch_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mscratch_reg[25] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [25]),
        .Q(\mscratch_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mscratch_reg[26] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [26]),
        .Q(\mscratch_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mscratch_reg[27] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [27]),
        .Q(\mscratch_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mscratch_reg[28] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [28]),
        .Q(\mscratch_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mscratch_reg[29] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [29]),
        .Q(\mscratch_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mscratch_reg[2] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [2]),
        .Q(\mscratch_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mscratch_reg[30] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [30]),
        .Q(\mscratch_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mscratch_reg[31] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [31]),
        .Q(\mscratch_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mscratch_reg[3] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [3]),
        .Q(\mscratch_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mscratch_reg[4] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [4]),
        .Q(\mscratch_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mscratch_reg[5] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [5]),
        .Q(\mscratch_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mscratch_reg[6] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [6]),
        .Q(\mscratch_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mscratch_reg[7] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [7]),
        .Q(mscratch[7]),
        .R(1'b0));
  FDRE \mscratch_reg[8] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [8]),
        .Q(\mscratch_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mscratch_reg[9] 
       (.C(system_clk),
        .CE(\mscratch_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [9]),
        .Q(\mscratch_reg[31]_0 [6]),
        .R(1'b0));
  CARRY4 mtime_clock_counter0_carry
       (.CI(1'b0),
        .CO({mtime_clock_counter0_carry_n_0,mtime_clock_counter0_carry_n_1,mtime_clock_counter0_carry_n_2,mtime_clock_counter0_carry_n_3}),
        .CYINIT(mtime_clock_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mtime_clock_counter0_carry_n_4,mtime_clock_counter0_carry_n_5,mtime_clock_counter0_carry_n_6,mtime_clock_counter0_carry_n_7}),
        .S(mtime_clock_counter[4:1]));
  CARRY4 mtime_clock_counter0_carry__0
       (.CI(mtime_clock_counter0_carry_n_0),
        .CO({mtime_clock_counter0_carry__0_n_0,mtime_clock_counter0_carry__0_n_1,mtime_clock_counter0_carry__0_n_2,mtime_clock_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mtime_clock_counter0_carry__0_n_4,mtime_clock_counter0_carry__0_n_5,mtime_clock_counter0_carry__0_n_6,mtime_clock_counter0_carry__0_n_7}),
        .S(mtime_clock_counter[8:5]));
  CARRY4 mtime_clock_counter0_carry__1
       (.CI(mtime_clock_counter0_carry__0_n_0),
        .CO({mtime_clock_counter0_carry__1_n_0,mtime_clock_counter0_carry__1_n_1,mtime_clock_counter0_carry__1_n_2,mtime_clock_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mtime_clock_counter0_carry__1_n_4,mtime_clock_counter0_carry__1_n_5,mtime_clock_counter0_carry__1_n_6,mtime_clock_counter0_carry__1_n_7}),
        .S(mtime_clock_counter[12:9]));
  CARRY4 mtime_clock_counter0_carry__2
       (.CI(mtime_clock_counter0_carry__1_n_0),
        .CO({mtime_clock_counter0_carry__2_n_0,mtime_clock_counter0_carry__2_n_1,mtime_clock_counter0_carry__2_n_2,mtime_clock_counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mtime_clock_counter0_carry__2_n_4,mtime_clock_counter0_carry__2_n_5,mtime_clock_counter0_carry__2_n_6,mtime_clock_counter0_carry__2_n_7}),
        .S(mtime_clock_counter[16:13]));
  CARRY4 mtime_clock_counter0_carry__3
       (.CI(mtime_clock_counter0_carry__2_n_0),
        .CO({mtime_clock_counter0_carry__3_n_0,mtime_clock_counter0_carry__3_n_1,mtime_clock_counter0_carry__3_n_2,mtime_clock_counter0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mtime_clock_counter0_carry__3_n_4,mtime_clock_counter0_carry__3_n_5,mtime_clock_counter0_carry__3_n_6,mtime_clock_counter0_carry__3_n_7}),
        .S(mtime_clock_counter[20:17]));
  CARRY4 mtime_clock_counter0_carry__4
       (.CI(mtime_clock_counter0_carry__3_n_0),
        .CO({mtime_clock_counter0_carry__4_n_0,mtime_clock_counter0_carry__4_n_1,mtime_clock_counter0_carry__4_n_2,mtime_clock_counter0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mtime_clock_counter0_carry__4_n_4,mtime_clock_counter0_carry__4_n_5,mtime_clock_counter0_carry__4_n_6,mtime_clock_counter0_carry__4_n_7}),
        .S(mtime_clock_counter[24:21]));
  CARRY4 mtime_clock_counter0_carry__5
       (.CI(mtime_clock_counter0_carry__4_n_0),
        .CO({mtime_clock_counter0_carry__5_n_0,mtime_clock_counter0_carry__5_n_1,mtime_clock_counter0_carry__5_n_2,mtime_clock_counter0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mtime_clock_counter0_carry__5_n_4,mtime_clock_counter0_carry__5_n_5,mtime_clock_counter0_carry__5_n_6,mtime_clock_counter0_carry__5_n_7}),
        .S(mtime_clock_counter[28:25]));
  CARRY4 mtime_clock_counter0_carry__6
       (.CI(mtime_clock_counter0_carry__5_n_0),
        .CO({NLW_mtime_clock_counter0_carry__6_CO_UNCONNECTED[3:1],mtime_clock_counter0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mtime_clock_counter0_carry__6_O_UNCONNECTED[3:2],mtime_clock_counter0_carry__6_n_6,mtime_clock_counter0_carry__6_n_7}),
        .S({1'b0,1'b0,mtime_clock_counter[30:29]}));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_clock_counter[0]_i_1 
       (.I0(\mtime_clock_counter[30]_i_2_n_0 ),
        .I1(mtime_clock_counter[0]),
        .O(mtime_clock_counter_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[10]_i_1 
       (.I0(mtime_clock_counter0_carry__1_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[11]_i_1 
       (.I0(mtime_clock_counter0_carry__1_n_5),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[12]_i_1 
       (.I0(mtime_clock_counter0_carry__1_n_4),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[13]_i_1 
       (.I0(mtime_clock_counter0_carry__2_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[14]_i_1 
       (.I0(mtime_clock_counter0_carry__2_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[15]_i_1 
       (.I0(mtime_clock_counter0_carry__2_n_5),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[16]_i_1 
       (.I0(mtime_clock_counter0_carry__2_n_4),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[17]_i_1 
       (.I0(mtime_clock_counter0_carry__3_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[18]_i_1 
       (.I0(mtime_clock_counter0_carry__3_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[19]_i_1 
       (.I0(mtime_clock_counter0_carry__3_n_5),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[1]_i_1 
       (.I0(mtime_clock_counter0_carry_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[20]_i_1 
       (.I0(mtime_clock_counter0_carry__3_n_4),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[21]_i_1 
       (.I0(mtime_clock_counter0_carry__4_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[22]_i_1 
       (.I0(mtime_clock_counter0_carry__4_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[23]_i_1 
       (.I0(mtime_clock_counter0_carry__4_n_5),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[24]_i_1 
       (.I0(mtime_clock_counter0_carry__4_n_4),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[25]_i_1 
       (.I0(mtime_clock_counter0_carry__5_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[26]_i_1 
       (.I0(mtime_clock_counter0_carry__5_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[27]_i_1 
       (.I0(mtime_clock_counter0_carry__5_n_5),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[28]_i_1 
       (.I0(mtime_clock_counter0_carry__5_n_4),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[29]_i_1 
       (.I0(mtime_clock_counter0_carry__6_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[2]_i_1 
       (.I0(mtime_clock_counter0_carry_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[30]_i_1 
       (.I0(mtime_clock_counter0_carry__6_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \mtime_clock_counter[30]_i_2 
       (.I0(\mtime_clock_counter[30]_i_3_n_0 ),
        .I1(\mtime_clock_counter[30]_i_4_n_0 ),
        .I2(mtime_clock_counter[2]),
        .I3(mtime_clock_counter[26]),
        .I4(mtime_clock_counter[27]),
        .I5(mtime_clock_counter[24]),
        .O(\mtime_clock_counter[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mtime_clock_counter[30]_i_3 
       (.I0(\mtime_clock_counter[30]_i_5_n_0 ),
        .I1(mtime_clock_counter[25]),
        .I2(mtime_clock_counter[22]),
        .I3(mtime_clock_counter[23]),
        .I4(mtime_clock_counter[20]),
        .I5(\mtime_clock_counter[30]_i_6_n_0 ),
        .O(\mtime_clock_counter[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \mtime_clock_counter[30]_i_4 
       (.I0(mtime_clock_counter[21]),
        .I1(mtime_clock_counter[18]),
        .I2(mtime_clock_counter[30]),
        .I3(mtime_clock_counter[3]),
        .I4(\mtime_clock_counter[30]_i_7_n_0 ),
        .I5(\mtime_clock_counter[30]_i_8_n_0 ),
        .O(\mtime_clock_counter[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mtime_clock_counter[30]_i_5 
       (.I0(mtime_clock_counter[19]),
        .I1(mtime_clock_counter[16]),
        .I2(mtime_clock_counter[7]),
        .I3(mtime_clock_counter[6]),
        .I4(mtime_clock_counter[9]),
        .I5(mtime_clock_counter[8]),
        .O(\mtime_clock_counter[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mtime_clock_counter[30]_i_6 
       (.I0(mtime_clock_counter[17]),
        .I1(mtime_clock_counter[15]),
        .I2(mtime_clock_counter[14]),
        .I3(mtime_clock_counter[28]),
        .I4(mtime_clock_counter[29]),
        .O(\mtime_clock_counter[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mtime_clock_counter[30]_i_7 
       (.I0(mtime_clock_counter[0]),
        .I1(mtime_clock_counter[1]),
        .O(\mtime_clock_counter[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mtime_clock_counter[30]_i_8 
       (.I0(mtime_clock_counter[11]),
        .I1(mtime_clock_counter[10]),
        .I2(mtime_clock_counter[13]),
        .I3(mtime_clock_counter[12]),
        .I4(mtime_clock_counter[4]),
        .I5(mtime_clock_counter[5]),
        .O(\mtime_clock_counter[30]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[3]_i_1 
       (.I0(mtime_clock_counter0_carry_n_5),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[4]_i_1 
       (.I0(mtime_clock_counter0_carry_n_4),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[5]_i_1 
       (.I0(mtime_clock_counter0_carry__0_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[6]_i_1 
       (.I0(mtime_clock_counter0_carry__0_n_6),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[7]_i_1 
       (.I0(mtime_clock_counter0_carry__0_n_5),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[8]_i_1 
       (.I0(mtime_clock_counter0_carry__0_n_4),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtime_clock_counter[9]_i_1 
       (.I0(mtime_clock_counter0_carry__1_n_7),
        .I1(\mtime_clock_counter[30]_i_2_n_0 ),
        .O(mtime_clock_counter_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[0]),
        .Q(mtime_clock_counter[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[10]),
        .Q(mtime_clock_counter[10]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[11]),
        .Q(mtime_clock_counter[11]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[12] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[12]),
        .Q(mtime_clock_counter[12]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[13] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[13]),
        .Q(mtime_clock_counter[13]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[14] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[14]),
        .Q(mtime_clock_counter[14]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[15] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[15]),
        .Q(mtime_clock_counter[15]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[16] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[16]),
        .Q(mtime_clock_counter[16]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[17] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[17]),
        .Q(mtime_clock_counter[17]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[18] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[18]),
        .Q(mtime_clock_counter[18]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[19] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[19]),
        .Q(mtime_clock_counter[19]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[1]),
        .Q(mtime_clock_counter[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[20] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[20]),
        .Q(mtime_clock_counter[20]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[21] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[21]),
        .Q(mtime_clock_counter[21]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[22] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[22]),
        .Q(mtime_clock_counter[22]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[23] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[23]),
        .Q(mtime_clock_counter[23]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[24] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[24]),
        .Q(mtime_clock_counter[24]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[25] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[25]),
        .Q(mtime_clock_counter[25]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[26] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[26]),
        .Q(mtime_clock_counter[26]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[27] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[27]),
        .Q(mtime_clock_counter[27]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[28] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[28]),
        .Q(mtime_clock_counter[28]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[29] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[29]),
        .Q(mtime_clock_counter[29]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[2]),
        .Q(mtime_clock_counter[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[30] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[30]),
        .Q(mtime_clock_counter[30]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[3]),
        .Q(mtime_clock_counter[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[4]),
        .Q(mtime_clock_counter[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[5]),
        .Q(mtime_clock_counter[5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[6]),
        .Q(mtime_clock_counter[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[7]),
        .Q(mtime_clock_counter[7]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[8]),
        .Q(mtime_clock_counter[8]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtime_clock_counter_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(mtime_clock_counter_0[9]),
        .Q(mtime_clock_counter[9]),
        .R(reset));
  FDRE \mtime_compare_reg[0] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [0]),
        .Q(mtime_compare[0]),
        .R(1'b0));
  FDRE \mtime_compare_reg[10] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [10]),
        .Q(mtime_compare[10]),
        .R(1'b0));
  FDRE \mtime_compare_reg[11] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [11]),
        .Q(mtime_compare[11]),
        .R(1'b0));
  FDRE \mtime_compare_reg[12] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [12]),
        .Q(mtime_compare[12]),
        .R(1'b0));
  FDRE \mtime_compare_reg[13] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [13]),
        .Q(mtime_compare[13]),
        .R(1'b0));
  FDRE \mtime_compare_reg[14] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [14]),
        .Q(mtime_compare[14]),
        .R(1'b0));
  FDRE \mtime_compare_reg[15] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [15]),
        .Q(mtime_compare[15]),
        .R(1'b0));
  FDRE \mtime_compare_reg[16] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [16]),
        .Q(mtime_compare[16]),
        .R(1'b0));
  FDRE \mtime_compare_reg[17] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [17]),
        .Q(mtime_compare[17]),
        .R(1'b0));
  FDRE \mtime_compare_reg[18] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [18]),
        .Q(mtime_compare[18]),
        .R(1'b0));
  FDRE \mtime_compare_reg[19] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [19]),
        .Q(mtime_compare[19]),
        .R(1'b0));
  FDRE \mtime_compare_reg[1] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [1]),
        .Q(mtime_compare[1]),
        .R(1'b0));
  FDRE \mtime_compare_reg[20] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [20]),
        .Q(mtime_compare[20]),
        .R(1'b0));
  FDRE \mtime_compare_reg[21] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [21]),
        .Q(mtime_compare[21]),
        .R(1'b0));
  FDRE \mtime_compare_reg[22] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [22]),
        .Q(mtime_compare[22]),
        .R(1'b0));
  FDRE \mtime_compare_reg[23] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [23]),
        .Q(mtime_compare[23]),
        .R(1'b0));
  FDRE \mtime_compare_reg[24] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [24]),
        .Q(mtime_compare[24]),
        .R(1'b0));
  FDRE \mtime_compare_reg[25] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [25]),
        .Q(mtime_compare[25]),
        .R(1'b0));
  FDRE \mtime_compare_reg[26] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [26]),
        .Q(mtime_compare[26]),
        .R(1'b0));
  FDRE \mtime_compare_reg[27] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [27]),
        .Q(mtime_compare[27]),
        .R(1'b0));
  FDRE \mtime_compare_reg[28] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [28]),
        .Q(mtime_compare[28]),
        .R(1'b0));
  FDRE \mtime_compare_reg[29] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [29]),
        .Q(mtime_compare[29]),
        .R(1'b0));
  FDRE \mtime_compare_reg[2] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [2]),
        .Q(mtime_compare[2]),
        .R(1'b0));
  FDRE \mtime_compare_reg[30] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [30]),
        .Q(mtime_compare[30]),
        .R(1'b0));
  FDRE \mtime_compare_reg[31] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [31]),
        .Q(mtime_compare[31]),
        .R(1'b0));
  FDRE \mtime_compare_reg[3] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [3]),
        .Q(mtime_compare[3]),
        .R(1'b0));
  FDRE \mtime_compare_reg[4] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [4]),
        .Q(mtime_compare[4]),
        .R(1'b0));
  FDRE \mtime_compare_reg[5] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [5]),
        .Q(mtime_compare[5]),
        .R(1'b0));
  FDRE \mtime_compare_reg[6] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [6]),
        .Q(mtime_compare[6]),
        .R(1'b0));
  FDRE \mtime_compare_reg[7] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [7]),
        .Q(mtime_compare[7]),
        .R(1'b0));
  FDRE \mtime_compare_reg[8] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [8]),
        .Q(mtime_compare[8]),
        .R(1'b0));
  FDRE \mtime_compare_reg[9] 
       (.C(system_clk),
        .CE(\mtime_compare_reg[31]_0 ),
        .D(\mepc_reg[31]_1 [9]),
        .Q(mtime_compare[9]),
        .R(1'b0));
  FDRE \mtvec_out_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [8]),
        .Q(\mtvec_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mtvec_out_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [9]),
        .Q(\mtvec_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \mtvec_out_reg[12] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [10]),
        .Q(\mtvec_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mtvec_out_reg[13] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [11]),
        .Q(\mtvec_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mtvec_out_reg[14] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [12]),
        .Q(\mtvec_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mtvec_out_reg[15] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [13]),
        .Q(\mtvec_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mtvec_out_reg[16] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [14]),
        .Q(\mtvec_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mtvec_out_reg[17] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [15]),
        .Q(\mtvec_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mtvec_out_reg[18] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [16]),
        .Q(\mtvec_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mtvec_out_reg[19] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [17]),
        .Q(\mtvec_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mtvec_out_reg[20] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [18]),
        .Q(\mtvec_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mtvec_out_reg[21] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [19]),
        .Q(\mtvec_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mtvec_out_reg[22] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [20]),
        .Q(\mtvec_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mtvec_out_reg[23] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [21]),
        .Q(\mtvec_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mtvec_out_reg[24] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [22]),
        .Q(\mtvec_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mtvec_out_reg[25] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [23]),
        .Q(\mtvec_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mtvec_out_reg[26] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [24]),
        .Q(\mtvec_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mtvec_out_reg[27] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [25]),
        .Q(\mtvec_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mtvec_out_reg[28] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [26]),
        .Q(\mtvec_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mtvec_out_reg[29] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [27]),
        .Q(\mtvec_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mtvec_out_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [0]),
        .Q(\mtvec_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mtvec_out_reg[30] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [28]),
        .Q(\mtvec_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mtvec_out_reg[31] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [29]),
        .Q(\mtvec_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \mtvec_out_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [1]),
        .Q(\mtvec_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mtvec_out_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [2]),
        .Q(\mtvec_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mtvec_out_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [3]),
        .Q(\mtvec_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mtvec_out_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [4]),
        .Q(\mtvec_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mtvec_out_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [5]),
        .Q(\mtvec_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mtvec_out_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [6]),
        .Q(\mtvec_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \mtvec_out_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\mtvec_out_reg[31]_1 [7]),
        .Q(\mtvec_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[10] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [10]),
        .Q(\mtvec_reg[31]_0 [8]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[11] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [11]),
        .Q(\mtvec_reg[31]_0 [9]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[12] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [12]),
        .Q(\mtvec_reg[31]_0 [10]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[13] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [13]),
        .Q(\mtvec_reg[31]_0 [11]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[14] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [14]),
        .Q(\mtvec_reg[31]_0 [12]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[15] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [15]),
        .Q(\mtvec_reg[31]_0 [13]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[16] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [16]),
        .Q(\mtvec_reg[31]_0 [14]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[17] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [17]),
        .Q(\mtvec_reg[31]_0 [15]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[18] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [18]),
        .Q(\mtvec_reg[31]_0 [16]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[19] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [19]),
        .Q(\mtvec_reg[31]_0 [17]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[20] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [20]),
        .Q(\mtvec_reg[31]_0 [18]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[21] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [21]),
        .Q(\mtvec_reg[31]_0 [19]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[22] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [22]),
        .Q(\mtvec_reg[31]_0 [20]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[23] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [23]),
        .Q(\mtvec_reg[31]_0 [21]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[24] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [24]),
        .Q(\mtvec_reg[31]_0 [22]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[25] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [25]),
        .Q(\mtvec_reg[31]_0 [23]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[26] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [26]),
        .Q(\mtvec_reg[31]_0 [24]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[27] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [27]),
        .Q(\mtvec_reg[31]_0 [25]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[28] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [28]),
        .Q(\mtvec_reg[31]_0 [26]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[29] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [29]),
        .Q(\mtvec_reg[31]_0 [27]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[2] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [2]),
        .Q(\mtvec_reg[31]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[30] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [30]),
        .Q(\mtvec_reg[31]_0 [28]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[31] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [31]),
        .Q(\mtvec_reg[31]_0 [29]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[3] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [3]),
        .Q(\mtvec_reg[31]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[4] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [4]),
        .Q(\mtvec_reg[31]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[5] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [5]),
        .Q(\mtvec_reg[31]_0 [3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[6] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [6]),
        .Q(\mtvec_reg[31]_0 [4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[7] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [7]),
        .Q(\mtvec_reg[31]_0 [5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[8] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [8]),
        .Q(\mtvec_reg[31]_0 [6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \mtvec_reg[9] 
       (.C(system_clk),
        .CE(\mtvec_reg[31]_1 ),
        .D(\mepc_reg[31]_1 [9]),
        .Q(\mtvec_reg[31]_0 [7]),
        .R(reset));
  CARRY4 read_data_out2_carry
       (.CI(1'b0),
        .CO({CO,read_data_out2_carry_n_1,read_data_out2_carry_n_2,read_data_out2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_read_data_out2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  LUT6 #(
    .INIT(64'hF0AA00CC00000000)) 
    \read_data_out[0]_i_7 
       (.I0(mepc[0]),
        .I1(mscratch[0]),
        .I2(mie[0]),
        .I3(\read_data_out[1]_i_5 ),
        .I4(\read_data_out_reg[30]_0 ),
        .I5(\read_data_out_reg[30]_1 ),
        .O(\mepc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00000000)) 
    \read_data_out[1]_i_7 
       (.I0(mepc[1]),
        .I1(mscratch[1]),
        .I2(mie[1]),
        .I3(\read_data_out[1]_i_5 ),
        .I4(\read_data_out_reg[30]_0 ),
        .I5(\read_data_out_reg[30]_1 ),
        .O(\mepc_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \read_data_out[7]_i_3 
       (.I0(mscratch[7]),
        .I1(ie1_reg_0),
        .I2(\read_data_out_reg[7]_0 ),
        .I3(\read_data_out_reg[7]_1 ),
        .I4(\read_data_out[7]_i_8_n_0 ),
        .I5(mepc[7]),
        .O(\mscratch_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hF000AACC)) 
    \read_data_out[7]_i_8 
       (.I0(timer_interrupt),
        .I1(\mtvec_reg[31]_0 [5]),
        .I2(\mie_reg[31]_0 [5]),
        .I3(\read_data_out_reg[30]_1 ),
        .I4(\read_data_out_reg[30]_0 ),
        .O(\read_data_out[7]_i_8_n_0 ));
  FDRE \read_data_out_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\read_data_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \read_data_out_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\read_data_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \read_data_out_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\read_data_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \read_data_out_reg[12] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\read_data_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \read_data_out_reg[13] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\read_data_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \read_data_out_reg[14] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\read_data_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \read_data_out_reg[15] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\read_data_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \read_data_out_reg[16] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\read_data_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \read_data_out_reg[17] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\read_data_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \read_data_out_reg[18] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\read_data_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \read_data_out_reg[19] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\read_data_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \read_data_out_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\read_data_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \read_data_out_reg[20] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\read_data_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \read_data_out_reg[21] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\read_data_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \read_data_out_reg[22] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\read_data_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \read_data_out_reg[23] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\read_data_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \read_data_out_reg[24] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\read_data_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \read_data_out_reg[25] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\read_data_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \read_data_out_reg[26] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\read_data_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \read_data_out_reg[27] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\read_data_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \read_data_out_reg[28] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\read_data_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \read_data_out_reg[29] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\read_data_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \read_data_out_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\read_data_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \read_data_out_reg[30] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\read_data_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \read_data_out_reg[31] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\read_data_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \read_data_out_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\read_data_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \read_data_out_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\read_data_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \read_data_out_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\read_data_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \read_data_out_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\read_data_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \read_data_out_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\read_data_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \read_data_out_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\read_data_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \read_data_out_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\read_data_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE software_interrupt_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(software_interrupt_reg_1),
        .Q(software_interrupt_reg_0),
        .R(reset));
  FDRE \test_register_reg[number][0] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [2]),
        .Q(\test_register_reg[number][29]_0 [0]),
        .R(reset));
  FDRE \test_register_reg[number][10] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [12]),
        .Q(\test_register_reg[number][29]_0 [10]),
        .R(reset));
  FDRE \test_register_reg[number][11] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [13]),
        .Q(\test_register_reg[number][29]_0 [11]),
        .R(reset));
  FDRE \test_register_reg[number][12] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [14]),
        .Q(\test_register_reg[number][29]_0 [12]),
        .R(reset));
  FDRE \test_register_reg[number][13] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [15]),
        .Q(\test_register_reg[number][29]_0 [13]),
        .R(reset));
  FDRE \test_register_reg[number][14] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [16]),
        .Q(\test_register_reg[number][29]_0 [14]),
        .R(reset));
  FDRE \test_register_reg[number][15] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [17]),
        .Q(\test_register_reg[number][29]_0 [15]),
        .R(reset));
  FDRE \test_register_reg[number][16] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [18]),
        .Q(\test_register_reg[number][29]_0 [16]),
        .R(reset));
  FDRE \test_register_reg[number][17] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [19]),
        .Q(\test_register_reg[number][29]_0 [17]),
        .R(reset));
  FDRE \test_register_reg[number][18] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [20]),
        .Q(\test_register_reg[number][29]_0 [18]),
        .R(reset));
  FDRE \test_register_reg[number][19] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [21]),
        .Q(\test_register_reg[number][29]_0 [19]),
        .R(reset));
  FDRE \test_register_reg[number][1] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [3]),
        .Q(\test_register_reg[number][29]_0 [1]),
        .R(reset));
  FDRE \test_register_reg[number][20] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [22]),
        .Q(\test_register_reg[number][29]_0 [20]),
        .R(reset));
  FDRE \test_register_reg[number][21] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [23]),
        .Q(\test_register_reg[number][29]_0 [21]),
        .R(reset));
  FDRE \test_register_reg[number][22] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [24]),
        .Q(\test_register_reg[number][29]_0 [22]),
        .R(reset));
  FDRE \test_register_reg[number][23] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [25]),
        .Q(\test_register_reg[number][29]_0 [23]),
        .R(reset));
  FDRE \test_register_reg[number][24] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [26]),
        .Q(\test_register_reg[number][29]_0 [24]),
        .R(reset));
  FDRE \test_register_reg[number][25] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [27]),
        .Q(\test_register_reg[number][29]_0 [25]),
        .R(reset));
  FDRE \test_register_reg[number][26] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [28]),
        .Q(\test_register_reg[number][29]_0 [26]),
        .R(reset));
  FDRE \test_register_reg[number][27] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [29]),
        .Q(\test_register_reg[number][29]_0 [27]),
        .R(reset));
  FDRE \test_register_reg[number][28] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [30]),
        .Q(\test_register_reg[number][29]_0 [28]),
        .R(reset));
  FDRE \test_register_reg[number][29] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [31]),
        .Q(\test_register_reg[number][29]_0 [29]),
        .R(reset));
  FDRE \test_register_reg[number][2] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [4]),
        .Q(\test_register_reg[number][29]_0 [2]),
        .R(reset));
  FDRE \test_register_reg[number][3] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [5]),
        .Q(\test_register_reg[number][29]_0 [3]),
        .R(reset));
  FDRE \test_register_reg[number][4] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [6]),
        .Q(\test_register_reg[number][29]_0 [4]),
        .R(reset));
  FDRE \test_register_reg[number][5] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [7]),
        .Q(\test_register_reg[number][29]_0 [5]),
        .R(reset));
  FDRE \test_register_reg[number][6] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [8]),
        .Q(\test_register_reg[number][29]_0 [6]),
        .R(reset));
  FDRE \test_register_reg[number][7] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [9]),
        .Q(\test_register_reg[number][29]_0 [7]),
        .R(reset));
  FDRE \test_register_reg[number][8] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [10]),
        .Q(\test_register_reg[number][29]_0 [8]),
        .R(reset));
  FDRE \test_register_reg[number][9] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [11]),
        .Q(\test_register_reg[number][29]_0 [9]),
        .R(reset));
  FDRE \test_register_reg[state][0] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [0]),
        .Q(\test_register_reg[state][1]_0 [0]),
        .R(reset));
  FDRE \test_register_reg[state][1] 
       (.C(system_clk),
        .CE(E),
        .D(\mepc_reg[31]_1 [1]),
        .Q(\test_register_reg[state][1]_0 [1]),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_counter_6 timer_counter
       (.Q(mtime_compare),
        .counter_mtime_reg(counter_mtime_reg),
        .\current_count_reg[0]_0 (\current_count_reg[0]_0 ),
        .\current_count_reg[10]_0 (\current_count_reg[10]_0 ),
        .\current_count_reg[11]_0 (\current_count_reg[11]_0 ),
        .\current_count_reg[12]_0 (\current_count_reg[12]_0 ),
        .\current_count_reg[13]_0 (\current_count_reg[13]_0 ),
        .\current_count_reg[14]_0 (\current_count_reg[14]_0 ),
        .\current_count_reg[15]_0 (\current_count_reg[15]_0 ),
        .\current_count_reg[16]_0 (\current_count_reg[16]_0 ),
        .\current_count_reg[17]_0 (\current_count_reg[17]_0 ),
        .\current_count_reg[18]_0 (\current_count_reg[18]_0 ),
        .\current_count_reg[19]_0 (\current_count_reg[19]_0 ),
        .\current_count_reg[1]_0 (\current_count_reg[1]_0 ),
        .\current_count_reg[20]_0 (\current_count_reg[20]_0 ),
        .\current_count_reg[21]_0 (\current_count_reg[21]_0 ),
        .\current_count_reg[22]_0 (\current_count_reg[22]_0 ),
        .\current_count_reg[23]_0 (\current_count_reg[23]_0 ),
        .\current_count_reg[24]_0 (\current_count_reg[24]_0 ),
        .\current_count_reg[25]_0 (\current_count_reg[25]_0 ),
        .\current_count_reg[26]_0 (\current_count_reg[26]_0 ),
        .\current_count_reg[27]_0 (\current_count_reg[27]_0 ),
        .\current_count_reg[28]_0 (\current_count_reg[28]_0 ),
        .\current_count_reg[29]_0 (\current_count_reg[29]_0 ),
        .\current_count_reg[2]_0 (\current_count_reg[2]_0 ),
        .\current_count_reg[30]_0 (\current_count_reg[30]_0 ),
        .\current_count_reg[31]_0 (\current_count_reg[31]_0 ),
        .\current_count_reg[3]_0 (\current_count_reg[3]_0 ),
        .\current_count_reg[4]_0 (\current_count_reg[4]_0 ),
        .\current_count_reg[5]_0 (\current_count_reg[5]_0 ),
        .\current_count_reg[6]_0 (\current_count_reg[6]_0 ),
        .\current_count_reg[7]_0 (\current_count_reg[7]_0 ),
        .\current_count_reg[8]_0 (\current_count_reg[8]_0 ),
        .\current_count_reg[9]_0 (\current_count_reg[9]_0 ),
        .\read_data_out[0]_i_4 (\read_data_out_reg[30]_0 ),
        .\read_data_out[0]_i_4_0 (\read_data_out_reg[30]_1 ),
        .reset(reset),
        .timer_clk(timer_clk));
  CARRY4 timer_interrupt0_carry
       (.CI(1'b0),
        .CO({timer_interrupt0_carry_n_0,timer_interrupt0_carry_n_1,timer_interrupt0_carry_n_2,timer_interrupt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_timer_interrupt0_carry_O_UNCONNECTED[3:0]),
        .S({timer_interrupt0_carry_i_1_n_0,timer_interrupt0_carry_i_2_n_0,timer_interrupt0_carry_i_3_n_0,timer_interrupt0_carry_i_4_n_0}));
  CARRY4 timer_interrupt0_carry__0
       (.CI(timer_interrupt0_carry_n_0),
        .CO({timer_interrupt0_carry__0_n_0,timer_interrupt0_carry__0_n_1,timer_interrupt0_carry__0_n_2,timer_interrupt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_timer_interrupt0_carry__0_O_UNCONNECTED[3:0]),
        .S({timer_interrupt0_carry__0_i_1_n_0,timer_interrupt0_carry__0_i_2_n_0,timer_interrupt0_carry__0_i_3_n_0,timer_interrupt0_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry__0_i_1
       (.I0(counter_mtime_reg[21]),
        .I1(mtime_compare[21]),
        .I2(mtime_compare[22]),
        .I3(counter_mtime_reg[22]),
        .I4(mtime_compare[23]),
        .I5(counter_mtime_reg[23]),
        .O(timer_interrupt0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry__0_i_2
       (.I0(counter_mtime_reg[18]),
        .I1(mtime_compare[18]),
        .I2(mtime_compare[19]),
        .I3(counter_mtime_reg[19]),
        .I4(mtime_compare[20]),
        .I5(counter_mtime_reg[20]),
        .O(timer_interrupt0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry__0_i_3
       (.I0(counter_mtime_reg[15]),
        .I1(mtime_compare[15]),
        .I2(mtime_compare[16]),
        .I3(counter_mtime_reg[16]),
        .I4(mtime_compare[17]),
        .I5(counter_mtime_reg[17]),
        .O(timer_interrupt0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry__0_i_4
       (.I0(counter_mtime_reg[12]),
        .I1(mtime_compare[12]),
        .I2(mtime_compare[13]),
        .I3(counter_mtime_reg[13]),
        .I4(mtime_compare[14]),
        .I5(counter_mtime_reg[14]),
        .O(timer_interrupt0_carry__0_i_4_n_0));
  CARRY4 timer_interrupt0_carry__1
       (.CI(timer_interrupt0_carry__0_n_0),
        .CO({NLW_timer_interrupt0_carry__1_CO_UNCONNECTED[3],\counter_mtime_reg[30]_0 ,timer_interrupt0_carry__1_n_2,timer_interrupt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_timer_interrupt0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,timer_interrupt0_carry__1_i_1_n_0,timer_interrupt0_carry__1_i_2_n_0,timer_interrupt0_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    timer_interrupt0_carry__1_i_1
       (.I0(counter_mtime_reg[30]),
        .I1(mtime_compare[30]),
        .I2(mtime_compare[31]),
        .I3(counter_mtime_reg[31]),
        .O(timer_interrupt0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry__1_i_2
       (.I0(counter_mtime_reg[27]),
        .I1(mtime_compare[27]),
        .I2(mtime_compare[28]),
        .I3(counter_mtime_reg[28]),
        .I4(mtime_compare[29]),
        .I5(counter_mtime_reg[29]),
        .O(timer_interrupt0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry__1_i_3
       (.I0(counter_mtime_reg[24]),
        .I1(mtime_compare[24]),
        .I2(mtime_compare[25]),
        .I3(counter_mtime_reg[25]),
        .I4(mtime_compare[26]),
        .I5(counter_mtime_reg[26]),
        .O(timer_interrupt0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry_i_1
       (.I0(counter_mtime_reg[9]),
        .I1(mtime_compare[9]),
        .I2(mtime_compare[10]),
        .I3(counter_mtime_reg[10]),
        .I4(mtime_compare[11]),
        .I5(counter_mtime_reg[11]),
        .O(timer_interrupt0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry_i_2
       (.I0(counter_mtime_reg[6]),
        .I1(mtime_compare[6]),
        .I2(mtime_compare[7]),
        .I3(counter_mtime_reg[7]),
        .I4(mtime_compare[8]),
        .I5(counter_mtime_reg[8]),
        .O(timer_interrupt0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry_i_3
       (.I0(counter_mtime_reg[3]),
        .I1(mtime_compare[3]),
        .I2(mtime_compare[4]),
        .I3(counter_mtime_reg[4]),
        .I4(mtime_compare[5]),
        .I5(counter_mtime_reg[5]),
        .O(timer_interrupt0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    timer_interrupt0_carry_i_4
       (.I0(counter_mtime_reg[0]),
        .I1(mtime_compare[0]),
        .I2(mtime_compare[1]),
        .I3(counter_mtime_reg[1]),
        .I4(mtime_compare[2]),
        .I5(counter_mtime_reg[2]),
        .O(timer_interrupt0_carry_i_4_n_0));
  FDRE timer_interrupt_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(timer_interrupt_reg_0),
        .Q(timer_interrupt),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_decode
   (id_count_instruction,
    \instruction_reg[31]_0 ,
    \instruction_reg[6]_0 ,
    \csr_read_address_p_reg[1] ,
    \read_data_out[30]_i_18_0 ,
    \csr_read_address_p_reg[5] ,
    \csr_read_address_p_reg[10] ,
    \csr_read_address_p_reg[4] ,
    \csr_read_address_p_reg[7] ,
    \csr_read_address_p_reg[5]_0 ,
    \csr_read_address_p_reg[1]_0 ,
    \csr_read_address_p_reg[2] ,
    D,
    Q,
    \instruction_reg[3]_0 ,
    S,
    \instruction_reg[29]_0 ,
    \csr_read_address_p_reg[11] ,
    \csr_data_out_reg[31] ,
    \read_data_out[30]_i_9_0 ,
    \read_data_out[31]_i_11_0 ,
    \instruction_reg[28]_0 ,
    \csr_read_address_p_reg[3] ,
    \instruction_reg[26]_0 ,
    \csr_read_address_p_reg[0] ,
    id_immediate,
    \instruction_reg[13]_0 ,
    id_exception,
    \instruction_reg[12]_0 ,
    \instruction_reg[4]_0 ,
    \instruction_reg[6]_1 ,
    \instruction_reg[5]_0 ,
    id_rd_write,
    \instruction_reg[5]_1 ,
    \instruction_reg[5]_2 ,
    \instruction_reg[5]_3 ,
    \instruction_reg[5]_4 ,
    \instruction_reg[5]_5 ,
    \instruction_reg[5]_6 ,
    \instruction_reg[5]_7 ,
    \instruction_reg[5]_8 ,
    \instruction_reg[6]_2 ,
    \instruction_reg[6]_3 ,
    \instruction_reg[6]_4 ,
    \instruction_reg[6]_5 ,
    \instruction_reg[6]_6 ,
    \instruction_reg[6]_7 ,
    \instruction_reg[6]_8 ,
    \instruction_reg[6]_9 ,
    \instruction_reg[6]_10 ,
    \instruction_reg[6]_11 ,
    \instruction_reg[6]_12 ,
    \instruction_reg[12]_1 ,
    \instruction_reg[13]_1 ,
    \pc_reg[31]_0 ,
    count_instruction_reg_0,
    system_clk,
    \csr_write_reg[1] ,
    \read_data_out_reg[31] ,
    \read_data_out_reg[8] ,
    read_data_out2_carry,
    \read_data_out_reg[3] ,
    \read_data_out_reg[3]_0 ,
    \read_data_out_reg[31]_0 ,
    \read_data_out[3]_i_5_0 ,
    \read_data_out_reg[31]_1 ,
    \read_data_out_reg[7] ,
    \read_data_out_reg[7]_0 ,
    \read_data_out_reg[30] ,
    \read_data_out_reg[30]_0 ,
    \read_data_out_reg[30]_1 ,
    \read_data_out_reg[0] ,
    \read_data_out_reg[0]_0 ,
    read_data_out1__0,
    \read_data_out_reg[1] ,
    \read_data_out_reg[0]_1 ,
    \read_data_out_reg[1]_0 ,
    \read_data_out_reg[1]_1 ,
    \read_data_out_reg[1]_2 ,
    \read_data_out_reg[2] ,
    \read_data_out_reg[4] ,
    \read_data_out_reg[29] ,
    \read_data_out_reg[8]_0 ,
    \read_data_out_reg[8]_1 ,
    \read_data_out_reg[10] ,
    \read_data_out_reg[10]_0 ,
    \read_data_out_reg[12] ,
    \read_data_out_reg[12]_0 ,
    \read_data_out_reg[14] ,
    \read_data_out_reg[14]_0 ,
    \read_data_out_reg[16] ,
    \read_data_out_reg[16]_0 ,
    \read_data_out_reg[19] ,
    \read_data_out_reg[19]_0 ,
    \read_data_out_reg[22] ,
    \read_data_out_reg[22]_0 ,
    \read_data_out_reg[24] ,
    \read_data_out_reg[24]_0 ,
    \read_data_out_reg[25] ,
    \read_data_out_reg[25]_0 ,
    \read_data_out_reg[26] ,
    \read_data_out_reg[26]_0 ,
    \read_data_out_reg[31]_2 ,
    \read_data_out[31]_i_7_0 ,
    \read_data_out[31]_i_7_1 ,
    \read_data_out[3]_i_5_1 ,
    \read_data_out[24]_i_6_0 ,
    CO,
    irq_array,
    \read_data_out_reg[31]_3 ,
    \read_data_out_reg[0]_2 ,
    \read_data_out_reg[1]_3 ,
    \read_data_out_reg[2]_0 ,
    \read_data_out_reg[2]_1 ,
    \read_data_out_reg[3]_1 ,
    \read_data_out_reg[4]_0 ,
    \read_data_out_reg[4]_1 ,
    \read_data_out_reg[31]_4 ,
    \read_data_out_reg[5] ,
    \read_data_out_reg[5]_0 ,
    \read_data_out_reg[6] ,
    \read_data_out_reg[6]_0 ,
    \read_data_out_reg[7]_1 ,
    \read_data_out_reg[7]_2 ,
    \read_data_out_reg[9] ,
    \read_data_out_reg[9]_0 ,
    \read_data_out_reg[10]_1 ,
    \read_data_out_reg[11] ,
    \read_data_out_reg[11]_0 ,
    \read_data_out_reg[12]_1 ,
    \read_data_out_reg[13] ,
    \read_data_out_reg[13]_0 ,
    \read_data_out_reg[14]_1 ,
    \read_data_out_reg[15] ,
    \read_data_out_reg[15]_0 ,
    \read_data_out_reg[16]_1 ,
    \read_data_out_reg[17] ,
    \read_data_out_reg[17]_0 ,
    \read_data_out_reg[18] ,
    \read_data_out_reg[18]_0 ,
    \read_data_out_reg[19]_1 ,
    \read_data_out_reg[20] ,
    \read_data_out_reg[20]_0 ,
    \read_data_out_reg[21] ,
    \read_data_out_reg[21]_0 ,
    \read_data_out_reg[22]_1 ,
    \read_data_out_reg[23] ,
    \read_data_out_reg[23]_0 ,
    \read_data_out_reg[24]_1 ,
    \read_data_out_reg[25]_1 ,
    \read_data_out_reg[26]_1 ,
    \read_data_out_reg[27] ,
    \read_data_out_reg[27]_0 ,
    \read_data_out_reg[28] ,
    \read_data_out_reg[28]_0 ,
    \read_data_out_reg[29]_0 ,
    \read_data_out_reg[29]_1 ,
    \read_data_out_reg[31]_5 ,
    \read_data_out_reg[31]_6 ,
    \read_data_out_reg[2]_2 ,
    \read_data_out_reg[2]_3 ,
    \read_data_out[29]_i_5_0 ,
    \csr_addr_reg[11] ,
    stall_ex,
    \read_data_out[7]_i_9_0 ,
    \read_data_out[7]_i_12_0 ,
    \read_data_out[29]_i_5_1 ,
    SS,
    E,
    \instruction_reg[31]_1 ,
    reset,
    \pc_reg[31]_1 ,
    \pc_reg[31]_2 );
  output id_count_instruction;
  output \instruction_reg[31]_0 ;
  output \instruction_reg[6]_0 ;
  output \csr_read_address_p_reg[1] ;
  output \read_data_out[30]_i_18_0 ;
  output \csr_read_address_p_reg[5] ;
  output \csr_read_address_p_reg[10] ;
  output \csr_read_address_p_reg[4] ;
  output \csr_read_address_p_reg[7] ;
  output \csr_read_address_p_reg[5]_0 ;
  output \csr_read_address_p_reg[1]_0 ;
  output \csr_read_address_p_reg[2] ;
  output [2:0]D;
  output [17:0]Q;
  output [2:0]\instruction_reg[3]_0 ;
  output [2:0]S;
  output \instruction_reg[29]_0 ;
  output \csr_read_address_p_reg[11] ;
  output [31:0]\csr_data_out_reg[31] ;
  output \read_data_out[30]_i_9_0 ;
  output \read_data_out[31]_i_11_0 ;
  output \instruction_reg[28]_0 ;
  output \csr_read_address_p_reg[3] ;
  output \instruction_reg[26]_0 ;
  output \csr_read_address_p_reg[0] ;
  output [12:0]id_immediate;
  output [2:0]\instruction_reg[13]_0 ;
  output id_exception;
  output [3:0]\instruction_reg[12]_0 ;
  output [1:0]\instruction_reg[4]_0 ;
  output [2:0]\instruction_reg[6]_1 ;
  output [2:0]\instruction_reg[5]_0 ;
  output id_rd_write;
  output \instruction_reg[5]_1 ;
  output \instruction_reg[5]_2 ;
  output \instruction_reg[5]_3 ;
  output \instruction_reg[5]_4 ;
  output \instruction_reg[5]_5 ;
  output \instruction_reg[5]_6 ;
  output \instruction_reg[5]_7 ;
  output \instruction_reg[5]_8 ;
  output \instruction_reg[6]_2 ;
  output \instruction_reg[6]_3 ;
  output \instruction_reg[6]_4 ;
  output \instruction_reg[6]_5 ;
  output \instruction_reg[6]_6 ;
  output \instruction_reg[6]_7 ;
  output \instruction_reg[6]_8 ;
  output \instruction_reg[6]_9 ;
  output \instruction_reg[6]_10 ;
  output \instruction_reg[6]_11 ;
  output \instruction_reg[6]_12 ;
  output \instruction_reg[12]_1 ;
  output \instruction_reg[13]_1 ;
  output [31:0]\pc_reg[31]_0 ;
  input count_instruction_reg_0;
  input system_clk;
  input \csr_write_reg[1] ;
  input [31:0]\read_data_out_reg[31] ;
  input \read_data_out_reg[8] ;
  input [8:0]read_data_out2_carry;
  input \read_data_out_reg[3] ;
  input \read_data_out_reg[3]_0 ;
  input [28:0]\read_data_out_reg[31]_0 ;
  input \read_data_out[3]_i_5_0 ;
  input [28:0]\read_data_out_reg[31]_1 ;
  input \read_data_out_reg[7] ;
  input \read_data_out_reg[7]_0 ;
  input \read_data_out_reg[30] ;
  input \read_data_out_reg[30]_0 ;
  input \read_data_out_reg[30]_1 ;
  input \read_data_out_reg[0] ;
  input \read_data_out_reg[0]_0 ;
  input read_data_out1__0;
  input [1:0]\read_data_out_reg[1] ;
  input \read_data_out_reg[0]_1 ;
  input \read_data_out_reg[1]_0 ;
  input \read_data_out_reg[1]_1 ;
  input \read_data_out_reg[1]_2 ;
  input \read_data_out_reg[2] ;
  input \read_data_out_reg[4] ;
  input [13:0]\read_data_out_reg[29] ;
  input \read_data_out_reg[8]_0 ;
  input \read_data_out_reg[8]_1 ;
  input \read_data_out_reg[10] ;
  input \read_data_out_reg[10]_0 ;
  input \read_data_out_reg[12] ;
  input \read_data_out_reg[12]_0 ;
  input \read_data_out_reg[14] ;
  input \read_data_out_reg[14]_0 ;
  input \read_data_out_reg[16] ;
  input \read_data_out_reg[16]_0 ;
  input \read_data_out_reg[19] ;
  input \read_data_out_reg[19]_0 ;
  input \read_data_out_reg[22] ;
  input \read_data_out_reg[22]_0 ;
  input \read_data_out_reg[24] ;
  input \read_data_out_reg[24]_0 ;
  input \read_data_out_reg[25] ;
  input \read_data_out_reg[25]_0 ;
  input \read_data_out_reg[26] ;
  input \read_data_out_reg[26]_0 ;
  input \read_data_out_reg[31]_2 ;
  input [28:0]\read_data_out[31]_i_7_0 ;
  input [28:0]\read_data_out[31]_i_7_1 ;
  input \read_data_out[3]_i_5_1 ;
  input [0:0]\read_data_out[24]_i_6_0 ;
  input [0:0]CO;
  input [2:0]irq_array;
  input [5:0]\read_data_out_reg[31]_3 ;
  input \read_data_out_reg[0]_2 ;
  input \read_data_out_reg[1]_3 ;
  input \read_data_out_reg[2]_0 ;
  input \read_data_out_reg[2]_1 ;
  input \read_data_out_reg[3]_1 ;
  input \read_data_out_reg[4]_0 ;
  input \read_data_out_reg[4]_1 ;
  input [29:0]\read_data_out_reg[31]_4 ;
  input \read_data_out_reg[5] ;
  input \read_data_out_reg[5]_0 ;
  input \read_data_out_reg[6] ;
  input \read_data_out_reg[6]_0 ;
  input \read_data_out_reg[7]_1 ;
  input \read_data_out_reg[7]_2 ;
  input \read_data_out_reg[9] ;
  input \read_data_out_reg[9]_0 ;
  input \read_data_out_reg[10]_1 ;
  input \read_data_out_reg[11] ;
  input \read_data_out_reg[11]_0 ;
  input \read_data_out_reg[12]_1 ;
  input \read_data_out_reg[13] ;
  input \read_data_out_reg[13]_0 ;
  input \read_data_out_reg[14]_1 ;
  input \read_data_out_reg[15] ;
  input \read_data_out_reg[15]_0 ;
  input \read_data_out_reg[16]_1 ;
  input \read_data_out_reg[17] ;
  input \read_data_out_reg[17]_0 ;
  input \read_data_out_reg[18] ;
  input \read_data_out_reg[18]_0 ;
  input \read_data_out_reg[19]_1 ;
  input \read_data_out_reg[20] ;
  input \read_data_out_reg[20]_0 ;
  input \read_data_out_reg[21] ;
  input \read_data_out_reg[21]_0 ;
  input \read_data_out_reg[22]_1 ;
  input \read_data_out_reg[23] ;
  input \read_data_out_reg[23]_0 ;
  input \read_data_out_reg[24]_1 ;
  input \read_data_out_reg[25]_1 ;
  input \read_data_out_reg[26]_1 ;
  input \read_data_out_reg[27] ;
  input \read_data_out_reg[27]_0 ;
  input \read_data_out_reg[28] ;
  input \read_data_out_reg[28]_0 ;
  input \read_data_out_reg[29]_0 ;
  input \read_data_out_reg[29]_1 ;
  input \read_data_out_reg[31]_5 ;
  input \read_data_out_reg[31]_6 ;
  input [0:0]\read_data_out_reg[2]_2 ;
  input [1:0]\read_data_out_reg[2]_3 ;
  input \read_data_out[29]_i_5_0 ;
  input [11:0]\csr_addr_reg[11] ;
  input stall_ex;
  input \read_data_out[7]_i_9_0 ;
  input \read_data_out[7]_i_12_0 ;
  input \read_data_out[29]_i_5_1 ;
  input [0:0]SS;
  input [0:0]E;
  input [29:0]\instruction_reg[31]_1 ;
  input reset;
  input [0:0]\pc_reg[31]_1 ;
  input [31:0]\pc_reg[31]_2 ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [17:0]Q;
  wire [2:0]S;
  wire [0:0]SS;
  wire \alu_op[0]_i_2_n_0 ;
  wire \alu_op[0]_i_3_n_0 ;
  wire \alu_op[0]_i_4_n_0 ;
  wire \alu_op[0]_i_5_n_0 ;
  wire \alu_op[0]_i_6_n_0 ;
  wire \alu_op[1]_i_2_n_0 ;
  wire \alu_op[2]_i_2_n_0 ;
  wire \alu_op[3]_i_2_n_0 ;
  wire \alu_op[3]_i_3_n_0 ;
  wire \alu_op[3]_i_4_n_0 ;
  wire \alu_op[3]_i_5_n_0 ;
  wire \alu_y_src[0]_i_2_n_0 ;
  wire \branch[2]_i_2_n_0 ;
  wire \branch[2]_i_3_n_0 ;
  wire \branch[2]_i_4_n_0 ;
  wire \branch[2]_i_5_n_0 ;
  wire count_instruction_reg_0;
  wire \csr_addr[0]_i_2_n_0 ;
  wire \csr_addr[11]_i_2_n_0 ;
  wire \csr_addr[11]_i_3_n_0 ;
  wire \csr_addr[11]_i_4_n_0 ;
  wire \csr_addr[9]_i_2_n_0 ;
  wire \csr_addr[9]_i_3_n_0 ;
  wire [11:0]\csr_addr_reg[11] ;
  wire [31:0]\csr_data_out_reg[31] ;
  wire \csr_read_address_p_reg[0] ;
  wire \csr_read_address_p_reg[10] ;
  wire \csr_read_address_p_reg[11] ;
  wire \csr_read_address_p_reg[1] ;
  wire \csr_read_address_p_reg[1]_0 ;
  wire \csr_read_address_p_reg[2] ;
  wire \csr_read_address_p_reg[3] ;
  wire \csr_read_address_p_reg[4] ;
  wire \csr_read_address_p_reg[5] ;
  wire \csr_read_address_p_reg[5]_0 ;
  wire \csr_read_address_p_reg[7] ;
  wire \csr_write[0]_i_2_n_0 ;
  wire \csr_write_reg[1] ;
  wire data40;
  wire \decode_exception_cause[0]_i_2_n_0 ;
  wire \decode_exception_cause[2]_i_2_n_0 ;
  wire \decode_exception_cause[2]_i_3_n_0 ;
  wire \decode_exception_cause[2]_i_4_n_0 ;
  wire \decode_exception_cause[2]_i_5_n_0 ;
  wire \decode_exception_cause[3]_i_2_n_0 ;
  wire \decode_exception_cause[3]_i_3_n_0 ;
  wire \decode_exception_cause[3]_i_4_n_0 ;
  wire \decode_exception_cause[3]_i_5_n_0 ;
  wire \decode_exception_cause[3]_i_6_n_0 ;
  wire decode_exception_i_2_n_0;
  wire decode_exception_i_3_n_0;
  wire decode_exception_i_4_n_0;
  wire id_count_instruction;
  wire id_exception;
  wire [12:0]id_immediate;
  wire id_rd_write;
  wire \immediate[0]_i_2_n_0 ;
  wire \immediate[0]_i_3_n_0 ;
  wire \immediate[0]_i_4_n_0 ;
  wire \immediate[0]_i_5_n_0 ;
  wire \immediate[11]_i_2_n_0 ;
  wire \immediate[11]_i_3_n_0 ;
  wire \immediate[19]_i_3_n_0 ;
  wire \immediate[30]_i_3_n_0 ;
  wire \immediate[30]_i_4_n_0 ;
  wire \immediate[4]_i_2_n_0 ;
  wire [3:0]\instruction_reg[12]_0 ;
  wire \instruction_reg[12]_1 ;
  wire [2:0]\instruction_reg[13]_0 ;
  wire \instruction_reg[13]_1 ;
  wire \instruction_reg[26]_0 ;
  wire \instruction_reg[28]_0 ;
  wire \instruction_reg[29]_0 ;
  wire \instruction_reg[31]_0 ;
  wire [29:0]\instruction_reg[31]_1 ;
  wire [2:0]\instruction_reg[3]_0 ;
  wire [1:0]\instruction_reg[4]_0 ;
  wire [2:0]\instruction_reg[5]_0 ;
  wire \instruction_reg[5]_1 ;
  wire \instruction_reg[5]_2 ;
  wire \instruction_reg[5]_3 ;
  wire \instruction_reg[5]_4 ;
  wire \instruction_reg[5]_5 ;
  wire \instruction_reg[5]_6 ;
  wire \instruction_reg[5]_7 ;
  wire \instruction_reg[5]_8 ;
  wire \instruction_reg[6]_0 ;
  wire [2:0]\instruction_reg[6]_1 ;
  wire \instruction_reg[6]_10 ;
  wire \instruction_reg[6]_11 ;
  wire \instruction_reg[6]_12 ;
  wire \instruction_reg[6]_2 ;
  wire \instruction_reg[6]_3 ;
  wire \instruction_reg[6]_4 ;
  wire \instruction_reg[6]_5 ;
  wire \instruction_reg[6]_6 ;
  wire \instruction_reg[6]_7 ;
  wire \instruction_reg[6]_8 ;
  wire \instruction_reg[6]_9 ;
  wire \instruction_reg_n_0_[25] ;
  wire \instruction_reg_n_0_[26] ;
  wire \instruction_reg_n_0_[27] ;
  wire \instruction_reg_n_0_[28] ;
  wire \instruction_reg_n_0_[29] ;
  wire \instruction_reg_n_0_[2] ;
  wire \instruction_reg_n_0_[30] ;
  wire \instruction_reg_n_0_[3] ;
  wire \instruction_reg_n_0_[4] ;
  wire \instruction_reg_n_0_[5] ;
  wire \instruction_reg_n_0_[6] ;
  wire [2:0]irq_array;
  wire \mem_op[0]_i_2_n_0 ;
  wire \mem_op[1]_i_2_n_0 ;
  wire \mem_op[2]_i_7_n_0 ;
  wire [31:0]\pc_reg[31]_0 ;
  wire [0:0]\pc_reg[31]_1 ;
  wire [31:0]\pc_reg[31]_2 ;
  wire rd_write_out_i_2_n_0;
  wire read_data_out1__0;
  wire [8:0]read_data_out2_carry;
  wire \read_data_out[0]_i_4_n_0 ;
  wire \read_data_out[0]_i_5_n_0 ;
  wire \read_data_out[10]_i_4_n_0 ;
  wire \read_data_out[10]_i_5_n_0 ;
  wire \read_data_out[10]_i_6_n_0 ;
  wire \read_data_out[10]_i_8_n_0 ;
  wire \read_data_out[11]_i_2_n_0 ;
  wire \read_data_out[11]_i_3_n_0 ;
  wire \read_data_out[11]_i_4_n_0 ;
  wire \read_data_out[11]_i_5_n_0 ;
  wire \read_data_out[12]_i_4_n_0 ;
  wire \read_data_out[12]_i_5_n_0 ;
  wire \read_data_out[12]_i_6_n_0 ;
  wire \read_data_out[12]_i_8_n_0 ;
  wire \read_data_out[13]_i_2_n_0 ;
  wire \read_data_out[13]_i_3_n_0 ;
  wire \read_data_out[13]_i_4_n_0 ;
  wire \read_data_out[13]_i_5_n_0 ;
  wire \read_data_out[14]_i_4_n_0 ;
  wire \read_data_out[14]_i_5_n_0 ;
  wire \read_data_out[14]_i_6_n_0 ;
  wire \read_data_out[14]_i_8_n_0 ;
  wire \read_data_out[15]_i_2_n_0 ;
  wire \read_data_out[15]_i_3_n_0 ;
  wire \read_data_out[15]_i_4_n_0 ;
  wire \read_data_out[15]_i_5_n_0 ;
  wire \read_data_out[16]_i_4_n_0 ;
  wire \read_data_out[16]_i_5_n_0 ;
  wire \read_data_out[16]_i_6_n_0 ;
  wire \read_data_out[16]_i_8_n_0 ;
  wire \read_data_out[17]_i_2_n_0 ;
  wire \read_data_out[17]_i_3_n_0 ;
  wire \read_data_out[17]_i_4_n_0 ;
  wire \read_data_out[17]_i_5_n_0 ;
  wire \read_data_out[18]_i_2_n_0 ;
  wire \read_data_out[18]_i_3_n_0 ;
  wire \read_data_out[18]_i_4_n_0 ;
  wire \read_data_out[18]_i_5_n_0 ;
  wire \read_data_out[19]_i_4_n_0 ;
  wire \read_data_out[19]_i_5_n_0 ;
  wire \read_data_out[19]_i_6_n_0 ;
  wire \read_data_out[19]_i_8_n_0 ;
  wire \read_data_out[1]_i_4_n_0 ;
  wire \read_data_out[1]_i_5_n_0 ;
  wire \read_data_out[20]_i_2_n_0 ;
  wire \read_data_out[20]_i_3_n_0 ;
  wire \read_data_out[20]_i_4_n_0 ;
  wire \read_data_out[20]_i_5_n_0 ;
  wire \read_data_out[21]_i_2_n_0 ;
  wire \read_data_out[21]_i_3_n_0 ;
  wire \read_data_out[21]_i_4_n_0 ;
  wire \read_data_out[21]_i_5_n_0 ;
  wire \read_data_out[22]_i_4_n_0 ;
  wire \read_data_out[22]_i_5_n_0 ;
  wire \read_data_out[22]_i_6_n_0 ;
  wire \read_data_out[22]_i_8_n_0 ;
  wire \read_data_out[23]_i_2_n_0 ;
  wire \read_data_out[23]_i_3_n_0 ;
  wire \read_data_out[23]_i_4_n_0 ;
  wire \read_data_out[23]_i_5_n_0 ;
  wire \read_data_out[24]_i_4_n_0 ;
  wire \read_data_out[24]_i_5_n_0 ;
  wire [0:0]\read_data_out[24]_i_6_0 ;
  wire \read_data_out[24]_i_6_n_0 ;
  wire \read_data_out[24]_i_8_n_0 ;
  wire \read_data_out[25]_i_4_n_0 ;
  wire \read_data_out[25]_i_5_n_0 ;
  wire \read_data_out[25]_i_6_n_0 ;
  wire \read_data_out[25]_i_8_n_0 ;
  wire \read_data_out[26]_i_4_n_0 ;
  wire \read_data_out[26]_i_5_n_0 ;
  wire \read_data_out[26]_i_6_n_0 ;
  wire \read_data_out[26]_i_8_n_0 ;
  wire \read_data_out[26]_i_9_n_0 ;
  wire \read_data_out[27]_i_2_n_0 ;
  wire \read_data_out[27]_i_3_n_0 ;
  wire \read_data_out[27]_i_4_n_0 ;
  wire \read_data_out[27]_i_5_n_0 ;
  wire \read_data_out[28]_i_2_n_0 ;
  wire \read_data_out[28]_i_3_n_0 ;
  wire \read_data_out[28]_i_4_n_0 ;
  wire \read_data_out[28]_i_5_n_0 ;
  wire \read_data_out[29]_i_10_n_0 ;
  wire \read_data_out[29]_i_11_n_0 ;
  wire \read_data_out[29]_i_12_n_0 ;
  wire \read_data_out[29]_i_13_n_0 ;
  wire \read_data_out[29]_i_16_n_0 ;
  wire \read_data_out[29]_i_18_n_0 ;
  wire \read_data_out[29]_i_20_n_0 ;
  wire \read_data_out[29]_i_3_n_0 ;
  wire \read_data_out[29]_i_4_n_0 ;
  wire \read_data_out[29]_i_5_0 ;
  wire \read_data_out[29]_i_5_1 ;
  wire \read_data_out[29]_i_5_n_0 ;
  wire \read_data_out[29]_i_6_n_0 ;
  wire \read_data_out[29]_i_7_n_0 ;
  wire \read_data_out[29]_i_9_n_0 ;
  wire \read_data_out[2]_i_3_n_0 ;
  wire \read_data_out[2]_i_4_n_0 ;
  wire \read_data_out[2]_i_5_n_0 ;
  wire \read_data_out[2]_i_6_n_0 ;
  wire \read_data_out[2]_i_9_n_0 ;
  wire \read_data_out[30]_i_12_n_0 ;
  wire \read_data_out[30]_i_13_n_0 ;
  wire \read_data_out[30]_i_14_n_0 ;
  wire \read_data_out[30]_i_15_n_0 ;
  wire \read_data_out[30]_i_16_n_0 ;
  wire \read_data_out[30]_i_17_n_0 ;
  wire \read_data_out[30]_i_18_0 ;
  wire \read_data_out[30]_i_18_n_0 ;
  wire \read_data_out[30]_i_19_n_0 ;
  wire \read_data_out[30]_i_20_n_0 ;
  wire \read_data_out[30]_i_21_n_0 ;
  wire \read_data_out[30]_i_22_n_0 ;
  wire \read_data_out[30]_i_23_n_0 ;
  wire \read_data_out[30]_i_24_n_0 ;
  wire \read_data_out[30]_i_25_n_0 ;
  wire \read_data_out[30]_i_4_n_0 ;
  wire \read_data_out[30]_i_5_n_0 ;
  wire \read_data_out[30]_i_6_n_0 ;
  wire \read_data_out[30]_i_7_n_0 ;
  wire \read_data_out[30]_i_9_0 ;
  wire \read_data_out[31]_i_10_n_0 ;
  wire \read_data_out[31]_i_11_0 ;
  wire \read_data_out[31]_i_13_n_0 ;
  wire \read_data_out[31]_i_14_n_0 ;
  wire \read_data_out[31]_i_15_n_0 ;
  wire \read_data_out[31]_i_16_n_0 ;
  wire \read_data_out[31]_i_17_n_0 ;
  wire \read_data_out[31]_i_18_n_0 ;
  wire \read_data_out[31]_i_19_n_0 ;
  wire \read_data_out[31]_i_20_n_0 ;
  wire \read_data_out[31]_i_21_n_0 ;
  wire \read_data_out[31]_i_3_n_0 ;
  wire \read_data_out[31]_i_4_n_0 ;
  wire \read_data_out[31]_i_5_n_0 ;
  wire \read_data_out[31]_i_6_n_0 ;
  wire [28:0]\read_data_out[31]_i_7_0 ;
  wire [28:0]\read_data_out[31]_i_7_1 ;
  wire \read_data_out[31]_i_7_n_0 ;
  wire \read_data_out[31]_i_9_n_0 ;
  wire \read_data_out[3]_i_4_n_0 ;
  wire \read_data_out[3]_i_5_0 ;
  wire \read_data_out[3]_i_5_1 ;
  wire \read_data_out[3]_i_5_n_0 ;
  wire \read_data_out[3]_i_7_n_0 ;
  wire \read_data_out[3]_i_8_n_0 ;
  wire \read_data_out[3]_i_9_n_0 ;
  wire \read_data_out[4]_i_3_n_0 ;
  wire \read_data_out[4]_i_4_n_0 ;
  wire \read_data_out[4]_i_5_n_0 ;
  wire \read_data_out[4]_i_6_n_0 ;
  wire \read_data_out[4]_i_9_n_0 ;
  wire \read_data_out[5]_i_2_n_0 ;
  wire \read_data_out[5]_i_3_n_0 ;
  wire \read_data_out[5]_i_4_n_0 ;
  wire \read_data_out[5]_i_5_n_0 ;
  wire \read_data_out[6]_i_2_n_0 ;
  wire \read_data_out[6]_i_3_n_0 ;
  wire \read_data_out[6]_i_4_n_0 ;
  wire \read_data_out[6]_i_5_n_0 ;
  wire \read_data_out[7]_i_10_n_0 ;
  wire \read_data_out[7]_i_11_n_0 ;
  wire \read_data_out[7]_i_12_0 ;
  wire \read_data_out[7]_i_12_n_0 ;
  wire \read_data_out[7]_i_15_n_0 ;
  wire \read_data_out[7]_i_16_n_0 ;
  wire \read_data_out[7]_i_17_n_0 ;
  wire \read_data_out[7]_i_18_n_0 ;
  wire \read_data_out[7]_i_19_n_0 ;
  wire \read_data_out[7]_i_20_n_0 ;
  wire \read_data_out[7]_i_21_n_0 ;
  wire \read_data_out[7]_i_22_n_0 ;
  wire \read_data_out[7]_i_23_n_0 ;
  wire \read_data_out[7]_i_24_n_0 ;
  wire \read_data_out[7]_i_25_n_0 ;
  wire \read_data_out[7]_i_26_n_0 ;
  wire \read_data_out[7]_i_27_n_0 ;
  wire \read_data_out[7]_i_28_n_0 ;
  wire \read_data_out[7]_i_29_n_0 ;
  wire \read_data_out[7]_i_31_n_0 ;
  wire \read_data_out[7]_i_32_n_0 ;
  wire \read_data_out[7]_i_33_n_0 ;
  wire \read_data_out[7]_i_4_n_0 ;
  wire \read_data_out[7]_i_5_n_0 ;
  wire \read_data_out[7]_i_6_n_0 ;
  wire \read_data_out[7]_i_9_0 ;
  wire \read_data_out[7]_i_9_n_0 ;
  wire \read_data_out[8]_i_4_n_0 ;
  wire \read_data_out[8]_i_5_n_0 ;
  wire \read_data_out[8]_i_6_n_0 ;
  wire \read_data_out[8]_i_8_n_0 ;
  wire \read_data_out[9]_i_2_n_0 ;
  wire \read_data_out[9]_i_3_n_0 ;
  wire \read_data_out[9]_i_4_n_0 ;
  wire \read_data_out[9]_i_5_n_0 ;
  wire \read_data_out_reg[0] ;
  wire \read_data_out_reg[0]_0 ;
  wire \read_data_out_reg[0]_1 ;
  wire \read_data_out_reg[0]_2 ;
  wire \read_data_out_reg[10] ;
  wire \read_data_out_reg[10]_0 ;
  wire \read_data_out_reg[10]_1 ;
  wire \read_data_out_reg[11] ;
  wire \read_data_out_reg[11]_0 ;
  wire \read_data_out_reg[12] ;
  wire \read_data_out_reg[12]_0 ;
  wire \read_data_out_reg[12]_1 ;
  wire \read_data_out_reg[13] ;
  wire \read_data_out_reg[13]_0 ;
  wire \read_data_out_reg[14] ;
  wire \read_data_out_reg[14]_0 ;
  wire \read_data_out_reg[14]_1 ;
  wire \read_data_out_reg[15] ;
  wire \read_data_out_reg[15]_0 ;
  wire \read_data_out_reg[16] ;
  wire \read_data_out_reg[16]_0 ;
  wire \read_data_out_reg[16]_1 ;
  wire \read_data_out_reg[17] ;
  wire \read_data_out_reg[17]_0 ;
  wire \read_data_out_reg[18] ;
  wire \read_data_out_reg[18]_0 ;
  wire \read_data_out_reg[19] ;
  wire \read_data_out_reg[19]_0 ;
  wire \read_data_out_reg[19]_1 ;
  wire [1:0]\read_data_out_reg[1] ;
  wire \read_data_out_reg[1]_0 ;
  wire \read_data_out_reg[1]_1 ;
  wire \read_data_out_reg[1]_2 ;
  wire \read_data_out_reg[1]_3 ;
  wire \read_data_out_reg[20] ;
  wire \read_data_out_reg[20]_0 ;
  wire \read_data_out_reg[21] ;
  wire \read_data_out_reg[21]_0 ;
  wire \read_data_out_reg[22] ;
  wire \read_data_out_reg[22]_0 ;
  wire \read_data_out_reg[22]_1 ;
  wire \read_data_out_reg[23] ;
  wire \read_data_out_reg[23]_0 ;
  wire \read_data_out_reg[24] ;
  wire \read_data_out_reg[24]_0 ;
  wire \read_data_out_reg[24]_1 ;
  wire \read_data_out_reg[25] ;
  wire \read_data_out_reg[25]_0 ;
  wire \read_data_out_reg[25]_1 ;
  wire \read_data_out_reg[26] ;
  wire \read_data_out_reg[26]_0 ;
  wire \read_data_out_reg[26]_1 ;
  wire \read_data_out_reg[27] ;
  wire \read_data_out_reg[27]_0 ;
  wire \read_data_out_reg[28] ;
  wire \read_data_out_reg[28]_0 ;
  wire [13:0]\read_data_out_reg[29] ;
  wire \read_data_out_reg[29]_0 ;
  wire \read_data_out_reg[29]_1 ;
  wire \read_data_out_reg[2] ;
  wire \read_data_out_reg[2]_0 ;
  wire \read_data_out_reg[2]_1 ;
  wire [0:0]\read_data_out_reg[2]_2 ;
  wire [1:0]\read_data_out_reg[2]_3 ;
  wire \read_data_out_reg[30] ;
  wire \read_data_out_reg[30]_0 ;
  wire \read_data_out_reg[30]_1 ;
  wire [31:0]\read_data_out_reg[31] ;
  wire [28:0]\read_data_out_reg[31]_0 ;
  wire [28:0]\read_data_out_reg[31]_1 ;
  wire \read_data_out_reg[31]_2 ;
  wire [5:0]\read_data_out_reg[31]_3 ;
  wire [29:0]\read_data_out_reg[31]_4 ;
  wire \read_data_out_reg[31]_5 ;
  wire \read_data_out_reg[31]_6 ;
  wire \read_data_out_reg[3] ;
  wire \read_data_out_reg[3]_0 ;
  wire \read_data_out_reg[3]_1 ;
  wire \read_data_out_reg[4] ;
  wire \read_data_out_reg[4]_0 ;
  wire \read_data_out_reg[4]_1 ;
  wire \read_data_out_reg[5] ;
  wire \read_data_out_reg[5]_0 ;
  wire \read_data_out_reg[6] ;
  wire \read_data_out_reg[6]_0 ;
  wire \read_data_out_reg[7] ;
  wire \read_data_out_reg[7]_0 ;
  wire \read_data_out_reg[7]_1 ;
  wire \read_data_out_reg[7]_2 ;
  wire \read_data_out_reg[8] ;
  wire \read_data_out_reg[8]_0 ;
  wire \read_data_out_reg[8]_1 ;
  wire \read_data_out_reg[9] ;
  wire \read_data_out_reg[9]_0 ;
  wire reset;
  wire stall_ex;
  wire system_clk;

  LUT6 #(
    .INIT(64'h00280028FFAAAAAA)) 
    \alu_op[0]_i_1 
       (.I0(\alu_op[0]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(\alu_op[0]_i_3_n_0 ),
        .I3(\alu_op[0]_i_4_n_0 ),
        .I4(\alu_op[0]_i_5_n_0 ),
        .I5(\alu_op[0]_i_6_n_0 ),
        .O(\instruction_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFF9EFFF)) 
    \alu_op[0]_i_2 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[3] ),
        .I4(\instruction_reg_n_0_[5] ),
        .O(\alu_op[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \alu_op[0]_i_3 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\alu_op[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hE3BAEDEE)) 
    \alu_op[0]_i_4 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[5] ),
        .O(\alu_op[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6362)) 
    \alu_op[0]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(\alu_op[3]_i_2_n_0 ),
        .O(\alu_op[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00011008)) 
    \alu_op[0]_i_6 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[4] ),
        .O(\alu_op[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE3BEEFFE00000000)) 
    \alu_op[1]_i_1 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\alu_op[1]_i_2_n_0 ),
        .O(\instruction_reg[12]_0 [1]));
  LUT6 #(
    .INIT(64'h6666FF6F6F6F6667)) 
    \alu_op[1]_i_2 
       (.I0(\alu_op[0]_i_2_n_0 ),
        .I1(\alu_op[0]_i_6_n_0 ),
        .I2(Q[5]),
        .I3(\alu_op[3]_i_2_n_0 ),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\alu_op[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1C5110111C411001)) 
    \alu_op[2]_i_1 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\alu_op[2]_i_2_n_0 ),
        .O(\instruction_reg[12]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0C83)) 
    \alu_op[2]_i_2 
       (.I0(\alu_op[3]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\alu_op[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000002A0000)) 
    \alu_op[3]_i_1 
       (.I0(Q[5]),
        .I1(\alu_op[3]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\alu_op[3]_i_3_n_0 ),
        .I5(\alu_op[3]_i_4_n_0 ),
        .O(\instruction_reg[12]_0 [3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \alu_op[3]_i_2 
       (.I0(\alu_op[3]_i_5_n_0 ),
        .I1(\instruction_reg_n_0_[28] ),
        .I2(\instruction_reg_n_0_[29] ),
        .I3(\instruction_reg_n_0_[27] ),
        .I4(\instruction_reg_n_0_[30] ),
        .I5(data40),
        .O(\alu_op[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hF7FFD73C)) 
    \alu_op[3]_i_3 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\instruction_reg_n_0_[3] ),
        .O(\alu_op[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \alu_op[3]_i_4 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[6] ),
        .O(\alu_op[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \alu_op[3]_i_5 
       (.I0(\instruction_reg_n_0_[25] ),
        .I1(\instruction_reg_n_0_[26] ),
        .O(\alu_op[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h03000008)) 
    \alu_x_src[0]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[4] ),
        .O(\instruction_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004008)) 
    \alu_x_src[1]_i_1 
       (.I0(\instruction_reg_n_0_[2] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[3] ),
        .O(\instruction_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h02088808)) 
    \alu_x_src[2]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[4] ),
        .O(\instruction_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'h0F33000030033013)) 
    \alu_y_src[0]_i_1 
       (.I0(\alu_y_src[0]_i_2_n_0 ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \alu_y_src[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\alu_y_src[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \alu_y_src[1]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\mem_op[1]_i_2_n_0 ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h27000000)) 
    \alu_y_src[2]_i_1 
       (.I0(\instruction_reg_n_0_[2] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\instruction_reg_n_0_[5] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h40000040)) 
    \branch[0]_i_1 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[3] ),
        .I4(\instruction_reg_n_0_[2] ),
        .O(\instruction_reg[13]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \branch[1]_i_1 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[3] ),
        .O(\instruction_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \branch[2]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(\branch[2]_i_2_n_0 ),
        .I4(\branch[2]_i_3_n_0 ),
        .I5(\branch[2]_i_4_n_0 ),
        .O(\instruction_reg[13]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \branch[2]_i_2 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .O(\branch[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \branch[2]_i_3 
       (.I0(\instruction_reg_n_0_[28] ),
        .I1(\instruction_reg_n_0_[26] ),
        .I2(Q[17]),
        .I3(\instruction_reg_n_0_[25] ),
        .I4(\branch[2]_i_5_n_0 ),
        .O(\branch[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \branch[2]_i_4 
       (.I0(\mem_op[1]_i_2_n_0 ),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(Q[14]),
        .I5(\instruction_reg_n_0_[29] ),
        .O(\branch[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \branch[2]_i_5 
       (.I0(\instruction_reg_n_0_[27] ),
        .I1(\instruction_reg_n_0_[30] ),
        .I2(data40),
        .I3(Q[16]),
        .O(\branch[2]_i_5_n_0 ));
  FDRE count_instruction_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(count_instruction_reg_0),
        .Q(id_count_instruction),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE2FFE2E2)) 
    \csr_addr[0]_i_1 
       (.I0(id_immediate[0]),
        .I1(stall_ex),
        .I2(\csr_addr_reg[11] [0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(\csr_addr[0]_i_2_n_0 ),
        .O(\csr_read_address_p_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000003337)) 
    \csr_addr[0]_i_2 
       (.I0(\instruction_reg_n_0_[27] ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[26] ),
        .I3(\instruction_reg_n_0_[25] ),
        .I4(stall_ex),
        .I5(id_immediate[4]),
        .O(\csr_addr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[10]_i_1 
       (.I0(id_immediate[10]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [10]),
        .O(\csr_read_address_p_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[11]_i_1 
       (.I0(id_immediate[11]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [11]),
        .O(\csr_read_address_p_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFFEF0F0)) 
    \csr_addr[11]_i_2 
       (.I0(\instruction_reg_n_0_[26] ),
        .I1(\instruction_reg_n_0_[27] ),
        .I2(id_immediate[4]),
        .I3(\instruction_reg_n_0_[25] ),
        .I4(\csr_addr[9]_i_3_n_0 ),
        .O(\csr_addr[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBBB)) 
    \csr_addr[11]_i_3 
       (.I0(id_immediate[2]),
        .I1(id_immediate[1]),
        .I2(\csr_addr[9]_i_3_n_0 ),
        .I3(\instruction_reg_n_0_[30] ),
        .I4(id_immediate[11]),
        .I5(\csr_addr[11]_i_4_n_0 ),
        .O(\csr_addr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \csr_addr[11]_i_4 
       (.I0(\instruction_reg_n_0_[29] ),
        .I1(id_immediate[3]),
        .I2(\csr_addr[9]_i_3_n_0 ),
        .I3(\instruction_reg_n_0_[28] ),
        .O(\csr_addr[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[1]_i_1 
       (.I0(id_immediate[1]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [1]),
        .O(\csr_read_address_p_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[2]_i_1 
       (.I0(id_immediate[2]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [2]),
        .O(\csr_read_address_p_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[3]_i_1 
       (.I0(id_immediate[3]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [3]),
        .O(\csr_read_address_p_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[4]_i_1 
       (.I0(id_immediate[4]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [4]),
        .O(\csr_read_address_p_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[5]_i_1 
       (.I0(id_immediate[5]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [5]),
        .O(\csr_read_address_p_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \csr_addr[6]_i_1 
       (.I0(\csr_addr[9]_i_2_n_0 ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[26] ),
        .I3(stall_ex),
        .I4(\csr_addr_reg[11] [6]),
        .O(\instruction_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \csr_addr[7]_i_1 
       (.I0(id_immediate[7]),
        .I1(\csr_addr[11]_i_2_n_0 ),
        .I2(id_immediate[0]),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [7]),
        .O(\csr_read_address_p_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \csr_addr[8]_i_1 
       (.I0(\csr_addr[9]_i_2_n_0 ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[28] ),
        .I3(stall_ex),
        .I4(\csr_addr_reg[11] [8]),
        .O(\instruction_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \csr_addr[9]_i_1 
       (.I0(\csr_addr[9]_i_2_n_0 ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[29] ),
        .I3(stall_ex),
        .I4(\csr_addr_reg[11] [9]),
        .O(\instruction_reg[29]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \csr_addr[9]_i_2 
       (.I0(\csr_addr[11]_i_2_n_0 ),
        .I1(id_immediate[0]),
        .I2(stall_ex),
        .I3(\csr_addr[11]_i_3_n_0 ),
        .O(\csr_addr[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h202000B5)) 
    \csr_addr[9]_i_3 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\instruction_reg_n_0_[3] ),
        .I4(\instruction_reg_n_0_[2] ),
        .O(\csr_addr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000060)) 
    \csr_write[0]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\csr_write[0]_i_2_n_0 ),
        .I4(\mem_op[1]_i_2_n_0 ),
        .I5(\csr_write_reg[1] ),
        .O(\instruction_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr_write[0]_i_2 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .O(\csr_write[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \csr_write[1]_i_1 
       (.I0(\mem_op[1]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\csr_write_reg[1] ),
        .O(\instruction_reg[12]_1 ));
  LUT5 #(
    .INIT(32'h44440005)) 
    \decode_exception_cause[0]_i_1 
       (.I0(decode_exception_i_2_n_0),
        .I1(\decode_exception_cause[3]_i_2_n_0 ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\decode_exception_cause[0]_i_2_n_0 ),
        .O(\instruction_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \decode_exception_cause[0]_i_2 
       (.I0(\decode_exception_cause[3]_i_4_n_0 ),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(\instruction_reg_n_0_[29] ),
        .I4(\instruction_reg_n_0_[28] ),
        .I5(\decode_exception_cause[3]_i_5_n_0 ),
        .O(\decode_exception_cause[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44440005)) 
    \decode_exception_cause[2]_i_1 
       (.I0(decode_exception_i_2_n_0),
        .I1(\decode_exception_cause[3]_i_2_n_0 ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\decode_exception_cause[2]_i_2_n_0 ),
        .O(\instruction_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00088000)) 
    \decode_exception_cause[2]_i_2 
       (.I0(\decode_exception_cause[2]_i_3_n_0 ),
        .I1(\decode_exception_cause[2]_i_4_n_0 ),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(\decode_exception_cause[2]_i_5_n_0 ),
        .O(\decode_exception_cause[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000100000)) 
    \decode_exception_cause[2]_i_3 
       (.I0(\instruction_reg_n_0_[25] ),
        .I1(\instruction_reg_n_0_[26] ),
        .I2(\instruction_reg_n_0_[28] ),
        .I3(Q[17]),
        .I4(\instruction_reg_n_0_[29] ),
        .I5(Q[15]),
        .O(\decode_exception_cause[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \decode_exception_cause[2]_i_4 
       (.I0(Q[16]),
        .I1(data40),
        .I2(\instruction_reg_n_0_[30] ),
        .I3(\instruction_reg_n_0_[27] ),
        .I4(\instruction_reg_n_0_[6] ),
        .I5(\instruction_reg_n_0_[5] ),
        .O(\decode_exception_cause[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5C5C5C5C5C545)) 
    \decode_exception_cause[2]_i_5 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\decode_exception_cause[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h44440005)) 
    \decode_exception_cause[3]_i_1 
       (.I0(decode_exception_i_2_n_0),
        .I1(\decode_exception_cause[3]_i_2_n_0 ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\decode_exception_cause[3]_i_3_n_0 ),
        .O(\instruction_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h202FF02F)) 
    \decode_exception_cause[3]_i_2 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[3] ),
        .I4(\instruction_reg_n_0_[5] ),
        .O(\decode_exception_cause[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \decode_exception_cause[3]_i_3 
       (.I0(\decode_exception_cause[3]_i_4_n_0 ),
        .I1(\instruction_reg_n_0_[28] ),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[15]),
        .I5(\decode_exception_cause[3]_i_5_n_0 ),
        .O(\decode_exception_cause[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A2)) 
    \decode_exception_cause[3]_i_4 
       (.I0(\decode_exception_cause[2]_i_4_n_0 ),
        .I1(\instruction_reg_n_0_[29] ),
        .I2(\instruction_reg_n_0_[28] ),
        .I3(\instruction_reg_n_0_[26] ),
        .I4(\instruction_reg_n_0_[25] ),
        .I5(Q[17]),
        .O(\decode_exception_cause[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF8888888FFFF88FF)) 
    \decode_exception_cause[3]_i_5 
       (.I0(\decode_exception_cause[3]_i_6_n_0 ),
        .I1(\decode_exception_cause[3]_i_4_n_0 ),
        .I2(rd_write_out_i_2_n_0),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg_n_0_[4] ),
        .O(\decode_exception_cause[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h03000080)) 
    \decode_exception_cause[3]_i_6 
       (.I0(\instruction_reg_n_0_[28] ),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(\instruction_reg_n_0_[29] ),
        .O(\decode_exception_cause[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    decode_exception_i_1
       (.I0(decode_exception_i_2_n_0),
        .I1(decode_exception_i_3_n_0),
        .I2(decode_exception_i_4_n_0),
        .O(id_exception));
  LUT5 #(
    .INIT(32'h40000000)) 
    decode_exception_i_2
       (.I0(\instruction_reg[12]_0 [2]),
        .I1(\instruction_reg[12]_0 [0]),
        .I2(\alu_op[1]_i_2_n_0 ),
        .I3(\instruction_reg[12]_0 [3]),
        .I4(\alu_op[3]_i_3_n_0 ),
        .O(decode_exception_i_2_n_0));
  LUT6 #(
    .INIT(64'hBBFF9908EEFFDDCC)) 
    decode_exception_i_3
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(rd_write_out_i_2_n_0),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(\instruction_reg_n_0_[5] ),
        .O(decode_exception_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7DFFF)) 
    decode_exception_i_4
       (.I0(\branch[2]_i_3_n_0 ),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(\instruction_reg_n_0_[29] ),
        .I5(\immediate[0]_i_5_n_0 ),
        .O(decode_exception_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEAFFEAEAEA)) 
    \immediate[0]_i_1 
       (.I0(\immediate[0]_i_2_n_0 ),
        .I1(Q[13]),
        .I2(\immediate[0]_i_3_n_0 ),
        .I3(Q[0]),
        .I4(\immediate[0]_i_4_n_0 ),
        .I5(\immediate[0]_i_5_n_0 ),
        .O(id_immediate[0]));
  LUT6 #(
    .INIT(64'h1000400000000000)) 
    \immediate[0]_i_2 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(Q[13]),
        .O(\immediate[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \immediate[0]_i_3 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[2] ),
        .O(\immediate[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \immediate[0]_i_4 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[6] ),
        .O(\immediate[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \immediate[0]_i_5 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[5] ),
        .O(\immediate[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02008A0000020202)) 
    \immediate[10]_i_1 
       (.I0(\instruction_reg_n_0_[30] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_immediate[10]));
  LUT6 #(
    .INIT(64'hBAABAAAAAABBAAAA)) 
    \immediate[11]_i_1 
       (.I0(\immediate[11]_i_2_n_0 ),
        .I1(\mem_op[1]_i_2_n_0 ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(data40),
        .I5(\instruction_reg_n_0_[4] ),
        .O(id_immediate[11]));
  LUT6 #(
    .INIT(64'h0000F00000004000)) 
    \immediate[11]_i_2 
       (.I0(\mem_op[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\immediate[11]_i_3_n_0 ),
        .O(\immediate[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \immediate[11]_i_3 
       (.I0(data40),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(Q[13]),
        .I3(\instruction_reg_n_0_[2] ),
        .O(\immediate[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[12]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[5]),
        .O(\instruction_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[13]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[6]),
        .O(\instruction_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[14]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[7]),
        .O(\instruction_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[15]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[8]),
        .O(\instruction_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[16]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[9]),
        .O(\instruction_reg[5]_5 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[17]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[10]),
        .O(\instruction_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[18]_i_1 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[11]),
        .O(\instruction_reg[5]_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \immediate[19]_i_1 
       (.I0(\immediate[19]_i_3_n_0 ),
        .I1(\csr_write_reg[1] ),
        .O(\instruction_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0800300000000000)) 
    \immediate[19]_i_2 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(Q[12]),
        .O(\instruction_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0000000008048C04)) 
    \immediate[19]_i_3 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(data40),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[3] ),
        .O(\immediate[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \immediate[1]_i_1 
       (.I0(Q[1]),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\mem_op[1]_i_2_n_0 ),
        .I4(Q[14]),
        .I5(\immediate[4]_i_2_n_0 ),
        .O(id_immediate[1]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[20]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(Q[13]),
        .O(\instruction_reg[6]_2 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[21]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(Q[14]),
        .O(\instruction_reg[6]_3 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[22]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(Q[15]),
        .O(\instruction_reg[6]_4 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[23]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(Q[16]),
        .O(\instruction_reg[6]_5 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[24]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(Q[17]),
        .O(\instruction_reg[6]_6 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[25]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[25] ),
        .O(\instruction_reg[6]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[26]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[26] ),
        .O(\instruction_reg[6]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[27]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[27] ),
        .O(\instruction_reg[6]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[28]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[28] ),
        .O(\instruction_reg[6]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[29]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[29] ),
        .O(\instruction_reg[6]_11 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \immediate[2]_i_1 
       (.I0(Q[2]),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\mem_op[1]_i_2_n_0 ),
        .I4(Q[15]),
        .I5(\immediate[4]_i_2_n_0 ),
        .O(id_immediate[2]));
  LUT6 #(
    .INIT(64'h0000000010F01050)) 
    \immediate[30]_i_1 
       (.I0(\branch[2]_i_2_n_0 ),
        .I1(\immediate[30]_i_3_n_0 ),
        .I2(data40),
        .I3(\mem_op[1]_i_2_n_0 ),
        .I4(\immediate[30]_i_4_n_0 ),
        .I5(\csr_write_reg[1] ),
        .O(\instruction_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \immediate[30]_i_2 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[30] ),
        .O(\instruction_reg[6]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \immediate[30]_i_3 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[2] ),
        .O(\immediate[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \immediate[30]_i_4 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[6] ),
        .O(\immediate[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02008A00080A0202)) 
    \immediate[31]_i_1 
       (.I0(data40),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_immediate[12]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \immediate[3]_i_1 
       (.I0(Q[3]),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\mem_op[1]_i_2_n_0 ),
        .I4(Q[16]),
        .I5(\immediate[4]_i_2_n_0 ),
        .O(id_immediate[3]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \immediate[4]_i_1 
       (.I0(Q[4]),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\mem_op[1]_i_2_n_0 ),
        .I4(Q[17]),
        .I5(\immediate[4]_i_2_n_0 ),
        .O(id_immediate[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00C04101)) 
    \immediate[4]_i_2 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[2] ),
        .O(\immediate[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02008A0000020202)) 
    \immediate[5]_i_1 
       (.I0(\instruction_reg_n_0_[25] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_immediate[5]));
  LUT6 #(
    .INIT(64'h02008A0000020202)) 
    \immediate[6]_i_1 
       (.I0(\instruction_reg_n_0_[26] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_immediate[6]));
  LUT6 #(
    .INIT(64'h02008A0000020202)) 
    \immediate[7]_i_1 
       (.I0(\instruction_reg_n_0_[27] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_immediate[7]));
  LUT6 #(
    .INIT(64'h02008A0000020202)) 
    \immediate[8]_i_1 
       (.I0(\instruction_reg_n_0_[28] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_immediate[8]));
  LUT6 #(
    .INIT(64'h02008A0000020202)) 
    \immediate[9]_i_1 
       (.I0(\instruction_reg_n_0_[29] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_immediate[9]));
  FDRE \instruction_reg[10] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [8]),
        .Q(Q[3]),
        .R(SS));
  FDRE \instruction_reg[11] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [9]),
        .Q(Q[4]),
        .R(SS));
  FDRE \instruction_reg[12] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [10]),
        .Q(Q[5]),
        .R(SS));
  FDRE \instruction_reg[13] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [11]),
        .Q(Q[6]),
        .R(SS));
  FDRE \instruction_reg[14] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [12]),
        .Q(Q[7]),
        .R(SS));
  FDRE \instruction_reg[15] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [13]),
        .Q(Q[8]),
        .R(SS));
  FDRE \instruction_reg[16] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [14]),
        .Q(Q[9]),
        .R(SS));
  FDRE \instruction_reg[17] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [15]),
        .Q(Q[10]),
        .R(SS));
  FDRE \instruction_reg[18] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [16]),
        .Q(Q[11]),
        .R(SS));
  FDRE \instruction_reg[19] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [17]),
        .Q(Q[12]),
        .R(SS));
  FDRE \instruction_reg[20] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [18]),
        .Q(Q[13]),
        .R(SS));
  FDRE \instruction_reg[21] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [19]),
        .Q(Q[14]),
        .R(SS));
  FDRE \instruction_reg[22] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [20]),
        .Q(Q[15]),
        .R(SS));
  FDRE \instruction_reg[23] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [21]),
        .Q(Q[16]),
        .R(SS));
  FDRE \instruction_reg[24] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [22]),
        .Q(Q[17]),
        .R(SS));
  FDRE \instruction_reg[25] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [23]),
        .Q(\instruction_reg_n_0_[25] ),
        .R(SS));
  FDRE \instruction_reg[26] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [24]),
        .Q(\instruction_reg_n_0_[26] ),
        .R(SS));
  FDRE \instruction_reg[27] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [25]),
        .Q(\instruction_reg_n_0_[27] ),
        .R(SS));
  FDRE \instruction_reg[28] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [26]),
        .Q(\instruction_reg_n_0_[28] ),
        .R(SS));
  FDRE \instruction_reg[29] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [27]),
        .Q(\instruction_reg_n_0_[29] ),
        .R(SS));
  FDRE \instruction_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [0]),
        .Q(\instruction_reg_n_0_[2] ),
        .R(SS));
  FDRE \instruction_reg[30] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [28]),
        .Q(\instruction_reg_n_0_[30] ),
        .R(SS));
  FDRE \instruction_reg[31] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [29]),
        .Q(data40),
        .R(SS));
  FDRE \instruction_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [1]),
        .Q(\instruction_reg_n_0_[3] ),
        .R(SS));
  FDSE \instruction_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [2]),
        .Q(\instruction_reg_n_0_[4] ),
        .S(SS));
  FDRE \instruction_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [3]),
        .Q(\instruction_reg_n_0_[5] ),
        .R(SS));
  FDRE \instruction_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [4]),
        .Q(\instruction_reg_n_0_[6] ),
        .R(SS));
  FDRE \instruction_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [5]),
        .Q(Q[0]),
        .R(SS));
  FDRE \instruction_reg[8] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [6]),
        .Q(Q[1]),
        .R(SS));
  FDRE \instruction_reg[9] 
       (.C(system_clk),
        .CE(E),
        .D(\instruction_reg[31]_1 [7]),
        .Q(Q[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h4444400044044000)) 
    \mem_op[0]_i_1 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\mem_op[0]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(\instruction_reg_n_0_[5] ),
        .O(\instruction_reg[6]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mem_op[0]_i_2 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[4] ),
        .O(\mem_op[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000015)) 
    \mem_op[1]_i_1 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\mem_op[1]_i_2_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(\instruction_reg[6]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_op[1]_i_2 
       (.I0(\instruction_reg_n_0_[2] ),
        .I1(\instruction_reg_n_0_[3] ),
        .O(\mem_op[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h01110000)) 
    \mem_op[2]_i_3 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\mem_op[2]_i_7_n_0 ),
        .O(\instruction_reg[6]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_op[2]_i_7 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[2] ),
        .O(\mem_op[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \mem_size[0]_i_1 
       (.I0(Q[7]),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\mem_op[0]_i_2_n_0 ),
        .O(\instruction_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFEE)) 
    \mem_size[1]_i_2 
       (.I0(\mem_op[1]_i_2_n_0 ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(Q[7]),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(Q[6]),
        .I5(\instruction_reg_n_0_[5] ),
        .O(\instruction_reg[4]_0 [1]));
  FDRE \pc_reg[0] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [0]),
        .Q(\pc_reg[31]_0 [0]),
        .R(reset));
  FDRE \pc_reg[10] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [10]),
        .Q(\pc_reg[31]_0 [10]),
        .R(reset));
  FDRE \pc_reg[11] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [11]),
        .Q(\pc_reg[31]_0 [11]),
        .R(reset));
  FDRE \pc_reg[12] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [12]),
        .Q(\pc_reg[31]_0 [12]),
        .R(reset));
  FDRE \pc_reg[13] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [13]),
        .Q(\pc_reg[31]_0 [13]),
        .R(reset));
  FDRE \pc_reg[14] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [14]),
        .Q(\pc_reg[31]_0 [14]),
        .R(reset));
  FDSE \pc_reg[15] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [15]),
        .Q(\pc_reg[31]_0 [15]),
        .S(reset));
  FDSE \pc_reg[16] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [16]),
        .Q(\pc_reg[31]_0 [16]),
        .S(reset));
  FDSE \pc_reg[17] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [17]),
        .Q(\pc_reg[31]_0 [17]),
        .S(reset));
  FDSE \pc_reg[18] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [18]),
        .Q(\pc_reg[31]_0 [18]),
        .S(reset));
  FDSE \pc_reg[19] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [19]),
        .Q(\pc_reg[31]_0 [19]),
        .S(reset));
  FDRE \pc_reg[1] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [1]),
        .Q(\pc_reg[31]_0 [1]),
        .R(reset));
  FDSE \pc_reg[20] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [20]),
        .Q(\pc_reg[31]_0 [20]),
        .S(reset));
  FDSE \pc_reg[21] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [21]),
        .Q(\pc_reg[31]_0 [21]),
        .S(reset));
  FDSE \pc_reg[22] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [22]),
        .Q(\pc_reg[31]_0 [22]),
        .S(reset));
  FDSE \pc_reg[23] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [23]),
        .Q(\pc_reg[31]_0 [23]),
        .S(reset));
  FDSE \pc_reg[24] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [24]),
        .Q(\pc_reg[31]_0 [24]),
        .S(reset));
  FDSE \pc_reg[25] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [25]),
        .Q(\pc_reg[31]_0 [25]),
        .S(reset));
  FDSE \pc_reg[26] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [26]),
        .Q(\pc_reg[31]_0 [26]),
        .S(reset));
  FDSE \pc_reg[27] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [27]),
        .Q(\pc_reg[31]_0 [27]),
        .S(reset));
  FDSE \pc_reg[28] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [28]),
        .Q(\pc_reg[31]_0 [28]),
        .S(reset));
  FDSE \pc_reg[29] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [29]),
        .Q(\pc_reg[31]_0 [29]),
        .S(reset));
  FDRE \pc_reg[2] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [2]),
        .Q(\pc_reg[31]_0 [2]),
        .R(reset));
  FDSE \pc_reg[30] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [30]),
        .Q(\pc_reg[31]_0 [30]),
        .S(reset));
  FDSE \pc_reg[31] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [31]),
        .Q(\pc_reg[31]_0 [31]),
        .S(reset));
  FDRE \pc_reg[3] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [3]),
        .Q(\pc_reg[31]_0 [3]),
        .R(reset));
  FDRE \pc_reg[4] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [4]),
        .Q(\pc_reg[31]_0 [4]),
        .R(reset));
  FDRE \pc_reg[5] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [5]),
        .Q(\pc_reg[31]_0 [5]),
        .R(reset));
  FDRE \pc_reg[6] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [6]),
        .Q(\pc_reg[31]_0 [6]),
        .R(reset));
  FDRE \pc_reg[7] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [7]),
        .Q(\pc_reg[31]_0 [7]),
        .R(reset));
  FDRE \pc_reg[8] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [8]),
        .Q(\pc_reg[31]_0 [8]),
        .R(reset));
  FDRE \pc_reg[9] 
       (.C(system_clk),
        .CE(\pc_reg[31]_1 ),
        .D(\pc_reg[31]_2 [9]),
        .Q(\pc_reg[31]_0 [9]),
        .R(reset));
  LUT6 #(
    .INIT(64'h00F0200033003303)) 
    rd_write_out_i_1
       (.I0(rd_write_out_i_2_n_0),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[2] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(id_rd_write));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rd_write_out_i_2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(rd_write_out_i_2_n_0));
  LUT6 #(
    .INIT(64'h8241000000008241)) 
    read_data_out2_carry_i_1
       (.I0(\instruction_reg[29]_0 ),
        .I1(\csr_read_address_p_reg[10] ),
        .I2(read_data_out2_carry[7]),
        .I3(read_data_out2_carry[6]),
        .I4(\csr_read_address_p_reg[11] ),
        .I5(read_data_out2_carry[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8241000000008241)) 
    read_data_out2_carry_i_2
       (.I0(\instruction_reg[26]_0 ),
        .I1(read_data_out2_carry[5]),
        .I2(\instruction_reg[28]_0 ),
        .I3(read_data_out2_carry[3]),
        .I4(\csr_read_address_p_reg[7] ),
        .I5(read_data_out2_carry[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8241000000008241)) 
    read_data_out2_carry_i_4
       (.I0(\csr_read_address_p_reg[0] ),
        .I1(\csr_read_address_p_reg[1]_0 ),
        .I2(read_data_out2_carry[1]),
        .I3(read_data_out2_carry[0]),
        .I4(\csr_read_address_p_reg[2] ),
        .I5(read_data_out2_carry[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFAAEFEF)) 
    \read_data_out[0]_i_1 
       (.I0(\read_data_out_reg[0] ),
        .I1(\read_data_out_reg[0]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[0]_i_4_n_0 ),
        .I4(\read_data_out[31]_i_5_n_0 ),
        .I5(\read_data_out[0]_i_5_n_0 ),
        .O(\csr_data_out_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \read_data_out[0]_i_4 
       (.I0(\read_data_out[31]_i_9_n_0 ),
        .I1(\read_data_out_reg[31]_3 [0]),
        .I2(\read_data_out[31]_i_10_n_0 ),
        .I3(\read_data_out_reg[31] [0]),
        .I4(\csr_read_address_p_reg[5] ),
        .I5(\read_data_out_reg[0]_2 ),
        .O(\read_data_out[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[0]_i_5 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[1] [0]),
        .I3(\read_data_out_reg[0]_1 ),
        .I4(\read_data_out[31]_i_14_n_0 ),
        .O(\read_data_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[10]_i_1 
       (.I0(\read_data_out_reg[10] ),
        .I1(\read_data_out_reg[10]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[10]_i_4_n_0 ),
        .I4(\read_data_out[10]_i_5_n_0 ),
        .I5(\read_data_out[10]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [10]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[10]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[10]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [10]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[10]_i_5 
       (.I0(\read_data_out_reg[31]_4 [8]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[10]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[10]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [7]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [7]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[10]_i_8 
       (.I0(\read_data_out[31]_i_7_1 [7]),
        .I1(\read_data_out[31]_i_7_0 [7]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[11]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [3]),
        .I2(\read_data_out[11]_i_2_n_0 ),
        .I3(\read_data_out[11]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[11]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [11]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[11]_i_2 
       (.I0(\read_data_out[11]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [8]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [8]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[11]_i_3 
       (.I0(\read_data_out_reg[11]_0 ),
        .I1(\read_data_out_reg[31] [11]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[11]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [9]),
        .I3(\read_data_out_reg[11] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[11]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [8]),
        .I1(\read_data_out[31]_i_7_0 [8]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[12]_i_1 
       (.I0(\read_data_out_reg[12] ),
        .I1(\read_data_out_reg[12]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[12]_i_4_n_0 ),
        .I4(\read_data_out[12]_i_5_n_0 ),
        .I5(\read_data_out[12]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [12]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[12]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[12]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [12]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[12]_i_5 
       (.I0(\read_data_out_reg[31]_4 [10]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[12]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[12]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [9]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [9]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[12]_i_8 
       (.I0(\read_data_out[31]_i_7_1 [9]),
        .I1(\read_data_out[31]_i_7_0 [9]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[13]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [4]),
        .I2(\read_data_out[13]_i_2_n_0 ),
        .I3(\read_data_out[13]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[13]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [13]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[13]_i_2 
       (.I0(\read_data_out[13]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [10]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [10]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[13]_i_3 
       (.I0(\read_data_out_reg[13]_0 ),
        .I1(\read_data_out_reg[31] [13]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[13]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [11]),
        .I3(\read_data_out_reg[13] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[13]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [10]),
        .I1(\read_data_out[31]_i_7_0 [10]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[14]_i_1 
       (.I0(\read_data_out_reg[14] ),
        .I1(\read_data_out_reg[14]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[14]_i_4_n_0 ),
        .I4(\read_data_out[14]_i_5_n_0 ),
        .I5(\read_data_out[14]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [14]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[14]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[14]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [14]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[14]_i_5 
       (.I0(\read_data_out_reg[31]_4 [12]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[14]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[14]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [11]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [11]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[14]_i_8 
       (.I0(\read_data_out[31]_i_7_1 [11]),
        .I1(\read_data_out[31]_i_7_0 [11]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[15]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [5]),
        .I2(\read_data_out[15]_i_2_n_0 ),
        .I3(\read_data_out[15]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[15]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [15]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[15]_i_2 
       (.I0(\read_data_out[15]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [12]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [12]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[15]_i_3 
       (.I0(\read_data_out_reg[15]_0 ),
        .I1(\read_data_out_reg[31] [15]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[15]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [13]),
        .I3(\read_data_out_reg[15] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[15]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [12]),
        .I1(\read_data_out[31]_i_7_0 [12]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[16]_i_1 
       (.I0(\read_data_out_reg[16] ),
        .I1(\read_data_out_reg[16]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[16]_i_4_n_0 ),
        .I4(\read_data_out[16]_i_5_n_0 ),
        .I5(\read_data_out[16]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [16]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[16]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[16]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [16]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[16]_i_5 
       (.I0(\read_data_out_reg[31]_4 [14]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[16]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[16]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [13]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [13]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[16]_i_8 
       (.I0(\read_data_out[31]_i_7_1 [13]),
        .I1(\read_data_out[31]_i_7_0 [13]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[17]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [6]),
        .I2(\read_data_out[17]_i_2_n_0 ),
        .I3(\read_data_out[17]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[17]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [17]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[17]_i_2 
       (.I0(\read_data_out[17]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [14]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [14]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[17]_i_3 
       (.I0(\read_data_out_reg[17]_0 ),
        .I1(\read_data_out_reg[31] [17]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[17]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [15]),
        .I3(\read_data_out_reg[17] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[17]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [14]),
        .I1(\read_data_out[31]_i_7_0 [14]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[18]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [7]),
        .I2(\read_data_out[18]_i_2_n_0 ),
        .I3(\read_data_out[18]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[18]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [18]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[18]_i_2 
       (.I0(\read_data_out[18]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [15]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [15]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[18]_i_3 
       (.I0(\read_data_out_reg[18]_0 ),
        .I1(\read_data_out_reg[31] [18]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[18]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [16]),
        .I3(\read_data_out_reg[18] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[18]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [15]),
        .I1(\read_data_out[31]_i_7_0 [15]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[19]_i_1 
       (.I0(\read_data_out_reg[19] ),
        .I1(\read_data_out_reg[19]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[19]_i_4_n_0 ),
        .I4(\read_data_out[19]_i_5_n_0 ),
        .I5(\read_data_out[19]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [19]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[19]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[19]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [19]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[19]_i_5 
       (.I0(\read_data_out_reg[31]_4 [17]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[19]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[19]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [16]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [16]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[19]_i_8 
       (.I0(\read_data_out[31]_i_7_1 [16]),
        .I1(\read_data_out[31]_i_7_0 [16]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFAAEFEF)) 
    \read_data_out[1]_i_1 
       (.I0(\read_data_out_reg[1]_0 ),
        .I1(\read_data_out_reg[1]_1 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[1]_i_4_n_0 ),
        .I4(\read_data_out[31]_i_5_n_0 ),
        .I5(\read_data_out[1]_i_5_n_0 ),
        .O(\csr_data_out_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \read_data_out[1]_i_4 
       (.I0(\read_data_out[31]_i_9_n_0 ),
        .I1(\read_data_out_reg[31]_3 [1]),
        .I2(\read_data_out[31]_i_10_n_0 ),
        .I3(\read_data_out_reg[31] [1]),
        .I4(\csr_read_address_p_reg[5] ),
        .I5(\read_data_out_reg[1]_3 ),
        .O(\read_data_out[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[1]_i_5 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[1] [1]),
        .I3(\read_data_out_reg[1]_2 ),
        .I4(\read_data_out[31]_i_14_n_0 ),
        .O(\read_data_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[20]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [8]),
        .I2(\read_data_out[20]_i_2_n_0 ),
        .I3(\read_data_out[20]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[20]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [20]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[20]_i_2 
       (.I0(\read_data_out[20]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [17]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [17]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[20]_i_3 
       (.I0(\read_data_out_reg[20]_0 ),
        .I1(\read_data_out_reg[31] [20]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[20]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [18]),
        .I3(\read_data_out_reg[20] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[20]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [17]),
        .I1(\read_data_out[31]_i_7_0 [17]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[21]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [9]),
        .I2(\read_data_out[21]_i_2_n_0 ),
        .I3(\read_data_out[21]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[21]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [21]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[21]_i_2 
       (.I0(\read_data_out[21]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [18]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [18]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[21]_i_3 
       (.I0(\read_data_out_reg[21]_0 ),
        .I1(\read_data_out_reg[31] [21]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[21]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [19]),
        .I3(\read_data_out_reg[21] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[21]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [18]),
        .I1(\read_data_out[31]_i_7_0 [18]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[22]_i_1 
       (.I0(\read_data_out_reg[22] ),
        .I1(\read_data_out_reg[22]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[22]_i_4_n_0 ),
        .I4(\read_data_out[22]_i_5_n_0 ),
        .I5(\read_data_out[22]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [22]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[22]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[22]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [22]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[22]_i_5 
       (.I0(\read_data_out_reg[31]_4 [20]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[22]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[22]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [19]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [19]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[22]_i_8 
       (.I0(\read_data_out[31]_i_7_1 [19]),
        .I1(\read_data_out[31]_i_7_0 [19]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[23]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [10]),
        .I2(\read_data_out[23]_i_2_n_0 ),
        .I3(\read_data_out[23]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[23]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [23]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[23]_i_2 
       (.I0(\read_data_out[23]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [20]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [20]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[23]_i_3 
       (.I0(\read_data_out_reg[23]_0 ),
        .I1(\read_data_out_reg[31] [23]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[23]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [21]),
        .I3(\read_data_out_reg[23] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[23]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [20]),
        .I1(\read_data_out[31]_i_7_0 [20]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[24]_i_1 
       (.I0(\read_data_out_reg[24] ),
        .I1(\read_data_out_reg[24]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[24]_i_4_n_0 ),
        .I4(\read_data_out[24]_i_5_n_0 ),
        .I5(\read_data_out[24]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [24]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[24]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[24]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [24]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[24]_i_5 
       (.I0(\read_data_out_reg[31]_4 [22]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[24]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[24]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [21]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [21]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA222A02082028000)) 
    \read_data_out[24]_i_8 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .I2(\csr_read_address_p_reg[1] ),
        .I3(\read_data_out[31]_i_7_0 [21]),
        .I4(\read_data_out[31]_i_7_1 [21]),
        .I5(\read_data_out[24]_i_6_0 ),
        .O(\read_data_out[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[25]_i_1 
       (.I0(\read_data_out_reg[25] ),
        .I1(\read_data_out_reg[25]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[25]_i_4_n_0 ),
        .I4(\read_data_out[25]_i_5_n_0 ),
        .I5(\read_data_out[25]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [25]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[25]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[25]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [25]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[25]_i_5 
       (.I0(\read_data_out_reg[31]_4 [23]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[25]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[25]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [22]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [22]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA222A02082028000)) 
    \read_data_out[25]_i_8 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .I2(\csr_read_address_p_reg[1] ),
        .I3(\read_data_out[31]_i_7_0 [22]),
        .I4(\read_data_out[31]_i_7_1 [22]),
        .I5(CO),
        .O(\read_data_out[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[26]_i_1 
       (.I0(\read_data_out_reg[26] ),
        .I1(\read_data_out_reg[26]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[26]_i_4_n_0 ),
        .I4(\read_data_out[26]_i_5_n_0 ),
        .I5(\read_data_out[26]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [26]));
  LUT6 #(
    .INIT(64'h20202020202A2A2A)) 
    \read_data_out[26]_i_4 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\read_data_out_reg[26]_1 ),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out_reg[31] [26]),
        .I4(\read_data_out[31]_i_10_n_0 ),
        .I5(\read_data_out[26]_i_8_n_0 ),
        .O(\read_data_out[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[26]_i_5 
       (.I0(\read_data_out_reg[31]_4 [24]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[26]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[26]_i_9_n_0 ),
        .I2(\read_data_out_reg[31]_1 [23]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [23]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \read_data_out[26]_i_8 
       (.I0(\csr_read_address_p_reg[1] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .O(\read_data_out[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA222A02082028000)) 
    \read_data_out[26]_i_9 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .I2(\csr_read_address_p_reg[1] ),
        .I3(\read_data_out[31]_i_7_0 [23]),
        .I4(\read_data_out[31]_i_7_1 [23]),
        .I5(irq_array[0]),
        .O(\read_data_out[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[27]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [11]),
        .I2(\read_data_out[27]_i_2_n_0 ),
        .I3(\read_data_out[27]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[27]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [27]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[27]_i_2 
       (.I0(\read_data_out[27]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [24]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [24]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[27]_i_3 
       (.I0(\read_data_out_reg[27]_0 ),
        .I1(\read_data_out_reg[31] [27]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[27]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [25]),
        .I3(\read_data_out_reg[27] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA222A02082028000)) 
    \read_data_out[27]_i_5 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .I2(\csr_read_address_p_reg[1] ),
        .I3(\read_data_out[31]_i_7_0 [24]),
        .I4(\read_data_out[31]_i_7_1 [24]),
        .I5(irq_array[1]),
        .O(\read_data_out[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[28]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [12]),
        .I2(\read_data_out[28]_i_2_n_0 ),
        .I3(\read_data_out[28]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[28]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [28]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[28]_i_2 
       (.I0(\read_data_out[28]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [25]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [25]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[28]_i_3 
       (.I0(\read_data_out_reg[28]_0 ),
        .I1(\read_data_out_reg[31] [28]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[28]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [26]),
        .I3(\read_data_out_reg[28] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA222A02082028000)) 
    \read_data_out[28]_i_5 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .I2(\csr_read_address_p_reg[1] ),
        .I3(\read_data_out[31]_i_7_0 [25]),
        .I4(\read_data_out[31]_i_7_1 [25]),
        .I5(irq_array[2]),
        .O(\read_data_out[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[29]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [13]),
        .I2(\read_data_out[29]_i_3_n_0 ),
        .I3(\read_data_out[29]_i_4_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[29]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [29]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    \read_data_out[29]_i_10 
       (.I0(\csr_read_address_p_reg[2] ),
        .I1(\csr_read_address_p_reg[3] ),
        .I2(\read_data_out[29]_i_5_1 ),
        .I3(\read_data_out[29]_i_18_n_0 ),
        .I4(\read_data_out[29]_i_5_0 ),
        .I5(\read_data_out[29]_i_20_n_0 ),
        .O(\read_data_out[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF222FFFFFFFF)) 
    \read_data_out[29]_i_11 
       (.I0(\csr_addr[0]_i_2_n_0 ),
        .I1(\csr_addr[11]_i_3_n_0 ),
        .I2(\csr_addr_reg[11] [0]),
        .I3(stall_ex),
        .I4(id_immediate[0]),
        .I5(\csr_read_address_p_reg[11] ),
        .O(\read_data_out[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBFBBBFAAA5)) 
    \read_data_out[29]_i_12 
       (.I0(\csr_read_address_p_reg[10] ),
        .I1(\csr_read_address_p_reg[7] ),
        .I2(\read_data_out[29]_i_18_n_0 ),
        .I3(\read_data_out[29]_i_5_1 ),
        .I4(\read_data_out[29]_i_20_n_0 ),
        .I5(\read_data_out[29]_i_5_0 ),
        .O(\read_data_out[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000111)) 
    \read_data_out[29]_i_13 
       (.I0(\csr_read_address_p_reg[5]_0 ),
        .I1(\csr_read_address_p_reg[4] ),
        .I2(\csr_addr_reg[11] [6]),
        .I3(stall_ex),
        .I4(id_immediate[6]),
        .I5(\csr_addr[9]_i_2_n_0 ),
        .O(\read_data_out[29]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \read_data_out[29]_i_16 
       (.I0(\csr_addr[9]_i_3_n_0 ),
        .I1(\instruction_reg_n_0_[26] ),
        .I2(stall_ex),
        .O(\read_data_out[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h008800880088008F)) 
    \read_data_out[29]_i_18 
       (.I0(\instruction_reg_n_0_[29] ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\csr_addr[11]_i_3_n_0 ),
        .I3(stall_ex),
        .I4(id_immediate[0]),
        .I5(\csr_addr[11]_i_2_n_0 ),
        .O(\read_data_out[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h008800880088008F)) 
    \read_data_out[29]_i_20 
       (.I0(\instruction_reg_n_0_[28] ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\csr_addr[11]_i_3_n_0 ),
        .I3(stall_ex),
        .I4(id_immediate[0]),
        .I5(\csr_addr[11]_i_2_n_0 ),
        .O(\read_data_out[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[29]_i_3 
       (.I0(\read_data_out[29]_i_7_n_0 ),
        .I1(\read_data_out_reg[31]_1 [26]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [26]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[29]_i_4 
       (.I0(\read_data_out_reg[29]_1 ),
        .I1(\read_data_out_reg[31] [29]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200030000)) 
    \read_data_out[29]_i_5 
       (.I0(\read_data_out[29]_i_9_n_0 ),
        .I1(\read_data_out[29]_i_10_n_0 ),
        .I2(\read_data_out[29]_i_11_n_0 ),
        .I3(\read_data_out[29]_i_12_n_0 ),
        .I4(\read_data_out[29]_i_13_n_0 ),
        .I5(\instruction_reg[28]_0 ),
        .O(\read_data_out[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[29]_i_6 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [27]),
        .I3(\read_data_out_reg[29]_0 ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[29]_i_7 
       (.I0(\read_data_out[31]_i_7_1 [26]),
        .I1(\read_data_out[31]_i_7_0 [26]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5554000000000000)) 
    \read_data_out[29]_i_9 
       (.I0(\csr_read_address_p_reg[1]_0 ),
        .I1(\read_data_out[7]_i_12_0 ),
        .I2(\read_data_out[29]_i_16_n_0 ),
        .I3(\csr_addr[9]_i_2_n_0 ),
        .I4(\csr_read_address_p_reg[5]_0 ),
        .I5(\csr_read_address_p_reg[4] ),
        .O(\read_data_out[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABB)) 
    \read_data_out[2]_i_1 
       (.I0(\read_data_out_reg[2] ),
        .I1(\read_data_out[2]_i_3_n_0 ),
        .I2(\read_data_out[2]_i_4_n_0 ),
        .I3(\read_data_out[31]_i_5_n_0 ),
        .I4(\read_data_out[2]_i_5_n_0 ),
        .I5(\read_data_out[2]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_out[2]_i_3 
       (.I0(\read_data_out[30]_i_4_n_0 ),
        .I1(\read_data_out_reg[2]_0 ),
        .O(\read_data_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \read_data_out[2]_i_4 
       (.I0(\read_data_out[31]_i_9_n_0 ),
        .I1(\read_data_out_reg[31]_3 [2]),
        .I2(\read_data_out[31]_i_10_n_0 ),
        .I3(\read_data_out_reg[31] [2]),
        .I4(\csr_read_address_p_reg[5] ),
        .I5(\read_data_out_reg[2]_1 ),
        .O(\read_data_out[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[2]_i_5 
       (.I0(\read_data_out_reg[31]_4 [0]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[2]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[2]_i_9_n_0 ),
        .I2(\read_data_out_reg[31]_1 [0]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [0]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[2]_i_9 
       (.I0(\read_data_out[31]_i_7_1 [0]),
        .I1(\read_data_out[31]_i_7_0 [0]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[30]_i_1 
       (.I0(\read_data_out_reg[30] ),
        .I1(\read_data_out_reg[30]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[30]_i_5_n_0 ),
        .I4(\read_data_out[30]_i_6_n_0 ),
        .I5(\read_data_out[30]_i_7_n_0 ),
        .O(\csr_data_out_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_data_out[30]_i_11 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[30]_i_9_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[30]_i_12 
       (.I0(\read_data_out[31]_i_7_1 [27]),
        .I1(\read_data_out[31]_i_7_0 [27]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_data_out[30]_i_13 
       (.I0(\csr_read_address_p_reg[4] ),
        .I1(\csr_read_address_p_reg[5]_0 ),
        .O(\read_data_out[30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h1111F111)) 
    \read_data_out[30]_i_14 
       (.I0(\instruction_reg[29]_0 ),
        .I1(\csr_read_address_p_reg[11] ),
        .I2(\instruction_reg[26]_0 ),
        .I3(\csr_read_address_p_reg[1]_0 ),
        .I4(\csr_read_address_p_reg[0] ),
        .O(\read_data_out[30]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF6F6FFFA)) 
    \read_data_out[30]_i_15 
       (.I0(\csr_read_address_p_reg[5]_0 ),
        .I1(\csr_read_address_p_reg[11] ),
        .I2(\csr_read_address_p_reg[3] ),
        .I3(\instruction_reg[29]_0 ),
        .I4(\instruction_reg[28]_0 ),
        .O(\read_data_out[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5AFB00F300F3)) 
    \read_data_out[30]_i_16 
       (.I0(\csr_read_address_p_reg[1]_0 ),
        .I1(\csr_read_address_p_reg[10] ),
        .I2(\instruction_reg[26]_0 ),
        .I3(\instruction_reg[29]_0 ),
        .I4(\csr_read_address_p_reg[4] ),
        .I5(\csr_read_address_p_reg[0] ),
        .O(\read_data_out[30]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    \read_data_out[30]_i_17 
       (.I0(\csr_read_address_p_reg[10] ),
        .I1(\instruction_reg[26]_0 ),
        .I2(\csr_read_address_p_reg[0] ),
        .I3(\instruction_reg[28]_0 ),
        .O(\read_data_out[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFE0FF00FF0)) 
    \read_data_out[30]_i_18 
       (.I0(\csr_read_address_p_reg[10] ),
        .I1(\csr_read_address_p_reg[4] ),
        .I2(\csr_read_address_p_reg[7] ),
        .I3(\csr_read_address_p_reg[5]_0 ),
        .I4(\csr_read_address_p_reg[1]_0 ),
        .I5(\csr_read_address_p_reg[2] ),
        .O(\read_data_out[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h400000C010000000)) 
    \read_data_out[30]_i_19 
       (.I0(\csr_read_address_p_reg[7] ),
        .I1(\csr_read_address_p_reg[11] ),
        .I2(\read_data_out[30]_i_24_n_0 ),
        .I3(\instruction_reg[28]_0 ),
        .I4(\instruction_reg[29]_0 ),
        .I5(\csr_read_address_p_reg[10] ),
        .O(\read_data_out[30]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \read_data_out[30]_i_20 
       (.I0(\read_data_out[30]_i_25_n_0 ),
        .I1(\csr_read_address_p_reg[4] ),
        .I2(\csr_read_address_p_reg[0] ),
        .O(\read_data_out[30]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \read_data_out[30]_i_21 
       (.I0(\csr_read_address_p_reg[10] ),
        .I1(\csr_read_address_p_reg[1]_0 ),
        .I2(\csr_read_address_p_reg[2] ),
        .I3(\instruction_reg[26]_0 ),
        .O(\read_data_out[30]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \read_data_out[30]_i_22 
       (.I0(\csr_read_address_p_reg[4] ),
        .I1(\csr_read_address_p_reg[0] ),
        .I2(\instruction_reg[28]_0 ),
        .O(\read_data_out[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0101050501010C04)) 
    \read_data_out[30]_i_23 
       (.I0(\csr_read_address_p_reg[10] ),
        .I1(\csr_read_address_p_reg[0] ),
        .I2(\csr_read_address_p_reg[4] ),
        .I3(\read_data_out[30]_i_25_n_0 ),
        .I4(\csr_read_address_p_reg[2] ),
        .I5(\instruction_reg[26]_0 ),
        .O(\read_data_out[30]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_data_out[30]_i_24 
       (.I0(\csr_read_address_p_reg[3] ),
        .I1(\csr_read_address_p_reg[5]_0 ),
        .O(\read_data_out[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABABFBFBF)) 
    \read_data_out[30]_i_25 
       (.I0(\csr_read_address_p_reg[7] ),
        .I1(\csr_addr_reg[11] [8]),
        .I2(stall_ex),
        .I3(\instruction_reg_n_0_[28] ),
        .I4(\csr_addr[9]_i_3_n_0 ),
        .I5(\csr_addr[9]_i_2_n_0 ),
        .O(\read_data_out[30]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_out[30]_i_4 
       (.I0(\read_data_out[29]_i_5_n_0 ),
        .I1(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2202AA8A00000000)) 
    \read_data_out[30]_i_5 
       (.I0(\read_data_out[31]_i_5_n_0 ),
        .I1(\csr_read_address_p_reg[5] ),
        .I2(\read_data_out_reg[31] [30]),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\read_data_out_reg[30]_1 ),
        .I5(\read_data_out[30]_i_9_0 ),
        .O(\read_data_out[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[30]_i_6 
       (.I0(\read_data_out_reg[31]_4 [28]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[30]_i_7 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[30]_i_12_n_0 ),
        .I2(\read_data_out_reg[31]_1 [27]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [27]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \read_data_out[30]_i_8 
       (.I0(\read_data_out[30]_i_13_n_0 ),
        .I1(\read_data_out[30]_i_14_n_0 ),
        .I2(\read_data_out[30]_i_15_n_0 ),
        .I3(\read_data_out[30]_i_16_n_0 ),
        .I4(\read_data_out[30]_i_17_n_0 ),
        .I5(\read_data_out[30]_i_18_n_0 ),
        .O(\read_data_out[30]_i_18_0 ));
  LUT6 #(
    .INIT(64'hA080AAAAA080A080)) 
    \read_data_out[30]_i_9 
       (.I0(\read_data_out[30]_i_19_n_0 ),
        .I1(\read_data_out[30]_i_20_n_0 ),
        .I2(\read_data_out[30]_i_21_n_0 ),
        .I3(\read_data_out[30]_i_22_n_0 ),
        .I4(\csr_read_address_p_reg[1]_0 ),
        .I5(\read_data_out[30]_i_23_n_0 ),
        .O(\csr_read_address_p_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABB)) 
    \read_data_out[31]_i_1 
       (.I0(\read_data_out_reg[31]_2 ),
        .I1(\read_data_out[31]_i_3_n_0 ),
        .I2(\read_data_out[31]_i_4_n_0 ),
        .I3(\read_data_out[31]_i_5_n_0 ),
        .I4(\read_data_out[31]_i_6_n_0 ),
        .I5(\read_data_out[31]_i_7_n_0 ),
        .O(\csr_data_out_reg[31] [31]));
  LUT2 #(
    .INIT(4'h1)) 
    \read_data_out[31]_i_10 
       (.I0(\csr_read_address_p_reg[1] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .O(\read_data_out[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \read_data_out[31]_i_11 
       (.I0(\read_data_out[31]_i_18_n_0 ),
        .I1(\csr_read_address_p_reg[5]_0 ),
        .I2(\csr_read_address_p_reg[2] ),
        .I3(\read_data_out[31]_i_19_n_0 ),
        .I4(\read_data_out[31]_i_20_n_0 ),
        .I5(\read_data_out[31]_i_21_n_0 ),
        .O(\csr_read_address_p_reg[5] ));
  LUT3 #(
    .INIT(8'hE0)) 
    \read_data_out[31]_i_13 
       (.I0(\read_data_out[7]_i_10_n_0 ),
        .I1(\read_data_out[7]_i_9_n_0 ),
        .I2(\read_data_out[29]_i_5_n_0 ),
        .O(\read_data_out[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_data_out[31]_i_14 
       (.I0(\read_data_out[7]_i_4_n_0 ),
        .I1(\read_data_out[29]_i_5_n_0 ),
        .O(\read_data_out[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[31]_i_15 
       (.I0(\read_data_out[31]_i_7_1 [28]),
        .I1(\read_data_out[31]_i_7_0 [28]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \read_data_out[31]_i_16 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\csr_read_address_p_reg[1] ),
        .I2(\read_data_out[30]_i_18_0 ),
        .O(\read_data_out[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \read_data_out[31]_i_17 
       (.I0(\read_data_out[30]_i_18_0 ),
        .I1(\csr_read_address_p_reg[1] ),
        .I2(\csr_read_address_p_reg[5] ),
        .O(\read_data_out[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h33BA)) 
    \read_data_out[31]_i_18 
       (.I0(\csr_read_address_p_reg[4] ),
        .I1(\instruction_reg[28]_0 ),
        .I2(\instruction_reg[26]_0 ),
        .I3(\csr_read_address_p_reg[0] ),
        .O(\read_data_out[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF75D0000)) 
    \read_data_out[31]_i_19 
       (.I0(\instruction_reg[29]_0 ),
        .I1(\csr_read_address_p_reg[1]_0 ),
        .I2(\instruction_reg[26]_0 ),
        .I3(\csr_read_address_p_reg[4] ),
        .I4(\instruction_reg[28]_0 ),
        .O(\read_data_out[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFF6FFF6FFFFFF66)) 
    \read_data_out[31]_i_20 
       (.I0(\csr_read_address_p_reg[11] ),
        .I1(\csr_read_address_p_reg[10] ),
        .I2(\csr_read_address_p_reg[7] ),
        .I3(\csr_read_address_p_reg[3] ),
        .I4(\instruction_reg[29]_0 ),
        .I5(\instruction_reg[28]_0 ),
        .O(\read_data_out[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \read_data_out[31]_i_21 
       (.I0(\csr_read_address_p_reg[4] ),
        .I1(\instruction_reg[29]_0 ),
        .I2(\csr_read_address_p_reg[10] ),
        .O(\read_data_out[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_out[31]_i_3 
       (.I0(\read_data_out[30]_i_4_n_0 ),
        .I1(\read_data_out_reg[31]_5 ),
        .O(\read_data_out[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \read_data_out[31]_i_4 
       (.I0(\read_data_out[31]_i_9_n_0 ),
        .I1(\read_data_out_reg[31]_3 [5]),
        .I2(\read_data_out[31]_i_10_n_0 ),
        .I3(\read_data_out_reg[31] [31]),
        .I4(\csr_read_address_p_reg[5] ),
        .I5(\read_data_out_reg[31]_6 ),
        .O(\read_data_out[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_out[31]_i_5 
       (.I0(\read_data_out[7]_i_4_n_0 ),
        .I1(\read_data_out[29]_i_5_n_0 ),
        .O(\read_data_out[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[31]_i_6 
       (.I0(\read_data_out_reg[31]_4 [29]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[31]_i_7 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[31]_i_15_n_0 ),
        .I2(\read_data_out_reg[31]_1 [28]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [28]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_out[31]_i_9 
       (.I0(\read_data_out[30]_i_18_0 ),
        .I1(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFAAEFEF)) 
    \read_data_out[3]_i_1 
       (.I0(\read_data_out_reg[3] ),
        .I1(\read_data_out_reg[3]_0 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[3]_i_4_n_0 ),
        .I4(\read_data_out[31]_i_5_n_0 ),
        .I5(\read_data_out[3]_i_5_n_0 ),
        .O(\csr_data_out_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \read_data_out[3]_i_4 
       (.I0(\read_data_out[31]_i_9_n_0 ),
        .I1(\read_data_out_reg[31]_3 [3]),
        .I2(\read_data_out[31]_i_10_n_0 ),
        .I3(\read_data_out_reg[31] [3]),
        .I4(\csr_read_address_p_reg[5] ),
        .I5(\read_data_out_reg[3]_1 ),
        .O(\read_data_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABABABAAAAAAAA)) 
    \read_data_out[3]_i_5 
       (.I0(\read_data_out[3]_i_7_n_0 ),
        .I1(\read_data_out[3]_i_8_n_0 ),
        .I2(\read_data_out[3]_i_9_n_0 ),
        .I3(\read_data_out[31]_i_17_n_0 ),
        .I4(\read_data_out_reg[31]_0 [1]),
        .I5(\read_data_out[31]_i_14_n_0 ),
        .O(\read_data_out[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[3]_i_7 
       (.I0(\read_data_out_reg[31]_4 [1]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000A0C0A)) 
    \read_data_out[3]_i_8 
       (.I0(\read_data_out[3]_i_5_0 ),
        .I1(\read_data_out_reg[31]_1 [1]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\csr_read_address_p_reg[1] ),
        .I4(\read_data_out[30]_i_18_0 ),
        .O(\read_data_out[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA222A02082028000)) 
    \read_data_out[3]_i_9 
       (.I0(\csr_read_address_p_reg[5] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .I2(\csr_read_address_p_reg[1] ),
        .I3(\read_data_out[31]_i_7_0 [1]),
        .I4(\read_data_out[31]_i_7_1 [1]),
        .I5(\read_data_out[3]_i_5_1 ),
        .O(\read_data_out[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABB)) 
    \read_data_out[4]_i_1 
       (.I0(\read_data_out_reg[4] ),
        .I1(\read_data_out[4]_i_3_n_0 ),
        .I2(\read_data_out[4]_i_4_n_0 ),
        .I3(\read_data_out[31]_i_5_n_0 ),
        .I4(\read_data_out[4]_i_5_n_0 ),
        .I5(\read_data_out[4]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_out[4]_i_3 
       (.I0(\read_data_out[30]_i_4_n_0 ),
        .I1(\read_data_out_reg[4]_0 ),
        .O(\read_data_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \read_data_out[4]_i_4 
       (.I0(\read_data_out[31]_i_9_n_0 ),
        .I1(\read_data_out_reg[31]_3 [4]),
        .I2(\read_data_out[31]_i_10_n_0 ),
        .I3(\read_data_out_reg[31] [4]),
        .I4(\csr_read_address_p_reg[5] ),
        .I5(\read_data_out_reg[4]_1 ),
        .O(\read_data_out[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[4]_i_5 
       (.I0(\read_data_out_reg[31]_4 [2]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[4]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[4]_i_9_n_0 ),
        .I2(\read_data_out_reg[31]_1 [2]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [2]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[4]_i_9 
       (.I0(\read_data_out[31]_i_7_1 [2]),
        .I1(\read_data_out[31]_i_7_0 [2]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[5]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [0]),
        .I2(\read_data_out[5]_i_2_n_0 ),
        .I3(\read_data_out[5]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[5]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [5]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[5]_i_2 
       (.I0(\read_data_out[5]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [3]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [3]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[5]_i_3 
       (.I0(\read_data_out_reg[5]_0 ),
        .I1(\read_data_out_reg[31] [5]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[5]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [3]),
        .I3(\read_data_out_reg[5] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[5]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [3]),
        .I1(\read_data_out[31]_i_7_0 [3]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[6]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [1]),
        .I2(\read_data_out[6]_i_2_n_0 ),
        .I3(\read_data_out[6]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[6]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [6]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[6]_i_2 
       (.I0(\read_data_out[6]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [4]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [4]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[6]_i_3 
       (.I0(\read_data_out_reg[6]_0 ),
        .I1(\read_data_out_reg[31] [6]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[6]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [4]),
        .I3(\read_data_out_reg[6] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[6]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [4]),
        .I1(\read_data_out[31]_i_7_0 [4]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFAE)) 
    \read_data_out[7]_i_1 
       (.I0(\read_data_out_reg[7] ),
        .I1(\read_data_out_reg[7]_0 ),
        .I2(\read_data_out[7]_i_4_n_0 ),
        .I3(\read_data_out[7]_i_5_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[7]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6F55)) 
    \read_data_out[7]_i_10 
       (.I0(\csr_read_address_p_reg[10] ),
        .I1(\csr_read_address_p_reg[4] ),
        .I2(\instruction_reg[28]_0 ),
        .I3(\instruction_reg[29]_0 ),
        .I4(\csr_read_address_p_reg[3] ),
        .I5(\read_data_out[7]_i_19_n_0 ),
        .O(\read_data_out[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C8C800FF0000)) 
    \read_data_out[7]_i_11 
       (.I0(\read_data_out[7]_i_20_n_0 ),
        .I1(\read_data_out[7]_i_21_n_0 ),
        .I2(\read_data_out[7]_i_22_n_0 ),
        .I3(\instruction_reg[28]_0 ),
        .I4(\read_data_out[7]_i_23_n_0 ),
        .I5(\instruction_reg[29]_0 ),
        .O(\read_data_out[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \read_data_out[7]_i_12 
       (.I0(\read_data_out[7]_i_24_n_0 ),
        .I1(\read_data_out[7]_i_25_n_0 ),
        .I2(\read_data_out[7]_i_26_n_0 ),
        .I3(\read_data_out[7]_i_27_n_0 ),
        .I4(\instruction_reg[28]_0 ),
        .I5(\read_data_out[7]_i_28_n_0 ),
        .O(\read_data_out[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDDDFD00022202)) 
    \read_data_out[7]_i_15 
       (.I0(\csr_read_address_p_reg[1]_0 ),
        .I1(\csr_addr[9]_i_2_n_0 ),
        .I2(id_immediate[6]),
        .I3(stall_ex),
        .I4(\csr_addr_reg[11] [6]),
        .I5(\csr_read_address_p_reg[4] ),
        .O(\read_data_out[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \read_data_out[7]_i_16 
       (.I0(\csr_read_address_p_reg[2] ),
        .I1(\csr_read_address_p_reg[5]_0 ),
        .O(\read_data_out[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \read_data_out[7]_i_17 
       (.I0(\csr_addr_reg[11] [6]),
        .I1(stall_ex),
        .I2(id_immediate[6]),
        .I3(\csr_addr[9]_i_2_n_0 ),
        .I4(\read_data_out[7]_i_29_n_0 ),
        .I5(\read_data_out[7]_i_9_0 ),
        .O(\read_data_out[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00A2000000A2A2A2)) 
    \read_data_out[7]_i_18 
       (.I0(\csr_read_address_p_reg[4] ),
        .I1(\csr_addr[0]_i_2_n_0 ),
        .I2(\csr_addr[11]_i_3_n_0 ),
        .I3(\csr_addr_reg[11] [0]),
        .I4(stall_ex),
        .I5(id_immediate[0]),
        .O(\read_data_out[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFFFFFAAA8)) 
    \read_data_out[7]_i_19 
       (.I0(\csr_read_address_p_reg[7] ),
        .I1(\csr_addr[9]_i_2_n_0 ),
        .I2(\read_data_out[7]_i_31_n_0 ),
        .I3(\read_data_out[29]_i_5_0 ),
        .I4(\csr_read_address_p_reg[10] ),
        .I5(\csr_read_address_p_reg[11] ),
        .O(\read_data_out[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000404040004)) 
    \read_data_out[7]_i_20 
       (.I0(\csr_read_address_p_reg[5]_0 ),
        .I1(\csr_read_address_p_reg[10] ),
        .I2(\csr_addr[9]_i_2_n_0 ),
        .I3(id_immediate[6]),
        .I4(stall_ex),
        .I5(\csr_addr_reg[11] [6]),
        .O(\read_data_out[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FEAE)) 
    \read_data_out[7]_i_21 
       (.I0(\csr_addr[9]_i_2_n_0 ),
        .I1(id_immediate[8]),
        .I2(stall_ex),
        .I3(\csr_addr_reg[11] [8]),
        .I4(\csr_read_address_p_reg[7] ),
        .I5(\csr_read_address_p_reg[2] ),
        .O(\read_data_out[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000015555)) 
    \read_data_out[7]_i_22 
       (.I0(\csr_read_address_p_reg[11] ),
        .I1(\read_data_out[7]_i_12_0 ),
        .I2(\read_data_out[29]_i_16_n_0 ),
        .I3(\csr_addr[9]_i_2_n_0 ),
        .I4(\csr_read_address_p_reg[5]_0 ),
        .I5(\csr_read_address_p_reg[10] ),
        .O(\read_data_out[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \read_data_out[7]_i_23 
       (.I0(\csr_read_address_p_reg[5]_0 ),
        .I1(\csr_read_address_p_reg[10] ),
        .I2(\read_data_out[7]_i_12_0 ),
        .I3(\read_data_out[7]_i_32_n_0 ),
        .I4(\csr_read_address_p_reg[2] ),
        .I5(\csr_read_address_p_reg[11] ),
        .O(\read_data_out[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h1110111111101010)) 
    \read_data_out[7]_i_24 
       (.I0(\csr_read_address_p_reg[4] ),
        .I1(\csr_read_address_p_reg[1]_0 ),
        .I2(\read_data_out[7]_i_29_n_0 ),
        .I3(\csr_addr_reg[11] [0]),
        .I4(stall_ex),
        .I5(id_immediate[0]),
        .O(\read_data_out[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F1)) 
    \read_data_out[7]_i_25 
       (.I0(\read_data_out[7]_i_31_n_0 ),
        .I1(\read_data_out[29]_i_5_0 ),
        .I2(\csr_read_address_p_reg[7] ),
        .I3(\read_data_out[7]_i_12_0 ),
        .I4(\read_data_out[29]_i_16_n_0 ),
        .I5(\csr_addr[9]_i_2_n_0 ),
        .O(\read_data_out[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00011101)) 
    \read_data_out[7]_i_26 
       (.I0(\csr_read_address_p_reg[11] ),
        .I1(\csr_addr[9]_i_2_n_0 ),
        .I2(id_immediate[6]),
        .I3(stall_ex),
        .I4(\csr_addr_reg[11] [6]),
        .I5(\csr_read_address_p_reg[5]_0 ),
        .O(\read_data_out[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    \read_data_out[7]_i_27 
       (.I0(\csr_read_address_p_reg[4] ),
        .I1(\csr_read_address_p_reg[1]_0 ),
        .I2(\csr_addr_reg[11] [6]),
        .I3(stall_ex),
        .I4(id_immediate[6]),
        .I5(\csr_addr[9]_i_2_n_0 ),
        .O(\read_data_out[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    \read_data_out[7]_i_28 
       (.I0(\csr_read_address_p_reg[1]_0 ),
        .I1(\csr_read_address_p_reg[4] ),
        .I2(\csr_read_address_p_reg[11] ),
        .I3(\csr_addr[0]_i_2_n_0 ),
        .I4(\csr_addr[11]_i_3_n_0 ),
        .I5(\read_data_out[7]_i_9_0 ),
        .O(\read_data_out[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000111)) 
    \read_data_out[7]_i_29 
       (.I0(id_immediate[4]),
        .I1(stall_ex),
        .I2(\instruction_reg_n_0_[25] ),
        .I3(\csr_addr[9]_i_3_n_0 ),
        .I4(\read_data_out[7]_i_33_n_0 ),
        .I5(\csr_addr[11]_i_3_n_0 ),
        .O(\read_data_out[7]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \read_data_out[7]_i_31 
       (.I0(\csr_addr[9]_i_3_n_0 ),
        .I1(\instruction_reg_n_0_[28] ),
        .I2(stall_ex),
        .O(\read_data_out[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h008800880088008F)) 
    \read_data_out[7]_i_32 
       (.I0(\instruction_reg_n_0_[26] ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\csr_addr[11]_i_3_n_0 ),
        .I3(stall_ex),
        .I4(id_immediate[0]),
        .I5(\csr_addr[11]_i_2_n_0 ),
        .O(\read_data_out[7]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \read_data_out[7]_i_33 
       (.I0(\instruction_reg_n_0_[27] ),
        .I1(\csr_addr[9]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[26] ),
        .O(\read_data_out[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hE0EFE0E0E0E0E0E0)) 
    \read_data_out[7]_i_4 
       (.I0(\read_data_out[7]_i_9_n_0 ),
        .I1(\read_data_out[7]_i_10_n_0 ),
        .I2(\read_data_out[29]_i_5_n_0 ),
        .I3(\csr_read_address_p_reg[3] ),
        .I4(\read_data_out[7]_i_11_n_0 ),
        .I5(\read_data_out[7]_i_12_n_0 ),
        .O(\read_data_out[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[7]_i_5 
       (.I0(\read_data_out_reg[7]_2 ),
        .I1(\read_data_out_reg[31] [7]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[7]_i_6 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [5]),
        .I3(\read_data_out_reg[7]_1 ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \read_data_out[7]_i_7 
       (.I0(\read_data_out[30]_i_18_0 ),
        .I1(\csr_read_address_p_reg[1] ),
        .I2(\csr_read_address_p_reg[5] ),
        .O(\read_data_out[31]_i_11_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFDFFF0)) 
    \read_data_out[7]_i_9 
       (.I0(\instruction_reg[29]_0 ),
        .I1(\read_data_out[7]_i_15_n_0 ),
        .I2(\read_data_out[7]_i_16_n_0 ),
        .I3(\read_data_out[7]_i_17_n_0 ),
        .I4(\instruction_reg[28]_0 ),
        .I5(\read_data_out[7]_i_18_n_0 ),
        .O(\read_data_out[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \read_data_out[8]_i_1 
       (.I0(\read_data_out_reg[8]_0 ),
        .I1(\read_data_out_reg[8]_1 ),
        .I2(\read_data_out[30]_i_4_n_0 ),
        .I3(\read_data_out[8]_i_4_n_0 ),
        .I4(\read_data_out[8]_i_5_n_0 ),
        .I5(\read_data_out[8]_i_6_n_0 ),
        .O(\csr_data_out_reg[31] [8]));
  LUT6 #(
    .INIT(64'h00C000D0F0C0F0D0)) 
    \read_data_out[8]_i_4 
       (.I0(\csr_read_address_p_reg[1] ),
        .I1(\read_data_out[30]_i_18_0 ),
        .I2(\read_data_out[31]_i_5_n_0 ),
        .I3(\csr_read_address_p_reg[5] ),
        .I4(\read_data_out_reg[31] [8]),
        .I5(\read_data_out_reg[8] ),
        .O(\read_data_out[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \read_data_out[8]_i_5 
       (.I0(\read_data_out_reg[31]_4 [6]),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[2]_2 ),
        .I3(\read_data_out_reg[2]_3 [1]),
        .I4(\read_data_out_reg[2]_3 [0]),
        .O(\read_data_out[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \read_data_out[8]_i_6 
       (.I0(\read_data_out[31]_i_14_n_0 ),
        .I1(\read_data_out[8]_i_8_n_0 ),
        .I2(\read_data_out_reg[31]_1 [5]),
        .I3(\read_data_out[31]_i_16_n_0 ),
        .I4(\read_data_out_reg[31]_0 [5]),
        .I5(\read_data_out[31]_i_17_n_0 ),
        .O(\read_data_out[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[8]_i_8 
       (.I0(\read_data_out[31]_i_7_1 [5]),
        .I1(\read_data_out[31]_i_7_0 [5]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFFFFFF8)) 
    \read_data_out[9]_i_1 
       (.I0(read_data_out1__0),
        .I1(\read_data_out_reg[29] [2]),
        .I2(\read_data_out[9]_i_2_n_0 ),
        .I3(\read_data_out[9]_i_3_n_0 ),
        .I4(\read_data_out[29]_i_5_n_0 ),
        .I5(\read_data_out[9]_i_4_n_0 ),
        .O(\csr_data_out_reg[31] [9]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \read_data_out[9]_i_2 
       (.I0(\read_data_out[9]_i_5_n_0 ),
        .I1(\read_data_out_reg[31]_1 [6]),
        .I2(\read_data_out[31]_i_16_n_0 ),
        .I3(\read_data_out_reg[31]_0 [6]),
        .I4(\read_data_out[31]_i_17_n_0 ),
        .I5(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \read_data_out[9]_i_3 
       (.I0(\read_data_out_reg[9]_0 ),
        .I1(\read_data_out_reg[31] [9]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[31]_i_10_n_0 ),
        .I4(\read_data_out[7]_i_4_n_0 ),
        .O(\read_data_out[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \read_data_out[9]_i_4 
       (.I0(read_data_out1__0),
        .I1(\read_data_out[31]_i_13_n_0 ),
        .I2(\read_data_out_reg[31]_4 [7]),
        .I3(\read_data_out_reg[9] ),
        .I4(\read_data_out[30]_i_4_n_0 ),
        .O(\read_data_out[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hC00000A0)) 
    \read_data_out[9]_i_5 
       (.I0(\read_data_out[31]_i_7_1 [6]),
        .I1(\read_data_out[31]_i_7_0 [6]),
        .I2(\csr_read_address_p_reg[5] ),
        .I3(\read_data_out[30]_i_18_0 ),
        .I4(\csr_read_address_p_reg[1] ),
        .O(\read_data_out[9]_i_5_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_execute
   (ex_rd_write,
    ex_count_instruction,
    slow_reset_reg,
    \csr_write_out_reg[0] ,
    D,
    \branch_reg[0]_0 ,
    \branch_reg[0]_1 ,
    \mem_op_reg[2]_0 ,
    \FSM_sequential_state_reg[1] ,
    \mem_op_reg[1]_0 ,
    dmem_write_req_p_reg,
    \FSM_sequential_state_reg[1]_0 ,
    \csr_write_reg[1]_0 ,
    \csr_write_reg[0]_0 ,
    SR,
    SS,
    \csr_write_out_reg[0]_0 ,
    cancel_fetch_reg,
    cancel_fetch_reg_0,
    cancel_fetch_reg_1,
    \decode_exception_cause_reg[3]_0 ,
    \ex_exception_context[cause] ,
    ex_dmem_write_req,
    \mem_op_reg[2]_1 ,
    ex_dmem_read_req,
    \mie_reg[27]_0 ,
    \ex_exception_context[badaddr] ,
    ex_rd_data,
    \mem_size_reg[1]_0 ,
    \alu_y_src_reg[2]_0 ,
    \rs2_addr_reg[3]_0 ,
    \rs2_addr_reg[4]_0 ,
    \rs1_addr_reg[4]_0 ,
    \alu_y_src_reg[0]_0 ,
    \alu_x_src_reg[2]_0 ,
    \rs1_addr_reg[3]_0 ,
    \mem_size_reg[0]_0 ,
    \mtvec_reg[29]_0 ,
    \pc_reg[31]_0 ,
    ie_reg,
    ie1_reg,
    \mem_size_reg[0]_1 ,
    \dmem_address_p_reg[0] ,
    \dmem_address_p_reg[1] ,
    \dmem_data_out_p_reg[15] ,
    \dmem_address_p_reg[0]_0 ,
    \dmem_address_p_reg[0]_1 ,
    \dmem_address_p_reg[0]_2 ,
    \dmem_address_p_reg[0]_3 ,
    \dmem_address_p_reg[1]_0 ,
    \dmem_address_p_reg[31] ,
    \branch_reg[2]_0 ,
    \branch_reg[2]_1 ,
    \branch_reg[2]_2 ,
    \branch_reg[2]_3 ,
    \branch_reg[2]_4 ,
    \branch_reg[2]_5 ,
    \branch_reg[2]_6 ,
    \branch_reg[2]_7 ,
    \branch_reg[2]_8 ,
    \branch_reg[2]_9 ,
    \branch_reg[2]_10 ,
    \branch_reg[2]_11 ,
    \branch_reg[2]_12 ,
    \branch_reg[2]_13 ,
    \branch_reg[2]_14 ,
    \branch_reg[2]_15 ,
    \branch_reg[2]_16 ,
    \branch_reg[2]_17 ,
    \branch_reg[2]_18 ,
    \branch_reg[2]_19 ,
    \branch_reg[2]_20 ,
    \branch_reg[2]_21 ,
    \branch_reg[2]_22 ,
    \branch_reg[2]_23 ,
    \branch_reg[2]_24 ,
    \branch_reg[2]_25 ,
    \branch_reg[2]_26 ,
    \branch_reg[2]_27 ,
    \branch_reg[2]_28 ,
    \branch_reg[2]_29 ,
    \rd_addr_out_reg[4]_0 ,
    \csr_addr_reg[11]_0 ,
    E,
    id_exception,
    system_clk,
    id_rd_write,
    id_count_instruction,
    DI,
    S,
    \input_inferred__1/i__carry__1 ,
    \input_inferred__1/i__carry__1_0 ,
    \input_inferred__1/i__carry__2 ,
    \input_inferred__1/i__carry__2_0 ,
    \mem_op[2]_i_10_0 ,
    \mem_op[2]_i_10_1 ,
    \input_inferred__2/i__carry__0 ,
    \input_inferred__2/i__carry__0_0 ,
    \input_inferred__2/i__carry__1 ,
    \input_inferred__2/i__carry__1_0 ,
    \input_inferred__2/i__carry__2 ,
    \input_inferred__2/i__carry__2_0 ,
    \mem_op[2]_i_10_2 ,
    \mem_op[2]_i_10_3 ,
    \input_inferred__3/i__carry__0 ,
    \input_inferred__3/i__carry__0_0 ,
    \input_inferred__3/i__carry__1 ,
    \input_inferred__3/i__carry__1_0 ,
    \input_inferred__3/i__carry__2 ,
    \input_inferred__3/i__carry__2_0 ,
    \mem_op[2]_i_10_4 ,
    \mem_op[2]_i_10_5 ,
    Q,
    \csr_write_reg[1]_1 ,
    \csr_write_reg[0]_1 ,
    \mem_op_reg[2]_2 ,
    \pc_reg[1]_0 ,
    O,
    pc_next1,
    \csr_addr_out_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    state,
    \csr_write_out_reg[1] ,
    stall_ex,
    count_instruction_reg,
    count_instruction_reg_0,
    exception_cause134_out,
    exception_cause132_out,
    timer_interrupt,
    \exception_context_out_reg[ie]__0 ,
    \exception_context_out_reg[cause][0] ,
    CO,
    \exception_context_out[cause][2]_i_3_0 ,
    \exception_context_out[cause][0]_i_2_0 ,
    \exception_context_out[cause][0]_i_2_1 ,
    prev_error_access,
    \exception_context_out_reg[cause][2] ,
    \exception_context_out_reg[badaddr][31] ,
    hazard_detected,
    ex_dmem_data_out,
    \dmem_address_p[3]_i_10_0 ,
    \dmem_address_p[3]_i_10_1 ,
    \dmem_address_p[26]_i_6_0 ,
    \dmem_address_p[26]_i_6_1 ,
    \mem_op[2]_i_13_0 ,
    rs1_forwarded,
    \mem_op[2]_i_8_0 ,
    \mem_op[2]_i_8_1 ,
    \pc_reg[2]_0 ,
    \pc_reg[3]_0 ,
    \pc_reg[4]_0 ,
    \pc_reg[5]_0 ,
    \pc_reg[6]_0 ,
    \pc_reg[7]_0 ,
    \pc_reg[8]_0 ,
    \pc_reg[9]_0 ,
    \pc_reg[10]_0 ,
    \pc_reg[11]_0 ,
    \pc_reg[12]_0 ,
    \pc_reg[13]_0 ,
    \pc_reg[14]_0 ,
    \pc_reg[15]_0 ,
    \pc_reg[16]_0 ,
    \pc_reg[17]_0 ,
    \pc_reg[18]_0 ,
    \pc_reg[19]_0 ,
    \pc_reg[20]_0 ,
    \pc_reg[21]_0 ,
    \pc_reg[22]_0 ,
    \pc_reg[23]_0 ,
    \pc_reg[24]_0 ,
    \pc_reg[25]_0 ,
    \pc_reg[26]_0 ,
    \pc_reg[27]_0 ,
    \pc_reg[28]_0 ,
    \pc_reg[29]_0 ,
    \pc_reg[30]_0 ,
    \pc_reg[31]_1 ,
    \exception_context_out_reg[ie]__0_0 ,
    \exception_context_out_reg[ie] ,
    \wb_outputs_reg[sel][0] ,
    \wb_outputs_reg[dat][16] ,
    \wb_outputs_reg[dat][23] ,
    \wb_outputs_reg[dat][17] ,
    \wb_outputs_reg[dat][18] ,
    \wb_outputs_reg[dat][19] ,
    \wb_outputs_reg[dat][20] ,
    \wb_outputs_reg[dat][21] ,
    \wb_outputs_reg[dat][22] ,
    \wb_outputs_reg[dat][23]_0 ,
    \mem_data_out_reg[8] ,
    \m2_inputs[dat] ,
    \mem_data_out_reg[9] ,
    \mem_data_out_reg[10] ,
    \mem_data_out_reg[11] ,
    \mem_data_out_reg[12] ,
    \mem_data_out_reg[13] ,
    \mem_data_out_reg[14] ,
    \mem_data_out_reg[15] ,
    \wb_outputs_reg[dat][12] ,
    dmem_address_p,
    dmem_read_req_p,
    dmem_write_req_p,
    \mem_op_reg[2]_3 ,
    \mem_size_reg[1]_1 ,
    \branch_reg[2]_30 ,
    ADDRA,
    \pc_reg[31]_2 ,
    \immediate_reg[31]_0 ,
    \immediate_reg[20]_0 ,
    \immediate_reg[30]_0 ,
    \immediate_reg[29]_0 ,
    \immediate_reg[28]_0 ,
    \immediate_reg[27]_0 ,
    \immediate_reg[26]_0 ,
    \immediate_reg[25]_0 ,
    \immediate_reg[24]_0 ,
    \immediate_reg[23]_0 ,
    \immediate_reg[22]_0 ,
    \immediate_reg[21]_0 ,
    \immediate_reg[20]_1 ,
    \immediate_reg[12]_0 ,
    \immediate_reg[19]_0 ,
    \immediate_reg[18]_0 ,
    \immediate_reg[17]_0 ,
    \immediate_reg[16]_0 ,
    \immediate_reg[15]_0 ,
    \immediate_reg[14]_0 ,
    \immediate_reg[13]_0 ,
    \immediate_reg[12]_1 ,
    \decode_exception_cause_reg[3]_1 ,
    \mie_reg[28]_0 ,
    \rs2_addr_reg[4]_1 ,
    \csr_addr_reg[11]_1 ,
    \mtvec_reg[31]_0 ,
    \alu_y_src_reg[2]_1 ,
    \alu_x_src_reg[2]_1 ,
    \alu_op_reg[3]_0 );
  output ex_rd_write;
  output ex_count_instruction;
  output slow_reset_reg;
  output \csr_write_out_reg[0] ;
  output [31:0]D;
  output \branch_reg[0]_0 ;
  output \branch_reg[0]_1 ;
  output \mem_op_reg[2]_0 ;
  output \FSM_sequential_state_reg[1] ;
  output \mem_op_reg[1]_0 ;
  output dmem_write_req_p_reg;
  output \FSM_sequential_state_reg[1]_0 ;
  output \csr_write_reg[1]_0 ;
  output \csr_write_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]SS;
  output \csr_write_out_reg[0]_0 ;
  output [0:0]cancel_fetch_reg;
  output [0:0]cancel_fetch_reg_0;
  output cancel_fetch_reg_1;
  output \decode_exception_cause_reg[3]_0 ;
  output [4:0]\ex_exception_context[cause] ;
  output ex_dmem_write_req;
  output [2:0]\mem_op_reg[2]_1 ;
  output ex_dmem_read_req;
  output [3:0]\mie_reg[27]_0 ;
  output [31:0]\ex_exception_context[badaddr] ;
  output [31:0]ex_rd_data;
  output [1:0]\mem_size_reg[1]_0 ;
  output \alu_y_src_reg[2]_0 ;
  output \rs2_addr_reg[3]_0 ;
  output [4:0]\rs2_addr_reg[4]_0 ;
  output [4:0]\rs1_addr_reg[4]_0 ;
  output \alu_y_src_reg[0]_0 ;
  output \alu_x_src_reg[2]_0 ;
  output \rs1_addr_reg[3]_0 ;
  output [0:0]\mem_size_reg[0]_0 ;
  output [13:0]\mtvec_reg[29]_0 ;
  output [31:0]\pc_reg[31]_0 ;
  output ie_reg;
  output ie1_reg;
  output [3:0]\mem_size_reg[0]_1 ;
  output \dmem_address_p_reg[0] ;
  output \dmem_address_p_reg[1] ;
  output [11:0]\dmem_data_out_p_reg[15] ;
  output \dmem_address_p_reg[0]_0 ;
  output \dmem_address_p_reg[0]_1 ;
  output [7:0]\dmem_address_p_reg[0]_2 ;
  output \dmem_address_p_reg[0]_3 ;
  output \dmem_address_p_reg[1]_0 ;
  output [29:0]\dmem_address_p_reg[31] ;
  output \branch_reg[2]_0 ;
  output \branch_reg[2]_1 ;
  output \branch_reg[2]_2 ;
  output \branch_reg[2]_3 ;
  output \branch_reg[2]_4 ;
  output \branch_reg[2]_5 ;
  output \branch_reg[2]_6 ;
  output \branch_reg[2]_7 ;
  output \branch_reg[2]_8 ;
  output \branch_reg[2]_9 ;
  output \branch_reg[2]_10 ;
  output \branch_reg[2]_11 ;
  output \branch_reg[2]_12 ;
  output \branch_reg[2]_13 ;
  output \branch_reg[2]_14 ;
  output \branch_reg[2]_15 ;
  output \branch_reg[2]_16 ;
  output \branch_reg[2]_17 ;
  output \branch_reg[2]_18 ;
  output \branch_reg[2]_19 ;
  output \branch_reg[2]_20 ;
  output \branch_reg[2]_21 ;
  output \branch_reg[2]_22 ;
  output \branch_reg[2]_23 ;
  output \branch_reg[2]_24 ;
  output \branch_reg[2]_25 ;
  output \branch_reg[2]_26 ;
  output \branch_reg[2]_27 ;
  output \branch_reg[2]_28 ;
  output \branch_reg[2]_29 ;
  output [4:0]\rd_addr_out_reg[4]_0 ;
  output [11:0]\csr_addr_reg[11]_0 ;
  input [0:0]E;
  input id_exception;
  input system_clk;
  input id_rd_write;
  input id_count_instruction;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\input_inferred__1/i__carry__1 ;
  input [3:0]\input_inferred__1/i__carry__1_0 ;
  input [3:0]\input_inferred__1/i__carry__2 ;
  input [3:0]\input_inferred__1/i__carry__2_0 ;
  input [3:0]\mem_op[2]_i_10_0 ;
  input [3:0]\mem_op[2]_i_10_1 ;
  input [3:0]\input_inferred__2/i__carry__0 ;
  input [3:0]\input_inferred__2/i__carry__0_0 ;
  input [3:0]\input_inferred__2/i__carry__1 ;
  input [3:0]\input_inferred__2/i__carry__1_0 ;
  input [3:0]\input_inferred__2/i__carry__2 ;
  input [3:0]\input_inferred__2/i__carry__2_0 ;
  input [3:0]\mem_op[2]_i_10_2 ;
  input [3:0]\mem_op[2]_i_10_3 ;
  input [3:0]\input_inferred__3/i__carry__0 ;
  input [3:0]\input_inferred__3/i__carry__0_0 ;
  input [3:0]\input_inferred__3/i__carry__1 ;
  input [3:0]\input_inferred__3/i__carry__1_0 ;
  input [3:0]\input_inferred__3/i__carry__2 ;
  input [3:0]\input_inferred__3/i__carry__2_0 ;
  input [3:0]\mem_op[2]_i_10_4 ;
  input [3:0]\mem_op[2]_i_10_5 ;
  input [12:0]Q;
  input \csr_write_reg[1]_1 ;
  input \csr_write_reg[0]_1 ;
  input \mem_op_reg[2]_2 ;
  input [1:0]\pc_reg[1]_0 ;
  input [0:0]O;
  input pc_next1;
  input \csr_addr_out_reg[1] ;
  input \FSM_sequential_state_reg[0] ;
  input [1:0]state;
  input [1:0]\csr_write_out_reg[1] ;
  input stall_ex;
  input count_instruction_reg;
  input count_instruction_reg_0;
  input exception_cause134_out;
  input exception_cause132_out;
  input timer_interrupt;
  input \exception_context_out_reg[ie]__0 ;
  input \exception_context_out_reg[cause][0] ;
  input [0:0]CO;
  input [0:0]\exception_context_out[cause][2]_i_3_0 ;
  input \exception_context_out[cause][0]_i_2_0 ;
  input \exception_context_out[cause][0]_i_2_1 ;
  input [1:0]prev_error_access;
  input \exception_context_out_reg[cause][2] ;
  input [31:0]\exception_context_out_reg[badaddr][31] ;
  input hazard_detected;
  input [31:0]ex_dmem_data_out;
  input \dmem_address_p[3]_i_10_0 ;
  input \dmem_address_p[3]_i_10_1 ;
  input \dmem_address_p[26]_i_6_0 ;
  input \dmem_address_p[26]_i_6_1 ;
  input [4:0]\mem_op[2]_i_13_0 ;
  input [31:0]rs1_forwarded;
  input [0:0]\mem_op[2]_i_8_0 ;
  input [0:0]\mem_op[2]_i_8_1 ;
  input \pc_reg[2]_0 ;
  input \pc_reg[3]_0 ;
  input \pc_reg[4]_0 ;
  input \pc_reg[5]_0 ;
  input \pc_reg[6]_0 ;
  input \pc_reg[7]_0 ;
  input \pc_reg[8]_0 ;
  input \pc_reg[9]_0 ;
  input \pc_reg[10]_0 ;
  input \pc_reg[11]_0 ;
  input \pc_reg[12]_0 ;
  input \pc_reg[13]_0 ;
  input \pc_reg[14]_0 ;
  input \pc_reg[15]_0 ;
  input \pc_reg[16]_0 ;
  input \pc_reg[17]_0 ;
  input \pc_reg[18]_0 ;
  input \pc_reg[19]_0 ;
  input \pc_reg[20]_0 ;
  input \pc_reg[21]_0 ;
  input \pc_reg[22]_0 ;
  input \pc_reg[23]_0 ;
  input \pc_reg[24]_0 ;
  input \pc_reg[25]_0 ;
  input \pc_reg[26]_0 ;
  input \pc_reg[27]_0 ;
  input \pc_reg[28]_0 ;
  input \pc_reg[29]_0 ;
  input \pc_reg[30]_0 ;
  input \pc_reg[31]_1 ;
  input \exception_context_out_reg[ie]__0_0 ;
  input \exception_context_out_reg[ie] ;
  input [1:0]\wb_outputs_reg[sel][0] ;
  input \wb_outputs_reg[dat][16] ;
  input [7:0]\wb_outputs_reg[dat][23] ;
  input \wb_outputs_reg[dat][17] ;
  input \wb_outputs_reg[dat][18] ;
  input \wb_outputs_reg[dat][19] ;
  input \wb_outputs_reg[dat][20] ;
  input \wb_outputs_reg[dat][21] ;
  input \wb_outputs_reg[dat][22] ;
  input \wb_outputs_reg[dat][23]_0 ;
  input \mem_data_out_reg[8] ;
  input [7:0]\m2_inputs[dat] ;
  input \mem_data_out_reg[9] ;
  input \mem_data_out_reg[10] ;
  input \mem_data_out_reg[11] ;
  input \mem_data_out_reg[12] ;
  input \mem_data_out_reg[13] ;
  input \mem_data_out_reg[14] ;
  input \mem_data_out_reg[15] ;
  input [3:0]\wb_outputs_reg[dat][12] ;
  input [31:0]dmem_address_p;
  input dmem_read_req_p;
  input dmem_write_req_p;
  input [2:0]\mem_op_reg[2]_3 ;
  input [1:0]\mem_size_reg[1]_1 ;
  input [2:0]\branch_reg[2]_30 ;
  input [4:0]ADDRA;
  input [31:0]\pc_reg[31]_2 ;
  input [12:0]\immediate_reg[31]_0 ;
  input \immediate_reg[20]_0 ;
  input \immediate_reg[30]_0 ;
  input \immediate_reg[29]_0 ;
  input \immediate_reg[28]_0 ;
  input \immediate_reg[27]_0 ;
  input \immediate_reg[26]_0 ;
  input \immediate_reg[25]_0 ;
  input \immediate_reg[24]_0 ;
  input \immediate_reg[23]_0 ;
  input \immediate_reg[22]_0 ;
  input \immediate_reg[21]_0 ;
  input \immediate_reg[20]_1 ;
  input \immediate_reg[12]_0 ;
  input \immediate_reg[19]_0 ;
  input \immediate_reg[18]_0 ;
  input \immediate_reg[17]_0 ;
  input \immediate_reg[16]_0 ;
  input \immediate_reg[15]_0 ;
  input \immediate_reg[14]_0 ;
  input \immediate_reg[13]_0 ;
  input \immediate_reg[12]_1 ;
  input [2:0]\decode_exception_cause_reg[3]_1 ;
  input [6:0]\mie_reg[28]_0 ;
  input [4:0]\rs2_addr_reg[4]_1 ;
  input [11:0]\csr_addr_reg[11]_1 ;
  input [29:0]\mtvec_reg[31]_0 ;
  input [2:0]\alu_y_src_reg[2]_1 ;
  input [2:0]\alu_x_src_reg[2]_1 ;
  input [3:0]\alu_op_reg[3]_0 ;

  wire [4:0]ADDRA;
  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]O;
  wire [12:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire alu_instance_n_53;
  wire [3:0]alu_op;
  wire [3:0]\alu_op_reg[3]_0 ;
  wire [30:0]alu_x;
  wire [31:31]alu_x__0;
  wire [31:1]\alu_x_mux/data3 ;
  wire [2:0]alu_x_src;
  wire \alu_x_src_reg[2]_0 ;
  wire [2:0]\alu_x_src_reg[2]_1 ;
  wire [1:0]alu_y;
  wire [31:2]alu_y__0;
  wire [31:1]\alu_y_mux/data3 ;
  wire [2:0]alu_y_src;
  wire \alu_y_src_reg[0]_0 ;
  wire \alu_y_src_reg[2]_0 ;
  wire [2:0]\alu_y_src_reg[2]_1 ;
  wire \branch_reg[0]_0 ;
  wire \branch_reg[0]_1 ;
  wire \branch_reg[2]_0 ;
  wire \branch_reg[2]_1 ;
  wire \branch_reg[2]_10 ;
  wire \branch_reg[2]_11 ;
  wire \branch_reg[2]_12 ;
  wire \branch_reg[2]_13 ;
  wire \branch_reg[2]_14 ;
  wire \branch_reg[2]_15 ;
  wire \branch_reg[2]_16 ;
  wire \branch_reg[2]_17 ;
  wire \branch_reg[2]_18 ;
  wire \branch_reg[2]_19 ;
  wire \branch_reg[2]_2 ;
  wire \branch_reg[2]_20 ;
  wire \branch_reg[2]_21 ;
  wire \branch_reg[2]_22 ;
  wire \branch_reg[2]_23 ;
  wire \branch_reg[2]_24 ;
  wire \branch_reg[2]_25 ;
  wire \branch_reg[2]_26 ;
  wire \branch_reg[2]_27 ;
  wire \branch_reg[2]_28 ;
  wire \branch_reg[2]_29 ;
  wire \branch_reg[2]_3 ;
  wire [2:0]\branch_reg[2]_30 ;
  wire \branch_reg[2]_4 ;
  wire \branch_reg[2]_5 ;
  wire \branch_reg[2]_6 ;
  wire \branch_reg[2]_7 ;
  wire \branch_reg[2]_8 ;
  wire \branch_reg[2]_9 ;
  wire [1:0]branch_target;
  wire [0:0]cancel_fetch_reg;
  wire [0:0]cancel_fetch_reg_0;
  wire cancel_fetch_reg_1;
  wire count_instruction_reg;
  wire count_instruction_reg_0;
  wire \csr_addr_out_reg[1] ;
  wire [11:0]\csr_addr_reg[11]_0 ;
  wire [11:0]\csr_addr_reg[11]_1 ;
  wire \csr_write_out_reg[0] ;
  wire \csr_write_out_reg[0]_0 ;
  wire [1:0]\csr_write_out_reg[1] ;
  wire \csr_write_reg[0]_0 ;
  wire \csr_write_reg[0]_1 ;
  wire \csr_write_reg[1]_0 ;
  wire \csr_write_reg[1]_1 ;
  wire data2;
  wire data3;
  wire data3_1;
  wire data4;
  wire data4_0;
  wire [31:0]data5;
  wire [27:3]data6;
  wire [0:0]data7;
  wire decode_exception;
  wire [3:0]decode_exception_cause;
  wire \decode_exception_cause_reg[3]_0 ;
  wire [2:0]\decode_exception_cause_reg[3]_1 ;
  wire [31:0]dmem_address_p;
  wire \dmem_address_p[0]_i_10_n_0 ;
  wire \dmem_address_p[0]_i_11_n_0 ;
  wire \dmem_address_p[0]_i_12_n_0 ;
  wire \dmem_address_p[0]_i_13_n_0 ;
  wire \dmem_address_p[0]_i_14_n_0 ;
  wire \dmem_address_p[0]_i_15_n_0 ;
  wire \dmem_address_p[0]_i_2_n_0 ;
  wire \dmem_address_p[0]_i_3_n_0 ;
  wire \dmem_address_p[0]_i_5_n_0 ;
  wire \dmem_address_p[0]_i_7_n_0 ;
  wire \dmem_address_p[0]_i_8_n_0 ;
  wire \dmem_address_p[10]_i_3_n_0 ;
  wire \dmem_address_p[10]_i_4_n_0 ;
  wire \dmem_address_p[10]_i_5_n_0 ;
  wire \dmem_address_p[10]_i_7_n_0 ;
  wire \dmem_address_p[10]_i_8_n_0 ;
  wire \dmem_address_p[10]_i_9_n_0 ;
  wire \dmem_address_p[11]_i_10_n_0 ;
  wire \dmem_address_p[11]_i_11_n_0 ;
  wire \dmem_address_p[11]_i_12_n_0 ;
  wire \dmem_address_p[11]_i_13_n_0 ;
  wire \dmem_address_p[11]_i_14_n_0 ;
  wire \dmem_address_p[11]_i_15_n_0 ;
  wire \dmem_address_p[11]_i_16_n_0 ;
  wire \dmem_address_p[11]_i_17_n_0 ;
  wire \dmem_address_p[11]_i_18_n_0 ;
  wire \dmem_address_p[11]_i_22_n_0 ;
  wire \dmem_address_p[11]_i_23_n_0 ;
  wire \dmem_address_p[11]_i_24_n_0 ;
  wire \dmem_address_p[11]_i_25_n_0 ;
  wire \dmem_address_p[11]_i_26_n_0 ;
  wire \dmem_address_p[11]_i_27_n_0 ;
  wire \dmem_address_p[11]_i_28_n_0 ;
  wire \dmem_address_p[11]_i_29_n_0 ;
  wire \dmem_address_p[11]_i_2_n_0 ;
  wire \dmem_address_p[11]_i_4_n_0 ;
  wire \dmem_address_p[11]_i_5_n_0 ;
  wire \dmem_address_p[11]_i_6_n_0 ;
  wire \dmem_address_p[11]_i_7_n_0 ;
  wire \dmem_address_p[11]_i_8_n_0 ;
  wire \dmem_address_p[12]_i_3_n_0 ;
  wire \dmem_address_p[12]_i_4_n_0 ;
  wire \dmem_address_p[12]_i_5_n_0 ;
  wire \dmem_address_p[12]_i_7_n_0 ;
  wire \dmem_address_p[12]_i_8_n_0 ;
  wire \dmem_address_p[12]_i_9_n_0 ;
  wire \dmem_address_p[13]_i_10_n_0 ;
  wire \dmem_address_p[13]_i_11_n_0 ;
  wire \dmem_address_p[13]_i_12_n_0 ;
  wire \dmem_address_p[13]_i_13_n_0 ;
  wire \dmem_address_p[13]_i_14_n_0 ;
  wire \dmem_address_p[13]_i_15_n_0 ;
  wire \dmem_address_p[13]_i_16_n_0 ;
  wire \dmem_address_p[13]_i_17_n_0 ;
  wire \dmem_address_p[13]_i_2_n_0 ;
  wire \dmem_address_p[13]_i_4_n_0 ;
  wire \dmem_address_p[13]_i_5_n_0 ;
  wire \dmem_address_p[13]_i_6_n_0 ;
  wire \dmem_address_p[13]_i_7_n_0 ;
  wire \dmem_address_p[13]_i_8_n_0 ;
  wire \dmem_address_p[14]_i_10_n_0 ;
  wire \dmem_address_p[14]_i_11_n_0 ;
  wire \dmem_address_p[14]_i_3_n_0 ;
  wire \dmem_address_p[14]_i_4_n_0 ;
  wire \dmem_address_p[14]_i_5_n_0 ;
  wire \dmem_address_p[14]_i_7_n_0 ;
  wire \dmem_address_p[14]_i_8_n_0 ;
  wire \dmem_address_p[14]_i_9_n_0 ;
  wire \dmem_address_p[15]_i_10_n_0 ;
  wire \dmem_address_p[15]_i_11_n_0 ;
  wire \dmem_address_p[15]_i_14_n_0 ;
  wire \dmem_address_p[15]_i_15_n_0 ;
  wire \dmem_address_p[15]_i_16_n_0 ;
  wire \dmem_address_p[15]_i_17_n_0 ;
  wire \dmem_address_p[15]_i_18_n_0 ;
  wire \dmem_address_p[15]_i_2_n_0 ;
  wire \dmem_address_p[15]_i_4_n_0 ;
  wire \dmem_address_p[15]_i_5_n_0 ;
  wire \dmem_address_p[15]_i_6_n_0 ;
  wire \dmem_address_p[15]_i_8_n_0 ;
  wire \dmem_address_p[15]_i_9_n_0 ;
  wire \dmem_address_p[16]_i_10_n_0 ;
  wire \dmem_address_p[16]_i_11_n_0 ;
  wire \dmem_address_p[16]_i_12_n_0 ;
  wire \dmem_address_p[16]_i_14_n_0 ;
  wire \dmem_address_p[16]_i_15_n_0 ;
  wire \dmem_address_p[16]_i_2_n_0 ;
  wire \dmem_address_p[16]_i_4_n_0 ;
  wire \dmem_address_p[16]_i_5_n_0 ;
  wire \dmem_address_p[16]_i_6_n_0 ;
  wire \dmem_address_p[16]_i_8_n_0 ;
  wire \dmem_address_p[16]_i_9_n_0 ;
  wire \dmem_address_p[17]_i_10_n_0 ;
  wire \dmem_address_p[17]_i_11_n_0 ;
  wire \dmem_address_p[17]_i_12_n_0 ;
  wire \dmem_address_p[17]_i_13_n_0 ;
  wire \dmem_address_p[17]_i_14_n_0 ;
  wire \dmem_address_p[17]_i_15_n_0 ;
  wire \dmem_address_p[17]_i_16_n_0 ;
  wire \dmem_address_p[17]_i_17_n_0 ;
  wire \dmem_address_p[17]_i_18_n_0 ;
  wire \dmem_address_p[17]_i_19_n_0 ;
  wire \dmem_address_p[17]_i_20_n_0 ;
  wire \dmem_address_p[17]_i_21_n_0 ;
  wire \dmem_address_p[17]_i_3_n_0 ;
  wire \dmem_address_p[17]_i_4_n_0 ;
  wire \dmem_address_p[17]_i_6_n_0 ;
  wire \dmem_address_p[17]_i_7_n_0 ;
  wire \dmem_address_p[17]_i_8_n_0 ;
  wire \dmem_address_p[17]_i_9_n_0 ;
  wire \dmem_address_p[18]_i_3_n_0 ;
  wire \dmem_address_p[18]_i_4_n_0 ;
  wire \dmem_address_p[18]_i_5_n_0 ;
  wire \dmem_address_p[18]_i_7_n_0 ;
  wire \dmem_address_p[18]_i_8_n_0 ;
  wire \dmem_address_p[18]_i_9_n_0 ;
  wire \dmem_address_p[19]_i_10_n_0 ;
  wire \dmem_address_p[19]_i_11_n_0 ;
  wire \dmem_address_p[19]_i_12_n_0 ;
  wire \dmem_address_p[19]_i_13_n_0 ;
  wire \dmem_address_p[19]_i_14_n_0 ;
  wire \dmem_address_p[19]_i_15_n_0 ;
  wire \dmem_address_p[19]_i_16_n_0 ;
  wire \dmem_address_p[19]_i_17_n_0 ;
  wire \dmem_address_p[19]_i_18_n_0 ;
  wire \dmem_address_p[19]_i_19_n_0 ;
  wire \dmem_address_p[19]_i_22_n_0 ;
  wire \dmem_address_p[19]_i_23_n_0 ;
  wire \dmem_address_p[19]_i_24_n_0 ;
  wire \dmem_address_p[19]_i_25_n_0 ;
  wire \dmem_address_p[19]_i_2_n_0 ;
  wire \dmem_address_p[19]_i_4_n_0 ;
  wire \dmem_address_p[19]_i_5_n_0 ;
  wire \dmem_address_p[19]_i_6_n_0 ;
  wire \dmem_address_p[19]_i_7_n_0 ;
  wire \dmem_address_p[19]_i_8_n_0 ;
  wire \dmem_address_p[1]_i_10_n_0 ;
  wire \dmem_address_p[1]_i_12_n_0 ;
  wire \dmem_address_p[1]_i_13_n_0 ;
  wire \dmem_address_p[1]_i_2_n_0 ;
  wire \dmem_address_p[1]_i_4_n_0 ;
  wire \dmem_address_p[1]_i_5_n_0 ;
  wire \dmem_address_p[1]_i_6_n_0 ;
  wire \dmem_address_p[1]_i_7_n_0 ;
  wire \dmem_address_p[1]_i_8_n_0 ;
  wire \dmem_address_p[1]_i_9_n_0 ;
  wire \dmem_address_p[20]_i_10_n_0 ;
  wire \dmem_address_p[20]_i_11_n_0 ;
  wire \dmem_address_p[20]_i_3_n_0 ;
  wire \dmem_address_p[20]_i_4_n_0 ;
  wire \dmem_address_p[20]_i_5_n_0 ;
  wire \dmem_address_p[20]_i_7_n_0 ;
  wire \dmem_address_p[20]_i_8_n_0 ;
  wire \dmem_address_p[20]_i_9_n_0 ;
  wire \dmem_address_p[21]_i_10_n_0 ;
  wire \dmem_address_p[21]_i_11_n_0 ;
  wire \dmem_address_p[21]_i_12_n_0 ;
  wire \dmem_address_p[21]_i_13_n_0 ;
  wire \dmem_address_p[21]_i_14_n_0 ;
  wire \dmem_address_p[21]_i_15_n_0 ;
  wire \dmem_address_p[21]_i_2_n_0 ;
  wire \dmem_address_p[21]_i_4_n_0 ;
  wire \dmem_address_p[21]_i_5_n_0 ;
  wire \dmem_address_p[21]_i_6_n_0 ;
  wire \dmem_address_p[21]_i_7_n_0 ;
  wire \dmem_address_p[21]_i_8_n_0 ;
  wire \dmem_address_p[22]_i_10_n_0 ;
  wire \dmem_address_p[22]_i_11_n_0 ;
  wire \dmem_address_p[22]_i_12_n_0 ;
  wire \dmem_address_p[22]_i_14_n_0 ;
  wire \dmem_address_p[22]_i_3_n_0 ;
  wire \dmem_address_p[22]_i_4_n_0 ;
  wire \dmem_address_p[22]_i_6_n_0 ;
  wire \dmem_address_p[22]_i_7_n_0 ;
  wire \dmem_address_p[22]_i_8_n_0 ;
  wire \dmem_address_p[22]_i_9_n_0 ;
  wire \dmem_address_p[23]_i_3_n_0 ;
  wire \dmem_address_p[23]_i_5_n_0 ;
  wire \dmem_address_p[23]_i_6_n_0 ;
  wire \dmem_address_p[23]_i_8_n_0 ;
  wire \dmem_address_p[24]_i_10_n_0 ;
  wire \dmem_address_p[24]_i_3_n_0 ;
  wire \dmem_address_p[24]_i_5_n_0 ;
  wire \dmem_address_p[24]_i_6_n_0 ;
  wire \dmem_address_p[24]_i_7_n_0 ;
  wire \dmem_address_p[24]_i_9_n_0 ;
  wire \dmem_address_p[25]_i_10_n_0 ;
  wire \dmem_address_p[25]_i_11_n_0 ;
  wire \dmem_address_p[25]_i_12_n_0 ;
  wire \dmem_address_p[25]_i_13_n_0 ;
  wire \dmem_address_p[25]_i_14_n_0 ;
  wire \dmem_address_p[25]_i_15_n_0 ;
  wire \dmem_address_p[25]_i_3_n_0 ;
  wire \dmem_address_p[25]_i_4_n_0 ;
  wire \dmem_address_p[25]_i_6_n_0 ;
  wire \dmem_address_p[25]_i_7_n_0 ;
  wire \dmem_address_p[25]_i_8_n_0 ;
  wire \dmem_address_p[25]_i_9_n_0 ;
  wire \dmem_address_p[26]_i_10_n_0 ;
  wire \dmem_address_p[26]_i_11_n_0 ;
  wire \dmem_address_p[26]_i_3_n_0 ;
  wire \dmem_address_p[26]_i_4_n_0 ;
  wire \dmem_address_p[26]_i_5_n_0 ;
  wire \dmem_address_p[26]_i_6_0 ;
  wire \dmem_address_p[26]_i_6_1 ;
  wire \dmem_address_p[26]_i_6_n_0 ;
  wire \dmem_address_p[26]_i_7_n_0 ;
  wire \dmem_address_p[26]_i_9_n_0 ;
  wire \dmem_address_p[27]_i_10_n_0 ;
  wire \dmem_address_p[27]_i_11_n_0 ;
  wire \dmem_address_p[27]_i_2_n_0 ;
  wire \dmem_address_p[27]_i_3_n_0 ;
  wire \dmem_address_p[27]_i_4_n_0 ;
  wire \dmem_address_p[27]_i_5_n_0 ;
  wire \dmem_address_p[27]_i_6_n_0 ;
  wire \dmem_address_p[27]_i_7_n_0 ;
  wire \dmem_address_p[27]_i_8_n_0 ;
  wire \dmem_address_p[27]_i_9_n_0 ;
  wire \dmem_address_p[28]_i_10_n_0 ;
  wire \dmem_address_p[28]_i_11_n_0 ;
  wire \dmem_address_p[28]_i_12_n_0 ;
  wire \dmem_address_p[28]_i_14_n_0 ;
  wire \dmem_address_p[28]_i_3_n_0 ;
  wire \dmem_address_p[28]_i_4_n_0 ;
  wire \dmem_address_p[28]_i_5_n_0 ;
  wire \dmem_address_p[28]_i_7_n_0 ;
  wire \dmem_address_p[28]_i_8_n_0 ;
  wire \dmem_address_p[28]_i_9_n_0 ;
  wire \dmem_address_p[29]_i_10_n_0 ;
  wire \dmem_address_p[29]_i_11_n_0 ;
  wire \dmem_address_p[29]_i_12_n_0 ;
  wire \dmem_address_p[29]_i_2_n_0 ;
  wire \dmem_address_p[29]_i_3_n_0 ;
  wire \dmem_address_p[29]_i_4_n_0 ;
  wire \dmem_address_p[29]_i_5_n_0 ;
  wire \dmem_address_p[29]_i_7_n_0 ;
  wire \dmem_address_p[29]_i_8_n_0 ;
  wire \dmem_address_p[29]_i_9_n_0 ;
  wire \dmem_address_p[2]_i_10_n_0 ;
  wire \dmem_address_p[2]_i_11_n_0 ;
  wire \dmem_address_p[2]_i_12_n_0 ;
  wire \dmem_address_p[2]_i_13_n_0 ;
  wire \dmem_address_p[2]_i_14_n_0 ;
  wire \dmem_address_p[2]_i_15_n_0 ;
  wire \dmem_address_p[2]_i_16_n_0 ;
  wire \dmem_address_p[2]_i_17_n_0 ;
  wire \dmem_address_p[2]_i_18_n_0 ;
  wire \dmem_address_p[2]_i_19_n_0 ;
  wire \dmem_address_p[2]_i_20_n_0 ;
  wire \dmem_address_p[2]_i_21_n_0 ;
  wire \dmem_address_p[2]_i_22_n_0 ;
  wire \dmem_address_p[2]_i_23_n_0 ;
  wire \dmem_address_p[2]_i_24_n_0 ;
  wire \dmem_address_p[2]_i_25_n_0 ;
  wire \dmem_address_p[2]_i_26_n_0 ;
  wire \dmem_address_p[2]_i_3_n_0 ;
  wire \dmem_address_p[2]_i_4_n_0 ;
  wire \dmem_address_p[2]_i_5_n_0 ;
  wire \dmem_address_p[2]_i_6_n_0 ;
  wire \dmem_address_p[2]_i_8_n_0 ;
  wire \dmem_address_p[2]_i_9_n_0 ;
  wire \dmem_address_p[30]_i_10_n_0 ;
  wire \dmem_address_p[30]_i_11_n_0 ;
  wire \dmem_address_p[30]_i_12_n_0 ;
  wire \dmem_address_p[30]_i_3_n_0 ;
  wire \dmem_address_p[30]_i_4_n_0 ;
  wire \dmem_address_p[30]_i_6_n_0 ;
  wire \dmem_address_p[30]_i_7_n_0 ;
  wire \dmem_address_p[30]_i_8_n_0 ;
  wire \dmem_address_p[30]_i_9_n_0 ;
  wire \dmem_address_p[31]_i_10_n_0 ;
  wire \dmem_address_p[31]_i_11_n_0 ;
  wire \dmem_address_p[31]_i_12_n_0 ;
  wire \dmem_address_p[31]_i_13_n_0 ;
  wire \dmem_address_p[31]_i_14_n_0 ;
  wire \dmem_address_p[31]_i_15_n_0 ;
  wire \dmem_address_p[31]_i_17_n_0 ;
  wire \dmem_address_p[31]_i_18_n_0 ;
  wire \dmem_address_p[31]_i_19_n_0 ;
  wire \dmem_address_p[31]_i_20_n_0 ;
  wire \dmem_address_p[31]_i_21_n_0 ;
  wire \dmem_address_p[31]_i_22_n_0 ;
  wire \dmem_address_p[31]_i_23_n_0 ;
  wire \dmem_address_p[31]_i_24_n_0 ;
  wire \dmem_address_p[31]_i_25_n_0 ;
  wire \dmem_address_p[31]_i_26_n_0 ;
  wire \dmem_address_p[31]_i_27_n_0 ;
  wire \dmem_address_p[31]_i_28_n_0 ;
  wire \dmem_address_p[31]_i_29_n_0 ;
  wire \dmem_address_p[31]_i_30_n_0 ;
  wire \dmem_address_p[31]_i_31_n_0 ;
  wire \dmem_address_p[31]_i_33_n_0 ;
  wire \dmem_address_p[31]_i_34_n_0 ;
  wire \dmem_address_p[31]_i_35_n_0 ;
  wire \dmem_address_p[31]_i_36_n_0 ;
  wire \dmem_address_p[31]_i_37_n_0 ;
  wire \dmem_address_p[31]_i_38_n_0 ;
  wire \dmem_address_p[31]_i_39_n_0 ;
  wire \dmem_address_p[31]_i_40_n_0 ;
  wire \dmem_address_p[31]_i_42_n_0 ;
  wire \dmem_address_p[31]_i_44_n_0 ;
  wire \dmem_address_p[31]_i_46_n_0 ;
  wire \dmem_address_p[31]_i_48_n_0 ;
  wire \dmem_address_p[31]_i_49_n_0 ;
  wire \dmem_address_p[31]_i_50_n_0 ;
  wire \dmem_address_p[31]_i_51_n_0 ;
  wire \dmem_address_p[31]_i_5_n_0 ;
  wire \dmem_address_p[31]_i_7_n_0 ;
  wire \dmem_address_p[31]_i_8_n_0 ;
  wire \dmem_address_p[3]_i_10_0 ;
  wire \dmem_address_p[3]_i_10_1 ;
  wire \dmem_address_p[3]_i_10_n_0 ;
  wire \dmem_address_p[3]_i_2_n_0 ;
  wire \dmem_address_p[3]_i_3_n_0 ;
  wire \dmem_address_p[3]_i_4_n_0 ;
  wire \dmem_address_p[3]_i_5_n_0 ;
  wire \dmem_address_p[3]_i_6_n_0 ;
  wire \dmem_address_p[3]_i_7_n_0 ;
  wire \dmem_address_p[3]_i_8_n_0 ;
  wire \dmem_address_p[3]_i_9_n_0 ;
  wire \dmem_address_p[4]_i_4_n_0 ;
  wire \dmem_address_p[4]_i_5_n_0 ;
  wire \dmem_address_p[4]_i_6_n_0 ;
  wire \dmem_address_p[4]_i_8_n_0 ;
  wire \dmem_address_p[5]_i_10_n_0 ;
  wire \dmem_address_p[5]_i_11_n_0 ;
  wire \dmem_address_p[5]_i_3_n_0 ;
  wire \dmem_address_p[5]_i_5_n_0 ;
  wire \dmem_address_p[5]_i_6_n_0 ;
  wire \dmem_address_p[5]_i_7_n_0 ;
  wire \dmem_address_p[5]_i_8_n_0 ;
  wire \dmem_address_p[5]_i_9_n_0 ;
  wire \dmem_address_p[6]_i_4_n_0 ;
  wire \dmem_address_p[6]_i_5_n_0 ;
  wire \dmem_address_p[6]_i_6_n_0 ;
  wire \dmem_address_p[6]_i_8_n_0 ;
  wire \dmem_address_p[7]_i_10_n_0 ;
  wire \dmem_address_p[7]_i_11_n_0 ;
  wire \dmem_address_p[7]_i_12_n_0 ;
  wire \dmem_address_p[7]_i_13_n_0 ;
  wire \dmem_address_p[7]_i_14_n_0 ;
  wire \dmem_address_p[7]_i_15_n_0 ;
  wire \dmem_address_p[7]_i_2_n_0 ;
  wire \dmem_address_p[7]_i_3_n_0 ;
  wire \dmem_address_p[7]_i_4_n_0 ;
  wire \dmem_address_p[7]_i_5_n_0 ;
  wire \dmem_address_p[7]_i_6_n_0 ;
  wire \dmem_address_p[7]_i_7_n_0 ;
  wire \dmem_address_p[7]_i_8_n_0 ;
  wire \dmem_address_p[7]_i_9_n_0 ;
  wire \dmem_address_p[8]_i_3_n_0 ;
  wire \dmem_address_p[8]_i_4_n_0 ;
  wire \dmem_address_p[8]_i_6_n_0 ;
  wire \dmem_address_p[9]_i_11_n_0 ;
  wire \dmem_address_p[9]_i_12_n_0 ;
  wire \dmem_address_p[9]_i_13_n_0 ;
  wire \dmem_address_p[9]_i_14_n_0 ;
  wire \dmem_address_p[9]_i_15_n_0 ;
  wire \dmem_address_p[9]_i_16_n_0 ;
  wire \dmem_address_p[9]_i_17_n_0 ;
  wire \dmem_address_p[9]_i_2_n_0 ;
  wire \dmem_address_p[9]_i_3_n_0 ;
  wire \dmem_address_p[9]_i_5_n_0 ;
  wire \dmem_address_p[9]_i_6_n_0 ;
  wire \dmem_address_p[9]_i_7_n_0 ;
  wire \dmem_address_p[9]_i_8_n_0 ;
  wire \dmem_address_p[9]_i_9_n_0 ;
  wire \dmem_address_p_reg[0] ;
  wire \dmem_address_p_reg[0]_0 ;
  wire \dmem_address_p_reg[0]_1 ;
  wire [7:0]\dmem_address_p_reg[0]_2 ;
  wire \dmem_address_p_reg[0]_3 ;
  wire \dmem_address_p_reg[11]_i_19_n_0 ;
  wire \dmem_address_p_reg[11]_i_19_n_1 ;
  wire \dmem_address_p_reg[11]_i_19_n_2 ;
  wire \dmem_address_p_reg[11]_i_19_n_3 ;
  wire \dmem_address_p_reg[11]_i_21_n_0 ;
  wire \dmem_address_p_reg[11]_i_21_n_1 ;
  wire \dmem_address_p_reg[11]_i_21_n_2 ;
  wire \dmem_address_p_reg[11]_i_21_n_3 ;
  wire \dmem_address_p_reg[15]_i_12_n_0 ;
  wire \dmem_address_p_reg[15]_i_12_n_1 ;
  wire \dmem_address_p_reg[15]_i_12_n_2 ;
  wire \dmem_address_p_reg[15]_i_12_n_3 ;
  wire \dmem_address_p_reg[19]_i_20_n_0 ;
  wire \dmem_address_p_reg[19]_i_20_n_1 ;
  wire \dmem_address_p_reg[19]_i_20_n_2 ;
  wire \dmem_address_p_reg[19]_i_20_n_3 ;
  wire \dmem_address_p_reg[1] ;
  wire \dmem_address_p_reg[1]_0 ;
  wire \dmem_address_p_reg[2]_i_7_n_0 ;
  wire \dmem_address_p_reg[2]_i_7_n_1 ;
  wire \dmem_address_p_reg[2]_i_7_n_2 ;
  wire \dmem_address_p_reg[2]_i_7_n_3 ;
  wire [29:0]\dmem_address_p_reg[31] ;
  wire \dmem_address_p_reg[31]_i_16_n_0 ;
  wire \dmem_address_p_reg[31]_i_16_n_1 ;
  wire \dmem_address_p_reg[31]_i_16_n_2 ;
  wire \dmem_address_p_reg[31]_i_16_n_3 ;
  wire \dmem_address_p_reg[31]_i_32_n_0 ;
  wire \dmem_address_p_reg[31]_i_32_n_1 ;
  wire \dmem_address_p_reg[31]_i_32_n_2 ;
  wire \dmem_address_p_reg[31]_i_32_n_3 ;
  wire \dmem_address_p_reg[31]_i_6_n_1 ;
  wire \dmem_address_p_reg[31]_i_6_n_2 ;
  wire \dmem_address_p_reg[31]_i_6_n_3 ;
  wire [11:0]\dmem_data_out_p_reg[15] ;
  wire [0:0]dmem_data_size;
  wire dmem_read_req_p;
  wire dmem_write_req_p;
  wire dmem_write_req_p_reg;
  wire do_jump0;
  wire [2:0]ex_branch;
  wire ex_count_instruction;
  wire [31:0]ex_csr_data;
  wire [1:0]ex_csr_write;
  wire [31:0]ex_dmem_data_out;
  wire ex_dmem_read_req;
  wire ex_dmem_write_req;
  wire [31:0]\ex_exception_context[badaddr] ;
  wire [4:0]\ex_exception_context[cause] ;
  wire [31:0]ex_pc;
  wire [31:0]ex_rd_data;
  wire ex_rd_write;
  wire exception_cause132_out;
  wire exception_cause134_out;
  wire \exception_context_out[badaddr][11]_i_3_n_0 ;
  wire \exception_context_out[badaddr][11]_i_4_n_0 ;
  wire \exception_context_out[badaddr][11]_i_5_n_0 ;
  wire \exception_context_out[badaddr][11]_i_6_n_0 ;
  wire \exception_context_out[badaddr][15]_i_3_n_0 ;
  wire \exception_context_out[badaddr][15]_i_4_n_0 ;
  wire \exception_context_out[badaddr][15]_i_5_n_0 ;
  wire \exception_context_out[badaddr][15]_i_6_n_0 ;
  wire \exception_context_out[badaddr][19]_i_3_n_0 ;
  wire \exception_context_out[badaddr][19]_i_4_n_0 ;
  wire \exception_context_out[badaddr][19]_i_5_n_0 ;
  wire \exception_context_out[badaddr][19]_i_6_n_0 ;
  wire \exception_context_out[badaddr][23]_i_3_n_0 ;
  wire \exception_context_out[badaddr][23]_i_4_n_0 ;
  wire \exception_context_out[badaddr][23]_i_5_n_0 ;
  wire \exception_context_out[badaddr][23]_i_6_n_0 ;
  wire \exception_context_out[badaddr][27]_i_3_n_0 ;
  wire \exception_context_out[badaddr][27]_i_4_n_0 ;
  wire \exception_context_out[badaddr][27]_i_5_n_0 ;
  wire \exception_context_out[badaddr][27]_i_6_n_0 ;
  wire \exception_context_out[badaddr][31]_i_10_n_0 ;
  wire \exception_context_out[badaddr][31]_i_11_n_0 ;
  wire \exception_context_out[badaddr][31]_i_4_n_0 ;
  wire \exception_context_out[badaddr][31]_i_6_n_0 ;
  wire \exception_context_out[badaddr][31]_i_8_n_0 ;
  wire \exception_context_out[badaddr][31]_i_9_n_0 ;
  wire \exception_context_out[badaddr][3]_i_3_n_0 ;
  wire \exception_context_out[badaddr][3]_i_4_n_0 ;
  wire \exception_context_out[badaddr][3]_i_5_n_0 ;
  wire \exception_context_out[badaddr][3]_i_6_n_0 ;
  wire \exception_context_out[badaddr][7]_i_3_n_0 ;
  wire \exception_context_out[badaddr][7]_i_4_n_0 ;
  wire \exception_context_out[badaddr][7]_i_5_n_0 ;
  wire \exception_context_out[badaddr][7]_i_6_n_0 ;
  wire \exception_context_out[cause][0]_i_2_0 ;
  wire \exception_context_out[cause][0]_i_2_1 ;
  wire \exception_context_out[cause][0]_i_2_n_0 ;
  wire \exception_context_out[cause][0]_i_5_n_0 ;
  wire \exception_context_out[cause][0]_i_6_n_0 ;
  wire \exception_context_out[cause][0]_i_7_n_0 ;
  wire \exception_context_out[cause][0]_i_8_n_0 ;
  wire \exception_context_out[cause][0]_i_9_n_0 ;
  wire \exception_context_out[cause][1]_i_2_n_0 ;
  wire \exception_context_out[cause][1]_i_4_n_0 ;
  wire \exception_context_out[cause][2]_i_2_n_0 ;
  wire [0:0]\exception_context_out[cause][2]_i_3_0 ;
  wire \exception_context_out[cause][2]_i_3_n_0 ;
  wire \exception_context_out[cause][4]_i_7_n_0 ;
  wire \exception_context_out[cause][5]_i_2_n_0 ;
  wire \exception_context_out[ie]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_1 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_2 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_3 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_4 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_5 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_6 ;
  wire \exception_context_out_reg[badaddr][11]_i_2_n_7 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_1 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_2 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_3 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_4 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_5 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_6 ;
  wire \exception_context_out_reg[badaddr][15]_i_2_n_7 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_1 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_2 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_3 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_4 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_5 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_6 ;
  wire \exception_context_out_reg[badaddr][19]_i_2_n_7 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_1 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_2 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_3 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_4 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_5 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_6 ;
  wire \exception_context_out_reg[badaddr][23]_i_2_n_7 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_1 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_2 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_3 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_4 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_5 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_6 ;
  wire \exception_context_out_reg[badaddr][27]_i_2_n_7 ;
  wire [31:0]\exception_context_out_reg[badaddr][31] ;
  wire \exception_context_out_reg[badaddr][31]_i_5_n_1 ;
  wire \exception_context_out_reg[badaddr][31]_i_5_n_2 ;
  wire \exception_context_out_reg[badaddr][31]_i_5_n_3 ;
  wire \exception_context_out_reg[badaddr][31]_i_5_n_4 ;
  wire \exception_context_out_reg[badaddr][31]_i_5_n_5 ;
  wire \exception_context_out_reg[badaddr][31]_i_5_n_6 ;
  wire \exception_context_out_reg[badaddr][31]_i_5_n_7 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_1 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_2 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_3 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_4 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_5 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_6 ;
  wire \exception_context_out_reg[badaddr][3]_i_2_n_7 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_0 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_1 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_2 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_3 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_4 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_5 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_6 ;
  wire \exception_context_out_reg[badaddr][7]_i_2_n_7 ;
  wire \exception_context_out_reg[cause][0] ;
  wire \exception_context_out_reg[cause][2] ;
  wire \exception_context_out_reg[ie] ;
  wire \exception_context_out_reg[ie]__0 ;
  wire \exception_context_out_reg[ie]__0_0 ;
  wire [31:6]exception_target;
  wire [2:0]funct3;
  wire hazard_detected;
  wire hazard_detected317_in;
  wire i__carry__0_i_10__1_n_0;
  wire i__carry__0_i_11__1_n_0;
  wire i__carry__0_i_12__1_n_0;
  wire i__carry__0_i_13__1_n_0;
  wire i__carry__0_i_13__1_n_1;
  wire i__carry__0_i_13__1_n_2;
  wire i__carry__0_i_13__1_n_3;
  wire i__carry__0_i_14__1_n_0;
  wire i__carry__0_i_17_n_0;
  wire i__carry__0_i_18_n_0;
  wire i__carry__0_i_19_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_20_n_0;
  wire i__carry__0_i_21_n_0;
  wire i__carry__0_i_22_n_0;
  wire i__carry__0_i_23_n_0;
  wire i__carry__0_i_24_n_0;
  wire i__carry__0_i_25_n_0;
  wire i__carry__0_i_26_n_0;
  wire i__carry__0_i_27_n_0;
  wire i__carry__0_i_28_n_0;
  wire i__carry__0_i_28_n_1;
  wire i__carry__0_i_28_n_2;
  wire i__carry__0_i_28_n_3;
  wire i__carry__0_i_29_n_0;
  wire i__carry__0_i_29_n_1;
  wire i__carry__0_i_29_n_2;
  wire i__carry__0_i_29_n_3;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6__3_n_0;
  wire i__carry__0_i_7__3_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8__0_n_0;
  wire i__carry__0_i_8__3_n_0;
  wire i__carry__0_i_9__1_n_0;
  wire i__carry__1_i_10__1_n_0;
  wire i__carry__1_i_11__1_n_0;
  wire i__carry__1_i_12__1_n_0;
  wire i__carry__1_i_13__1_n_0;
  wire i__carry__1_i_13__1_n_1;
  wire i__carry__1_i_13__1_n_2;
  wire i__carry__1_i_13__1_n_3;
  wire i__carry__1_i_17_n_0;
  wire i__carry__1_i_18_n_0;
  wire i__carry__1_i_19_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__4_n_0;
  wire i__carry__1_i_20_n_0;
  wire i__carry__1_i_21_n_0;
  wire i__carry__1_i_22_n_0;
  wire i__carry__1_i_23_n_0;
  wire i__carry__1_i_24_n_0;
  wire i__carry__1_i_25_n_0;
  wire i__carry__1_i_26_n_0;
  wire i__carry__1_i_27_n_0;
  wire i__carry__1_i_28_n_0;
  wire i__carry__1_i_28_n_1;
  wire i__carry__1_i_28_n_2;
  wire i__carry__1_i_28_n_3;
  wire i__carry__1_i_29_n_0;
  wire i__carry__1_i_29_n_1;
  wire i__carry__1_i_29_n_2;
  wire i__carry__1_i_29_n_3;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__4_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__4_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__4_n_0;
  wire i__carry__1_i_5__3_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_6__3_n_0;
  wire i__carry__1_i_7__0_n_0;
  wire i__carry__1_i_7__3_n_0;
  wire i__carry__1_i_8__3_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__1_i_9__1_n_0;
  wire i__carry__2_i_10__1_n_0;
  wire i__carry__2_i_11__1_n_0;
  wire i__carry__2_i_12__1_n_0;
  wire i__carry__2_i_13__1_n_0;
  wire i__carry__2_i_13__1_n_1;
  wire i__carry__2_i_13__1_n_2;
  wire i__carry__2_i_13__1_n_3;
  wire i__carry__2_i_18_n_0;
  wire i__carry__2_i_19_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_1__3_n_0;
  wire i__carry__2_i_20_n_0;
  wire i__carry__2_i_21_n_0;
  wire i__carry__2_i_22_n_0;
  wire i__carry__2_i_23_n_0;
  wire i__carry__2_i_24_n_0;
  wire i__carry__2_i_25_n_0;
  wire i__carry__2_i_26_n_0;
  wire i__carry__2_i_27_n_0;
  wire i__carry__2_i_28_n_0;
  wire i__carry__2_i_29_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__4_n_0;
  wire i__carry__2_i_30_n_2;
  wire i__carry__2_i_30_n_3;
  wire i__carry__2_i_31_n_0;
  wire i__carry__2_i_31_n_1;
  wire i__carry__2_i_31_n_2;
  wire i__carry__2_i_31_n_3;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__4_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__4_n_0;
  wire i__carry__2_i_5__0_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6__3_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7__0_n_0;
  wire i__carry__2_i_7__3_n_0;
  wire i__carry__2_i_8__0_n_0;
  wire i__carry__2_i_8__3_n_0;
  wire i__carry__2_i_9__1_n_0;
  wire i__carry__3_i_10_n_0;
  wire i__carry__3_i_11_n_0;
  wire i__carry__3_i_12_n_0;
  wire i__carry__3_i_13_n_0;
  wire i__carry__3_i_13_n_1;
  wire i__carry__3_i_13_n_2;
  wire i__carry__3_i_13_n_3;
  wire i__carry__3_i_9_n_0;
  wire i__carry__4_i_10_n_0;
  wire i__carry__4_i_11_n_0;
  wire i__carry__4_i_12_n_0;
  wire i__carry__4_i_13_n_0;
  wire i__carry__4_i_13_n_1;
  wire i__carry__4_i_13_n_2;
  wire i__carry__4_i_13_n_3;
  wire i__carry__4_i_9_n_0;
  wire i__carry__5_i_10_n_0;
  wire i__carry__5_i_11_n_0;
  wire i__carry__5_i_12_n_0;
  wire i__carry__5_i_13_n_0;
  wire i__carry__5_i_13_n_1;
  wire i__carry__5_i_13_n_2;
  wire i__carry__5_i_13_n_3;
  wire i__carry__5_i_9_n_0;
  wire i__carry__6_i_10_n_0;
  wire i__carry__6_i_11_n_2;
  wire i__carry__6_i_11_n_3;
  wire i__carry__6_i_8_n_0;
  wire i__carry__6_i_9_n_0;
  wire i__carry_i_10__1_n_0;
  wire i__carry_i_11__1_n_0;
  wire i__carry_i_12__1_n_0;
  wire i__carry_i_13__1_n_0;
  wire i__carry_i_14__1_n_0;
  wire i__carry_i_14__1_n_1;
  wire i__carry_i_14__1_n_2;
  wire i__carry_i_14__1_n_3;
  wire i__carry_i_15__1_n_0;
  wire i__carry_i_16__0_n_0;
  wire i__carry_i_17__1_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_18__0_n_0;
  wire i__carry_i_19_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_26_n_0;
  wire i__carry_i_27_n_0;
  wire i__carry_i_27_n_1;
  wire i__carry_i_27_n_2;
  wire i__carry_i_27_n_3;
  wire i__carry_i_28_n_0;
  wire i__carry_i_29_n_0;
  wire i__carry_i_29_n_1;
  wire i__carry_i_29_n_2;
  wire i__carry_i_29_n_3;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_30_n_0;
  wire i__carry_i_31_n_0;
  wire i__carry_i_32_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7__4_n_0;
  wire i__carry_i_8__3_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9__1_n_0;
  wire id_count_instruction;
  wire id_exception;
  wire id_rd_write;
  wire ie1_reg;
  wire ie_reg;
  wire [31:0]immediate;
  wire \immediate_reg[12]_0 ;
  wire \immediate_reg[12]_1 ;
  wire \immediate_reg[13]_0 ;
  wire \immediate_reg[14]_0 ;
  wire \immediate_reg[15]_0 ;
  wire \immediate_reg[16]_0 ;
  wire \immediate_reg[17]_0 ;
  wire \immediate_reg[18]_0 ;
  wire \immediate_reg[19]_0 ;
  wire \immediate_reg[20]_0 ;
  wire \immediate_reg[20]_1 ;
  wire \immediate_reg[21]_0 ;
  wire \immediate_reg[22]_0 ;
  wire \immediate_reg[23]_0 ;
  wire \immediate_reg[24]_0 ;
  wire \immediate_reg[25]_0 ;
  wire \immediate_reg[26]_0 ;
  wire \immediate_reg[27]_0 ;
  wire \immediate_reg[28]_0 ;
  wire \immediate_reg[29]_0 ;
  wire \immediate_reg[30]_0 ;
  wire [12:0]\immediate_reg[31]_0 ;
  wire [3:0]\input_inferred__1/i__carry__1 ;
  wire [3:0]\input_inferred__1/i__carry__1_0 ;
  wire [3:0]\input_inferred__1/i__carry__2 ;
  wire [3:0]\input_inferred__1/i__carry__2_0 ;
  wire [3:0]\input_inferred__2/i__carry__0 ;
  wire [3:0]\input_inferred__2/i__carry__0_0 ;
  wire [3:0]\input_inferred__2/i__carry__1 ;
  wire [3:0]\input_inferred__2/i__carry__1_0 ;
  wire [3:0]\input_inferred__2/i__carry__2 ;
  wire [3:0]\input_inferred__2/i__carry__2_0 ;
  wire [3:0]\input_inferred__3/i__carry__0 ;
  wire [3:0]\input_inferred__3/i__carry__0_0 ;
  wire [3:0]\input_inferred__3/i__carry__1 ;
  wire [3:0]\input_inferred__3/i__carry__1_0 ;
  wire [3:0]\input_inferred__3/i__carry__2 ;
  wire [3:0]\input_inferred__3/i__carry__2_0 ;
  wire instr_misaligned;
  wire [7:0]\m2_inputs[dat] ;
  wire \mem_data_out[15]_i_4_n_0 ;
  wire \mem_data_out[7]_i_4_n_0 ;
  wire \mem_data_out_reg[10] ;
  wire \mem_data_out_reg[11] ;
  wire \mem_data_out_reg[12] ;
  wire \mem_data_out_reg[13] ;
  wire \mem_data_out_reg[14] ;
  wire \mem_data_out_reg[15] ;
  wire \mem_data_out_reg[8] ;
  wire \mem_data_out_reg[9] ;
  wire [3:0]\mem_op[2]_i_10_0 ;
  wire [3:0]\mem_op[2]_i_10_1 ;
  wire [3:0]\mem_op[2]_i_10_2 ;
  wire [3:0]\mem_op[2]_i_10_3 ;
  wire [3:0]\mem_op[2]_i_10_4 ;
  wire [3:0]\mem_op[2]_i_10_5 ;
  wire \mem_op[2]_i_10_n_0 ;
  wire \mem_op[2]_i_11_n_0 ;
  wire [4:0]\mem_op[2]_i_13_0 ;
  wire \mem_op[2]_i_16_n_0 ;
  wire [0:0]\mem_op[2]_i_8_0 ;
  wire [0:0]\mem_op[2]_i_8_1 ;
  wire \mem_op_reg[1]_0 ;
  wire \mem_op_reg[2]_0 ;
  wire [2:0]\mem_op_reg[2]_1 ;
  wire \mem_op_reg[2]_2 ;
  wire [2:0]\mem_op_reg[2]_3 ;
  wire [0:0]\mem_size_reg[0]_0 ;
  wire [3:0]\mem_size_reg[0]_1 ;
  wire [1:0]\mem_size_reg[1]_0 ;
  wire [1:0]\mem_size_reg[1]_1 ;
  wire [3:0]\mie_reg[27]_0 ;
  wire [6:0]\mie_reg[28]_0 ;
  wire [13:0]\mtvec_reg[29]_0 ;
  wire [29:0]\mtvec_reg[31]_0 ;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in8_in;
  wire pc;
  wire pc_next1;
  wire \pc_reg[10]_0 ;
  wire \pc_reg[11]_0 ;
  wire \pc_reg[12]_0 ;
  wire \pc_reg[13]_0 ;
  wire \pc_reg[14]_0 ;
  wire \pc_reg[15]_0 ;
  wire \pc_reg[16]_0 ;
  wire \pc_reg[17]_0 ;
  wire \pc_reg[18]_0 ;
  wire \pc_reg[19]_0 ;
  wire [1:0]\pc_reg[1]_0 ;
  wire \pc_reg[20]_0 ;
  wire \pc_reg[21]_0 ;
  wire \pc_reg[22]_0 ;
  wire \pc_reg[23]_0 ;
  wire \pc_reg[24]_0 ;
  wire \pc_reg[25]_0 ;
  wire \pc_reg[26]_0 ;
  wire \pc_reg[27]_0 ;
  wire \pc_reg[28]_0 ;
  wire \pc_reg[29]_0 ;
  wire \pc_reg[2]_0 ;
  wire \pc_reg[30]_0 ;
  wire [31:0]\pc_reg[31]_0 ;
  wire \pc_reg[31]_1 ;
  wire [31:0]\pc_reg[31]_2 ;
  wire \pc_reg[3]_0 ;
  wire \pc_reg[4]_0 ;
  wire \pc_reg[5]_0 ;
  wire \pc_reg[6]_0 ;
  wire \pc_reg[7]_0 ;
  wire \pc_reg[8]_0 ;
  wire \pc_reg[9]_0 ;
  wire [1:0]prev_error_access;
  wire [4:0]\rd_addr_out_reg[4]_0 ;
  wire \rs1_addr_reg[3]_0 ;
  wire [4:0]\rs1_addr_reg[4]_0 ;
  wire [31:0]rs1_forwarded;
  wire rs1_forwarded31_out;
  wire \rs2_addr_reg[3]_0 ;
  wire [4:0]\rs2_addr_reg[4]_0 ;
  wire [4:0]\rs2_addr_reg[4]_1 ;
  wire rs2_forwarded30_out;
  wire [4:0]shamt;
  wire slow_reset_reg;
  wire stall_ex;
  wire [1:0]state;
  wire system_clk;
  wire timer_interrupt;
  wire to_std_logic35_out;
  wire [3:0]\wb_outputs_reg[dat][12] ;
  wire \wb_outputs_reg[dat][16] ;
  wire \wb_outputs_reg[dat][17] ;
  wire \wb_outputs_reg[dat][18] ;
  wire \wb_outputs_reg[dat][19] ;
  wire \wb_outputs_reg[dat][20] ;
  wire \wb_outputs_reg[dat][21] ;
  wire \wb_outputs_reg[dat][22] ;
  wire [7:0]\wb_outputs_reg[dat][23] ;
  wire \wb_outputs_reg[dat][23]_0 ;
  wire [1:0]\wb_outputs_reg[sel][0] ;
  wire [3:3]\NLW_dmem_address_p_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_exception_context_out_reg[badaddr][31]_i_5_CO_UNCONNECTED ;
  wire [3:2]NLW_i__carry__2_i_30_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry__2_i_30_O_UNCONNECTED;
  wire [3:2]NLW_i__carry__6_i_11_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry__6_i_11_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_29_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_alu alu_instance
       (.CO(data3),
        .D(D),
        .DI({i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_0 ),
        .O(O),
        .Q(ex_branch),
        .S({i__carry_i_5__3_n_0,i__carry_i_6__3_n_0,i__carry_i_7__3_n_0,i__carry_i_8__3_n_0}),
        .SR(SR),
        .SS(SS),
        .\alu_op_reg[1] (ex_rd_data[0]),
        .\alu_op_reg[3] (ex_rd_data[1]),
        .alu_x(alu_x),
        .alu_x__0(alu_x__0),
        .\alu_x_src_reg[1] ({data6[27],data6[7],data6[3]}),
        .alu_y(alu_y),
        .alu_y__0(alu_y__0),
        .\branch_reg[0] (\branch_reg[0]_1 ),
        .branch_target(branch_target),
        .cancel_fetch_reg(cancel_fetch_reg),
        .cancel_fetch_reg_0(cancel_fetch_reg_0),
        .cancel_fetch_reg_1(cancel_fetch_reg_1),
        .count_instruction_reg(count_instruction_reg),
        .count_instruction_reg_0(count_instruction_reg_0),
        .\csr_addr_out_reg[1] (\csr_addr_out_reg[1] ),
        .\csr_data_out_reg[31] ({ex_pc[31:2],\alu_y_mux/data3 [1],ex_pc[0]}),
        .\csr_write_out_reg[0] (\csr_write_out_reg[0] ),
        .\csr_write_out_reg[0]_0 (\csr_write_out_reg[0]_0 ),
        .\csr_write_out_reg[0]_1 (alu_instance_n_53),
        .\csr_write_out_reg[1] (\csr_write_out_reg[1] ),
        .\csr_write_reg[0] (\csr_write_reg[0]_0 ),
        .\csr_write_reg[1] (\csr_write_reg[1]_0 ),
        .data5({data5[31:29],data5[26:8],data5[6],data5[4],data5[2:0]}),
        .data7(data7),
        .decode_exception(decode_exception),
        .\decode_exception_cause_reg[3] (\decode_exception_cause_reg[3]_0 ),
        .dmem_address_p(dmem_address_p),
        .\dmem_address_p[0]_i_8 ({i__carry__2_i_1__3_n_0,i__carry__2_i_2__4_n_0,i__carry__2_i_3__4_n_0,i__carry__2_i_4__4_n_0}),
        .\dmem_address_p[0]_i_8_0 ({i__carry__2_i_5__0_n_0,i__carry__2_i_6__3_n_0,i__carry__2_i_7__3_n_0,i__carry__2_i_8__3_n_0}),
        .\dmem_address_p[0]_i_8_1 ({i__carry__2_i_1__2_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}),
        .\dmem_address_p[0]_i_8_2 ({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7__0_n_0,i__carry__2_i_8__0_n_0}),
        .\dmem_address_p[10]_i_2_0 (\dmem_address_p[10]_i_9_n_0 ),
        .\dmem_address_p[10]_i_2_1 (\dmem_address_p[9]_i_7_n_0 ),
        .\dmem_address_p[12]_i_2_0 (\dmem_address_p[12]_i_9_n_0 ),
        .\dmem_address_p[12]_i_2_1 (\dmem_address_p[11]_i_6_n_0 ),
        .\dmem_address_p[14]_i_2_0 (\dmem_address_p[14]_i_11_n_0 ),
        .\dmem_address_p[14]_i_2_1 (\dmem_address_p[13]_i_6_n_0 ),
        .\dmem_address_p[18]_i_2_0 (\dmem_address_p[18]_i_9_n_0 ),
        .\dmem_address_p[20]_i_2_0 (\dmem_address_p[20]_i_11_n_0 ),
        .\dmem_address_p[22]_i_2_0 (\dmem_address_p[22]_i_12_n_0 ),
        .\dmem_address_p[26]_i_2_0 (\dmem_address_p[26]_i_11_n_0 ),
        .\dmem_address_p[26]_i_2_1 (\dmem_address_p[27]_i_6_n_0 ),
        .\dmem_address_p[28]_i_2_0 (\dmem_address_p[28]_i_12_n_0 ),
        .\dmem_address_p[28]_i_2_1 (\dmem_address_p[28]_i_14_n_0 ),
        .\dmem_address_p[28]_i_6_0 (\dmem_address_p[31]_i_30_n_0 ),
        .\dmem_address_p[28]_i_6_1 (\dmem_address_p[22]_i_8_n_0 ),
        .\dmem_address_p[30]_i_2_0 (i__carry__2_i_18_n_0),
        .\dmem_address_p[4]_i_2_0 (\dmem_address_p[4]_i_6_n_0 ),
        .\dmem_address_p[4]_i_2_1 (\dmem_address_p[5]_i_8_n_0 ),
        .\dmem_address_p[4]_i_2_2 (\dmem_address_p[4]_i_8_n_0 ),
        .\dmem_address_p[5]_i_2_0 (\dmem_address_p[6]_i_8_n_0 ),
        .\dmem_address_p[5]_i_2_1 (\dmem_address_p[5]_i_9_n_0 ),
        .\dmem_address_p[6]_i_2_0 (\dmem_address_p[6]_i_6_n_0 ),
        .\dmem_address_p[6]_i_2_1 (\dmem_address_p[7]_i_9_n_0 ),
        .\dmem_address_p[8]_i_2_0 (\dmem_address_p[7]_i_6_n_0 ),
        .\dmem_address_p[8]_i_2_1 (\dmem_address_p[7]_i_7_n_0 ),
        .\dmem_address_p_reg[0] (\dmem_address_p_reg[0] ),
        .\dmem_address_p_reg[0]_0 (\dmem_address_p_reg[0]_0 ),
        .\dmem_address_p_reg[0]_1 (\dmem_address_p_reg[0]_1 ),
        .\dmem_address_p_reg[0]_2 (\dmem_address_p_reg[0]_2 ),
        .\dmem_address_p_reg[0]_3 (\dmem_address_p_reg[0]_3 ),
        .\dmem_address_p_reg[1] (\dmem_address_p_reg[1] ),
        .\dmem_address_p_reg[1]_0 (\dmem_address_p_reg[1]_0 ),
        .\dmem_address_p_reg[31] (\dmem_address_p_reg[31] ),
        .\dmem_data_out_p_reg[15] (\dmem_data_out_p_reg[15] ),
        .dmem_data_size(dmem_data_size),
        .dmem_read_req_p(dmem_read_req_p),
        .dmem_write_req_p(dmem_write_req_p),
        .dmem_write_req_p_reg(dmem_write_req_p_reg),
        .ex_csr_data(ex_csr_data),
        .ex_csr_write(ex_csr_write),
        .ex_dmem_data_out(ex_dmem_data_out[15:8]),
        .ex_dmem_read_req(ex_dmem_read_req),
        .ex_dmem_write_req(ex_dmem_write_req),
        .\ex_exception_context[badaddr] (\ex_exception_context[badaddr] ),
        .\ex_exception_context[cause] ({\ex_exception_context[cause] [3],\ex_exception_context[cause] [1:0]}),
        .ex_rd_data({ex_rd_data[31:28],ex_rd_data[26:8],ex_rd_data[6:4],ex_rd_data[2]}),
        .exception_cause132_out(exception_cause132_out),
        .exception_cause134_out(exception_cause134_out),
        .\exception_context_out_reg[badaddr][0] (\exception_context_out[badaddr][31]_i_4_n_0 ),
        .\exception_context_out_reg[badaddr][0]_0 (\exception_context_out[badaddr][31]_i_6_n_0 ),
        .\exception_context_out_reg[badaddr][11] ({\exception_context_out_reg[badaddr][11]_i_2_n_4 ,\exception_context_out_reg[badaddr][11]_i_2_n_5 ,\exception_context_out_reg[badaddr][11]_i_2_n_6 ,\exception_context_out_reg[badaddr][11]_i_2_n_7 }),
        .\exception_context_out_reg[badaddr][15] ({\exception_context_out_reg[badaddr][15]_i_2_n_4 ,\exception_context_out_reg[badaddr][15]_i_2_n_5 ,\exception_context_out_reg[badaddr][15]_i_2_n_6 ,\exception_context_out_reg[badaddr][15]_i_2_n_7 }),
        .\exception_context_out_reg[badaddr][19] ({\exception_context_out_reg[badaddr][19]_i_2_n_4 ,\exception_context_out_reg[badaddr][19]_i_2_n_5 ,\exception_context_out_reg[badaddr][19]_i_2_n_6 ,\exception_context_out_reg[badaddr][19]_i_2_n_7 }),
        .\exception_context_out_reg[badaddr][23] ({\exception_context_out_reg[badaddr][23]_i_2_n_4 ,\exception_context_out_reg[badaddr][23]_i_2_n_5 ,\exception_context_out_reg[badaddr][23]_i_2_n_6 ,\exception_context_out_reg[badaddr][23]_i_2_n_7 }),
        .\exception_context_out_reg[badaddr][27] ({ex_rd_data[27],ex_rd_data[7],ex_rd_data[3]}),
        .\exception_context_out_reg[badaddr][27]_0 ({\exception_context_out_reg[badaddr][27]_i_2_n_4 ,\exception_context_out_reg[badaddr][27]_i_2_n_5 ,\exception_context_out_reg[badaddr][27]_i_2_n_6 ,\exception_context_out_reg[badaddr][27]_i_2_n_7 }),
        .\exception_context_out_reg[badaddr][31] (\exception_context_out_reg[badaddr][31] ),
        .\exception_context_out_reg[badaddr][31]_0 ({\exception_context_out_reg[badaddr][31]_i_5_n_4 ,\exception_context_out_reg[badaddr][31]_i_5_n_5 ,\exception_context_out_reg[badaddr][31]_i_5_n_6 ,\exception_context_out_reg[badaddr][31]_i_5_n_7 }),
        .\exception_context_out_reg[badaddr][3] ({\exception_context_out_reg[badaddr][3]_i_2_n_4 ,\exception_context_out_reg[badaddr][3]_i_2_n_5 ,\exception_context_out_reg[badaddr][3]_i_2_n_6 ,\exception_context_out_reg[badaddr][3]_i_2_n_7 }),
        .\exception_context_out_reg[badaddr][7] ({\exception_context_out_reg[badaddr][7]_i_2_n_4 ,\exception_context_out_reg[badaddr][7]_i_2_n_5 ,\exception_context_out_reg[badaddr][7]_i_2_n_6 ,\exception_context_out_reg[badaddr][7]_i_2_n_7 }),
        .\exception_context_out_reg[cause][0] (\exception_context_out[cause][0]_i_2_n_0 ),
        .\exception_context_out_reg[cause][0]_0 (\exception_context_out[cause][5]_i_2_n_0 ),
        .\exception_context_out_reg[cause][0]_1 (\exception_context_out[cause][0]_i_6_n_0 ),
        .\exception_context_out_reg[cause][0]_2 (\exception_context_out[cause][0]_i_7_n_0 ),
        .\exception_context_out_reg[cause][0]_3 (\exception_context_out[cause][0]_i_8_n_0 ),
        .\exception_context_out_reg[cause][1] (\mem_op_reg[2]_1 ),
        .\exception_context_out_reg[cause][1]_0 (\mem_size_reg[1]_0 ),
        .\exception_context_out_reg[cause][1]_1 (\exception_context_out[cause][1]_i_2_n_0 ),
        .\exception_context_out_reg[cause][1]_2 (\exception_context_out[cause][1]_i_4_n_0 ),
        .\exception_context_out_reg[cause][3] (\ex_exception_context[cause] [4]),
        .\exception_context_out_reg[cause][3]_0 (decode_exception_cause[3:2]),
        .\exception_context_out_reg[cause][4] (\ex_exception_context[cause] [2]),
        .\exception_context_out_reg[ie] (\exception_context_out_reg[ie] ),
        .\exception_context_out_reg[ie]__0 (\exception_context_out_reg[ie]__0 ),
        .\exception_context_out_reg[ie]__0_0 (\exception_context_out_reg[ie]__0_0 ),
        .\exception_context_out_reg[ie]__0_1 (\exception_context_out[ie]_i_2_n_0 ),
        .i__carry__2_i_8__0(data4),
        .ie1_reg(ie1_reg),
        .ie_reg(ie_reg),
        .instr_misaligned(instr_misaligned),
        .\m2_inputs[dat] (\m2_inputs[dat] ),
        .\mem_data_out_reg[0] (\mem_data_out[7]_i_4_n_0 ),
        .\mem_data_out_reg[10] (\mem_data_out_reg[10] ),
        .\mem_data_out_reg[11] (\mem_data_out_reg[11] ),
        .\mem_data_out_reg[12] (\mem_data_out_reg[12] ),
        .\mem_data_out_reg[13] (\mem_data_out_reg[13] ),
        .\mem_data_out_reg[14] (\mem_data_out_reg[14] ),
        .\mem_data_out_reg[15] (\mem_data_out_reg[15] ),
        .\mem_data_out_reg[8] (\mem_data_out_reg[8] ),
        .\mem_data_out_reg[9] (\mem_data_out_reg[9] ),
        .\mem_op_reg[1] (\mem_op_reg[1]_0 ),
        .\mem_op_reg[2] (\mem_op_reg[2]_0 ),
        .\mem_op_reg[2]_0 (\mem_op_reg[2]_2 ),
        .\mem_size_reg[0] (\mem_size_reg[0]_1 ),
        .pc(pc),
        .pc_next1(pc_next1),
        .\pc_reg[0] (\branch_reg[0]_0 ),
        .\pc_reg[10] (\pc_reg[10]_0 ),
        .\pc_reg[11] (\pc_reg[11]_0 ),
        .\pc_reg[12] (\pc_reg[12]_0 ),
        .\pc_reg[13] (\pc_reg[13]_0 ),
        .\pc_reg[14] (\pc_reg[14]_0 ),
        .\pc_reg[15] (\pc_reg[15]_0 ),
        .\pc_reg[16] (\pc_reg[16]_0 ),
        .\pc_reg[17] (\pc_reg[17]_0 ),
        .\pc_reg[18] (\pc_reg[18]_0 ),
        .\pc_reg[19] (\pc_reg[19]_0 ),
        .\pc_reg[1] (\pc_reg[1]_0 ),
        .\pc_reg[20] (\pc_reg[20]_0 ),
        .\pc_reg[21] (\pc_reg[21]_0 ),
        .\pc_reg[22] (\pc_reg[22]_0 ),
        .\pc_reg[23] (\pc_reg[23]_0 ),
        .\pc_reg[24] (\pc_reg[24]_0 ),
        .\pc_reg[25] (\pc_reg[25]_0 ),
        .\pc_reg[26] (\pc_reg[26]_0 ),
        .\pc_reg[27] (\pc_reg[27]_0 ),
        .\pc_reg[28] (\pc_reg[28]_0 ),
        .\pc_reg[29] (\pc_reg[29]_0 ),
        .\pc_reg[2] (\pc_reg[2]_0 ),
        .\pc_reg[30] (\pc_reg[30]_0 ),
        .\pc_reg[31] (\pc_reg[31]_0 ),
        .\pc_reg[31]_0 ({exception_target[31:30],\mtvec_reg[29]_0 [13],exception_target[28:27],\mtvec_reg[29]_0 [12],exception_target[25:24],\mtvec_reg[29]_0 [11],exception_target[22:21],\mtvec_reg[29]_0 [10],exception_target[19:18],\mtvec_reg[29]_0 [9],exception_target[16:15],\mtvec_reg[29]_0 [8],exception_target[13:12],\mtvec_reg[29]_0 [7:4],exception_target[7:6],\mtvec_reg[29]_0 [3:0]}),
        .\pc_reg[31]_1 (\pc_reg[31]_1 ),
        .\pc_reg[3] (\pc_reg[3]_0 ),
        .\pc_reg[4] (\pc_reg[4]_0 ),
        .\pc_reg[5] (\pc_reg[5]_0 ),
        .\pc_reg[6] (\pc_reg[6]_0 ),
        .\pc_reg[7] (\pc_reg[7]_0 ),
        .\pc_reg[8] (\pc_reg[8]_0 ),
        .\pc_reg[9] (\pc_reg[9]_0 ),
        .\rd_data_reg[0] (\dmem_address_p[0]_i_7_n_0 ),
        .\rd_data_reg[0]_0 (\dmem_address_p[0]_i_2_n_0 ),
        .\rd_data_reg[0]_1 (\dmem_address_p[0]_i_3_n_0 ),
        .\rd_data_reg[0]_2 (\dmem_address_p[0]_i_5_n_0 ),
        .\rd_data_reg[10] (i__carry__0_i_19_n_0),
        .\rd_data_reg[10]_0 (\dmem_address_p[10]_i_3_n_0 ),
        .\rd_data_reg[10]_1 (\dmem_address_p[10]_i_4_n_0 ),
        .\rd_data_reg[10]_2 (\dmem_address_p[10]_i_5_n_0 ),
        .\rd_data_reg[11] (\dmem_address_p[11]_i_2_n_0 ),
        .\rd_data_reg[11]_0 (\dmem_address_p[11]_i_7_n_0 ),
        .\rd_data_reg[11]_1 (\dmem_address_p[11]_i_8_n_0 ),
        .\rd_data_reg[12] (i__carry__0_i_18_n_0),
        .\rd_data_reg[12]_0 (\dmem_address_p[12]_i_3_n_0 ),
        .\rd_data_reg[12]_1 (\dmem_address_p[12]_i_4_n_0 ),
        .\rd_data_reg[12]_2 (\dmem_address_p[12]_i_5_n_0 ),
        .\rd_data_reg[13] (\dmem_address_p[13]_i_2_n_0 ),
        .\rd_data_reg[13]_0 (\dmem_address_p[13]_i_7_n_0 ),
        .\rd_data_reg[13]_1 (\dmem_address_p[13]_i_8_n_0 ),
        .\rd_data_reg[14] (i__carry__0_i_17_n_0),
        .\rd_data_reg[14]_0 (\dmem_address_p[14]_i_3_n_0 ),
        .\rd_data_reg[14]_1 (\dmem_address_p[14]_i_4_n_0 ),
        .\rd_data_reg[14]_2 (\dmem_address_p[14]_i_5_n_0 ),
        .\rd_data_reg[15] (\dmem_address_p[15]_i_2_n_0 ),
        .\rd_data_reg[15]_0 (\dmem_address_p[16]_i_5_n_0 ),
        .\rd_data_reg[15]_1 (\dmem_address_p[15]_i_6_n_0 ),
        .\rd_data_reg[16] (\dmem_address_p[16]_i_2_n_0 ),
        .\rd_data_reg[16]_0 (\dmem_address_p[16]_i_6_n_0 ),
        .\rd_data_reg[17] (\dmem_address_p[17]_i_7_n_0 ),
        .\rd_data_reg[17]_0 (\dmem_address_p[17]_i_3_n_0 ),
        .\rd_data_reg[17]_1 (\dmem_address_p[17]_i_4_n_0 ),
        .\rd_data_reg[17]_2 (\dmem_address_p[17]_i_6_n_0 ),
        .\rd_data_reg[18] (i__carry__1_i_19_n_0),
        .\rd_data_reg[18]_0 (\dmem_address_p[18]_i_3_n_0 ),
        .\rd_data_reg[18]_1 (\dmem_address_p[18]_i_4_n_0 ),
        .\rd_data_reg[18]_2 (\dmem_address_p[18]_i_5_n_0 ),
        .\rd_data_reg[19] (\dmem_address_p[19]_i_8_n_0 ),
        .\rd_data_reg[19]_0 (\dmem_address_p[19]_i_2_n_0 ),
        .\rd_data_reg[19]_1 (\dmem_address_p[19]_i_7_n_0 ),
        .\rd_data_reg[1] (\dmem_address_p[1]_i_2_n_0 ),
        .\rd_data_reg[1]_0 (\dmem_address_p[1]_i_4_n_0 ),
        .\rd_data_reg[1]_1 (\dmem_address_p[1]_i_5_n_0 ),
        .\rd_data_reg[1]_2 (\dmem_address_p[1]_i_6_n_0 ),
        .\rd_data_reg[1]_3 (\dmem_address_p[1]_i_7_n_0 ),
        .\rd_data_reg[20] (i__carry__1_i_18_n_0),
        .\rd_data_reg[20]_0 (\dmem_address_p[20]_i_3_n_0 ),
        .\rd_data_reg[20]_1 (\dmem_address_p[20]_i_4_n_0 ),
        .\rd_data_reg[20]_2 (\dmem_address_p[20]_i_5_n_0 ),
        .\rd_data_reg[21] (\dmem_address_p[21]_i_8_n_0 ),
        .\rd_data_reg[21]_0 (\dmem_address_p[21]_i_2_n_0 ),
        .\rd_data_reg[21]_1 (\dmem_address_p[21]_i_7_n_0 ),
        .\rd_data_reg[22] (i__carry__1_i_17_n_0),
        .\rd_data_reg[22]_0 (\dmem_address_p[22]_i_3_n_0 ),
        .\rd_data_reg[22]_1 (\dmem_address_p[22]_i_4_n_0 ),
        .\rd_data_reg[22]_2 (\dmem_address_p[22]_i_6_n_0 ),
        .\rd_data_reg[23] (\dmem_address_p[23]_i_3_n_0 ),
        .\rd_data_reg[23]_0 (\dmem_address_p[23]_i_5_n_0 ),
        .\rd_data_reg[24] (\dmem_address_p[31]_i_8_n_0 ),
        .\rd_data_reg[24]_0 (\dmem_address_p[24]_i_3_n_0 ),
        .\rd_data_reg[24]_1 (\dmem_address_p[24]_i_5_n_0 ),
        .\rd_data_reg[25] (\dmem_address_p[25]_i_7_n_0 ),
        .\rd_data_reg[25]_0 (\dmem_address_p[25]_i_3_n_0 ),
        .\rd_data_reg[25]_1 (\dmem_address_p[25]_i_4_n_0 ),
        .\rd_data_reg[25]_2 (\dmem_address_p[25]_i_6_n_0 ),
        .\rd_data_reg[26] (i__carry__2_i_20_n_0),
        .\rd_data_reg[26]_0 (\dmem_address_p[26]_i_3_n_0 ),
        .\rd_data_reg[26]_1 (\dmem_address_p[26]_i_4_n_0 ),
        .\rd_data_reg[26]_2 (\dmem_address_p[26]_i_5_n_0 ),
        .\rd_data_reg[26]_3 (\dmem_address_p[26]_i_6_n_0 ),
        .\rd_data_reg[26]_4 (\dmem_address_p[26]_i_7_n_0 ),
        .\rd_data_reg[28] (i__carry__2_i_19_n_0),
        .\rd_data_reg[28]_0 (alu_op),
        .\rd_data_reg[28]_1 (\dmem_address_p[28]_i_3_n_0 ),
        .\rd_data_reg[28]_2 (\dmem_address_p[31]_i_13_n_0 ),
        .\rd_data_reg[28]_3 (\dmem_address_p[28]_i_4_n_0 ),
        .\rd_data_reg[28]_4 (\dmem_address_p[31]_i_10_n_0 ),
        .\rd_data_reg[28]_5 (\dmem_address_p[28]_i_5_n_0 ),
        .\rd_data_reg[29] (\dmem_address_p[29]_i_2_n_0 ),
        .\rd_data_reg[29]_0 (\dmem_address_p[29]_i_3_n_0 ),
        .\rd_data_reg[29]_1 (\dmem_address_p[29]_i_4_n_0 ),
        .\rd_data_reg[29]_2 (\dmem_address_p[29]_i_5_n_0 ),
        .\rd_data_reg[29]_3 (\dmem_address_p[29]_i_7_n_0 ),
        .\rd_data_reg[29]_4 (\dmem_address_p[29]_i_9_n_0 ),
        .\rd_data_reg[29]_5 (\dmem_address_p[29]_i_10_n_0 ),
        .\rd_data_reg[2] (\dmem_address_p[2]_i_4_n_0 ),
        .\rd_data_reg[2]_0 (\dmem_address_p[2]_i_3_n_0 ),
        .\rd_data_reg[2]_1 (\dmem_address_p[2]_i_5_n_0 ),
        .\rd_data_reg[2]_2 (\dmem_address_p[2]_i_6_n_0 ),
        .\rd_data_reg[2]_3 (\dmem_address_p[2]_i_8_n_0 ),
        .\rd_data_reg[30] (\dmem_address_p[30]_i_4_n_0 ),
        .\rd_data_reg[30]_0 (\dmem_address_p[30]_i_3_n_0 ),
        .\rd_data_reg[30]_1 (\dmem_address_p[30]_i_6_n_0 ),
        .\rd_data_reg[31] (\dmem_address_p[31]_i_7_n_0 ),
        .\rd_data_reg[31]_0 (\dmem_address_p[31]_i_5_n_0 ),
        .\rd_data_reg[31]_1 (\dmem_address_p[31]_i_11_n_0 ),
        .\rd_data_reg[31]_2 (\dmem_address_p[31]_i_12_n_0 ),
        .\rd_data_reg[31]_3 (\dmem_address_p[31]_i_14_n_0 ),
        .\rd_data_reg[4] (i__carry_i_18__0_n_0),
        .\rd_data_reg[4]_0 (\dmem_address_p[4]_i_4_n_0 ),
        .\rd_data_reg[4]_1 (\dmem_address_p[4]_i_5_n_0 ),
        .\rd_data_reg[4]_2 (\dmem_address_p[5]_i_7_n_0 ),
        .\rd_data_reg[5] (\dmem_address_p[5]_i_3_n_0 ),
        .\rd_data_reg[5]_0 (\dmem_address_p[5]_i_5_n_0 ),
        .\rd_data_reg[5]_1 (\dmem_address_p[5]_i_6_n_0 ),
        .\rd_data_reg[6] (i__carry_i_17_n_0),
        .\rd_data_reg[6]_0 (\dmem_address_p[6]_i_4_n_0 ),
        .\rd_data_reg[6]_1 (\dmem_address_p[6]_i_5_n_0 ),
        .\rd_data_reg[6]_2 (\dmem_address_p[7]_i_8_n_0 ),
        .\rd_data_reg[8] (\dmem_address_p[8]_i_3_n_0 ),
        .\rd_data_reg[8]_0 (\dmem_address_p[8]_i_4_n_0 ),
        .\rd_data_reg[9] (\dmem_address_p[9]_i_2_n_0 ),
        .\rd_data_reg[9]_0 (\dmem_address_p[9]_i_3_n_0 ),
        .\rd_data_reg[9]_1 (\dmem_address_p[9]_i_9_n_0 ),
        .\rd_data_reg[9]_2 (\dmem_address_p[9]_i_11_n_0 ),
        .\result0_inferred__2/i__carry__1_0 ({i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0,i__carry__0_i_3__4_n_0,i__carry__0_i_4__4_n_0}),
        .\result0_inferred__2/i__carry__1_1 ({i__carry__0_i_5__3_n_0,i__carry__0_i_6__3_n_0,i__carry__0_i_7__3_n_0,i__carry__0_i_8__3_n_0}),
        .\result0_inferred__2/i__carry__2_0 ({i__carry__1_i_1__4_n_0,i__carry__1_i_2__4_n_0,i__carry__1_i_3__4_n_0,i__carry__1_i_4__4_n_0}),
        .\result0_inferred__2/i__carry__2_1 ({i__carry__1_i_5__3_n_0,i__carry__1_i_6__3_n_0,i__carry__1_i_7__3_n_0,i__carry__1_i_8__3_n_0}),
        .\result0_inferred__3/i__carry__0_0 ({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .\result0_inferred__3/i__carry__0_1 ({i__carry_i_5__0_n_0,i__carry_i_6_n_0,i__carry_i_7__4_n_0,i__carry_i_8_n_0}),
        .\result0_inferred__3/i__carry__1_0 ({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}),
        .\result0_inferred__3/i__carry__1_1 ({i__carry__0_i_5__0_n_0,i__carry__0_i_6__0_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8__0_n_0}),
        .\result0_inferred__3/i__carry__2_0 ({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}),
        .\result0_inferred__3/i__carry__2_1 ({i__carry__1_i_5_n_0,i__carry__1_i_6__0_n_0,i__carry__1_i_7__0_n_0,i__carry__1_i_8_n_0}),
        .slow_reset_reg(slow_reset_reg),
        .stall_ex(stall_ex),
        .state(state),
        .to_std_logic35_out(to_std_logic35_out),
        .\wb_outputs_reg[dat][12] (\wb_outputs_reg[dat][12] ),
        .\wb_outputs_reg[dat][16] (\wb_outputs_reg[dat][16] ),
        .\wb_outputs_reg[dat][16]_0 (\mem_data_out[15]_i_4_n_0 ),
        .\wb_outputs_reg[dat][17] (\wb_outputs_reg[dat][17] ),
        .\wb_outputs_reg[dat][18] (\wb_outputs_reg[dat][18] ),
        .\wb_outputs_reg[dat][19] (\wb_outputs_reg[dat][19] ),
        .\wb_outputs_reg[dat][20] (\wb_outputs_reg[dat][20] ),
        .\wb_outputs_reg[dat][21] (\wb_outputs_reg[dat][21] ),
        .\wb_outputs_reg[dat][22] (\wb_outputs_reg[dat][22] ),
        .\wb_outputs_reg[dat][23] (\wb_outputs_reg[dat][23] ),
        .\wb_outputs_reg[dat][23]_0 (\wb_outputs_reg[dat][23]_0 ),
        .\wb_outputs_reg[sel][0] (\wb_outputs_reg[sel][0] [1]));
  FDRE \alu_op_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_op_reg[3]_0 [0]),
        .Q(alu_op[0]),
        .R(1'b0));
  FDRE \alu_op_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_op_reg[3]_0 [1]),
        .Q(alu_op[1]),
        .R(1'b0));
  FDRE \alu_op_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_op_reg[3]_0 [2]),
        .Q(alu_op[2]),
        .R(1'b0));
  FDRE \alu_op_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_op_reg[3]_0 [3]),
        .Q(alu_op[3]),
        .R(1'b0));
  FDRE \alu_x_src_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_x_src_reg[2]_1 [0]),
        .Q(alu_x_src[0]),
        .R(1'b0));
  FDRE \alu_x_src_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_x_src_reg[2]_1 [1]),
        .Q(alu_x_src[1]),
        .R(1'b0));
  FDRE \alu_x_src_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_x_src_reg[2]_1 [2]),
        .Q(alu_x_src[2]),
        .R(1'b0));
  FDRE \alu_y_src_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_y_src_reg[2]_1 [0]),
        .Q(alu_y_src[0]),
        .R(1'b0));
  FDRE \alu_y_src_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_y_src_reg[2]_1 [1]),
        .Q(alu_y_src[1]),
        .R(1'b0));
  FDRE \alu_y_src_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\alu_y_src_reg[2]_1 [2]),
        .Q(alu_y_src[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_comparator branch_comparator
       (.CO(data2),
        .DI(DI),
        .S(S),
        .i__carry__2_i_8(data4_0),
        .i__carry__2_i_8__2(data3_1),
        .\input_inferred__1/i__carry__1_0 (\input_inferred__1/i__carry__1 ),
        .\input_inferred__1/i__carry__1_1 (\input_inferred__1/i__carry__1_0 ),
        .\input_inferred__1/i__carry__2_0 (\input_inferred__1/i__carry__2 ),
        .\input_inferred__1/i__carry__2_1 (\input_inferred__1/i__carry__2_0 ),
        .\input_inferred__2/i__carry__0_0 (\input_inferred__2/i__carry__0 ),
        .\input_inferred__2/i__carry__0_1 (\input_inferred__2/i__carry__0_0 ),
        .\input_inferred__2/i__carry__1_0 (\input_inferred__2/i__carry__1 ),
        .\input_inferred__2/i__carry__1_1 (\input_inferred__2/i__carry__1_0 ),
        .\input_inferred__2/i__carry__2_0 (\input_inferred__2/i__carry__2 ),
        .\input_inferred__2/i__carry__2_1 (\input_inferred__2/i__carry__2_0 ),
        .\input_inferred__3/i__carry__0_0 (\input_inferred__3/i__carry__0 ),
        .\input_inferred__3/i__carry__0_1 (\input_inferred__3/i__carry__0_0 ),
        .\input_inferred__3/i__carry__1_0 (\input_inferred__3/i__carry__1 ),
        .\input_inferred__3/i__carry__1_1 (\input_inferred__3/i__carry__1_0 ),
        .\input_inferred__3/i__carry__2_0 (\input_inferred__3/i__carry__2 ),
        .\input_inferred__3/i__carry__2_1 (\input_inferred__3/i__carry__2_0 ),
        .\mem_op[2]_i_10 (\mem_op[2]_i_10_0 ),
        .\mem_op[2]_i_10_0 (\mem_op[2]_i_10_1 ),
        .\mem_op[2]_i_10_1 (\mem_op[2]_i_10_2 ),
        .\mem_op[2]_i_10_2 (\mem_op[2]_i_10_3 ),
        .\mem_op[2]_i_10_3 (\mem_op[2]_i_10_4 ),
        .\mem_op[2]_i_10_4 (\mem_op[2]_i_10_5 ));
  FDRE \branch_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(\branch_reg[2]_30 [0]),
        .Q(ex_branch[0]),
        .R(alu_instance_n_53));
  FDRE \branch_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(\branch_reg[2]_30 [1]),
        .Q(ex_branch[1]),
        .R(alu_instance_n_53));
  FDRE \branch_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(\branch_reg[2]_30 [2]),
        .Q(ex_branch[2]),
        .R(alu_instance_n_53));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    cache_memory_reg_0_i_13
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][11]_i_2_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [10]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_21 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    cache_memory_reg_0_i_14
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][11]_i_2_n_6 ),
        .I4(\exception_context_out_reg[badaddr][31] [9]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_22 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    cache_memory_reg_0_i_15
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][11]_i_2_n_7 ),
        .I4(\exception_context_out_reg[badaddr][31] [8]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_23 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    cache_memory_reg_0_i_16
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][7]_i_2_n_6 ),
        .I4(\exception_context_out_reg[badaddr][31] [5]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_26 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    cache_memory_reg_0_i_17
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][7]_i_2_n_7 ),
        .I4(\exception_context_out_reg[badaddr][31] [4]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_27 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \cl_load_address[11]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][11]_i_2_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [11]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_20 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \cl_load_address[14]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][15]_i_2_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [14]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_17 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \cl_load_address[17]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][19]_i_2_n_6 ),
        .I4(\exception_context_out_reg[badaddr][31] [17]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_14 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \cl_load_address[20]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][23]_i_2_n_7 ),
        .I4(\exception_context_out_reg[badaddr][31] [20]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_11 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \cl_load_address[23]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][23]_i_2_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [23]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_8 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \cl_load_address[26]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][27]_i_2_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [26]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_5 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \cl_load_address[29]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][31]_i_5_n_6 ),
        .I4(\exception_context_out_reg[badaddr][31] [29]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_2 ));
  FDRE count_instruction_out_reg
       (.C(system_clk),
        .CE(E),
        .D(id_count_instruction),
        .Q(ex_count_instruction),
        .R(alu_instance_n_53));
  FDRE \csr_addr_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [0]),
        .Q(\csr_addr_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \csr_addr_reg[10] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [10]),
        .Q(\csr_addr_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \csr_addr_reg[11] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [11]),
        .Q(\csr_addr_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \csr_addr_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [1]),
        .Q(\csr_addr_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \csr_addr_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [2]),
        .Q(\csr_addr_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \csr_addr_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [3]),
        .Q(\csr_addr_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \csr_addr_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [4]),
        .Q(\csr_addr_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \csr_addr_reg[5] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [5]),
        .Q(\csr_addr_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \csr_addr_reg[6] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [6]),
        .Q(\csr_addr_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \csr_addr_reg[7] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [7]),
        .Q(\csr_addr_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \csr_addr_reg[8] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [8]),
        .Q(\csr_addr_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \csr_addr_reg[9] 
       (.C(system_clk),
        .CE(pc),
        .D(\csr_addr_reg[11]_1 [9]),
        .Q(\csr_addr_reg[11]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA4ECF0FCA4EC0CCC)) 
    \csr_data_out[0]_i_2 
       (.I0(\rs1_addr_reg[4]_0 [0]),
        .I1(\exception_context_out_reg[badaddr][31] [0]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .I5(rs1_forwarded[0]),
        .O(ex_csr_data[0]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[10]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [10]),
        .I1(rs1_forwarded[10]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[10]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[11]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [11]),
        .I1(rs1_forwarded[11]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[11]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[12]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [12]),
        .I1(rs1_forwarded[12]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[12]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[13]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [13]),
        .I1(rs1_forwarded[13]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[13]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[14]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [14]),
        .I1(rs1_forwarded[14]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[14]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[15]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [15]),
        .I1(rs1_forwarded[15]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[15]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[16]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [16]),
        .I1(rs1_forwarded[16]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[16]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[17]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [17]),
        .I1(rs1_forwarded[17]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[17]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[18]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [18]),
        .I1(rs1_forwarded[18]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[18]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[19]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [19]),
        .I1(rs1_forwarded[19]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[19]));
  LUT6 #(
    .INIT(64'hA4ECF0FCA4EC0CCC)) 
    \csr_data_out[1]_i_2 
       (.I0(\rs1_addr_reg[4]_0 [1]),
        .I1(\exception_context_out_reg[badaddr][31] [1]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .I5(rs1_forwarded[1]),
        .O(ex_csr_data[1]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[20]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [20]),
        .I1(rs1_forwarded[20]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[20]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[21]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [21]),
        .I1(rs1_forwarded[21]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[21]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[22]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [22]),
        .I1(rs1_forwarded[22]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[22]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[23]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [23]),
        .I1(rs1_forwarded[23]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[23]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[24]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [24]),
        .I1(rs1_forwarded[24]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[24]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[25]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [25]),
        .I1(rs1_forwarded[25]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[25]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[26]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [26]),
        .I1(rs1_forwarded[26]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[26]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[27]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [27]),
        .I1(rs1_forwarded[27]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[27]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[28]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [28]),
        .I1(rs1_forwarded[28]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[28]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[29]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [29]),
        .I1(rs1_forwarded[29]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[29]));
  LUT6 #(
    .INIT(64'hA4ECF0FCA4EC0CCC)) 
    \csr_data_out[2]_i_2 
       (.I0(\rs1_addr_reg[4]_0 [2]),
        .I1(\exception_context_out_reg[badaddr][31] [2]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .I5(rs1_forwarded[2]),
        .O(ex_csr_data[2]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[30]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [30]),
        .I1(rs1_forwarded[30]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[30]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[31]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [31]),
        .I1(rs1_forwarded[31]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[31]));
  LUT6 #(
    .INIT(64'hA4ECF0FCA4EC0CCC)) 
    \csr_data_out[3]_i_2 
       (.I0(\rs1_addr_reg[4]_0 [3]),
        .I1(\exception_context_out_reg[badaddr][31] [3]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .I5(rs1_forwarded[3]),
        .O(ex_csr_data[3]));
  LUT6 #(
    .INIT(64'hA4ECF0FCA4EC0CCC)) 
    \csr_data_out[4]_i_2 
       (.I0(\rs1_addr_reg[4]_0 [4]),
        .I1(\exception_context_out_reg[badaddr][31] [4]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .I5(rs1_forwarded[4]),
        .O(ex_csr_data[4]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[5]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [5]),
        .I1(rs1_forwarded[5]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[5]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[6]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [6]),
        .I1(rs1_forwarded[6]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[6]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[7]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [7]),
        .I1(rs1_forwarded[7]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[7]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[8]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [8]),
        .I1(rs1_forwarded[8]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[8]));
  LUT5 #(
    .INIT(32'h0AAAC2EA)) 
    \csr_data_out[9]_i_2 
       (.I0(\exception_context_out_reg[badaddr][31] [9]),
        .I1(rs1_forwarded[9]),
        .I2(ex_csr_write[0]),
        .I3(ex_csr_write[1]),
        .I4(funct3[2]),
        .O(ex_csr_data[9]));
  FDRE \csr_write_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\csr_write_reg[0]_1 ),
        .Q(ex_csr_write[0]),
        .R(1'b0));
  FDRE \csr_write_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\csr_write_reg[1]_1 ),
        .Q(ex_csr_write[1]),
        .R(1'b0));
  FDRE \decode_exception_cause_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\decode_exception_cause_reg[3]_1 [0]),
        .Q(decode_exception_cause[0]),
        .R(1'b0));
  FDRE \decode_exception_cause_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\decode_exception_cause_reg[3]_1 [1]),
        .Q(decode_exception_cause[2]),
        .R(1'b0));
  FDRE \decode_exception_cause_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\decode_exception_cause_reg[3]_1 [2]),
        .Q(decode_exception_cause[3]),
        .R(1'b0));
  FDRE decode_exception_reg
       (.C(system_clk),
        .CE(E),
        .D(id_exception),
        .Q(decode_exception),
        .R(alu_instance_n_53));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \dmem_address_p[0]_i_10 
       (.I0(\dmem_address_p[0]_i_13_n_0 ),
        .I1(\dmem_address_p[31]_i_21_n_0 ),
        .I2(alu_x[8]),
        .I3(\dmem_address_p[2]_i_22_n_0 ),
        .I4(\dmem_address_p[31]_i_23_n_0 ),
        .I5(alu_y[0]),
        .O(\dmem_address_p[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4444444044404440)) 
    \dmem_address_p[0]_i_11 
       (.I0(alu_y[0]),
        .I1(alu_y[1]),
        .I2(\dmem_address_p[2]_i_24_n_0 ),
        .I3(\dmem_address_p[2]_i_23_n_0 ),
        .I4(alu_y__0[2]),
        .I5(\dmem_address_p[5]_i_11_n_0 ),
        .O(\dmem_address_p[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \dmem_address_p[0]_i_12 
       (.I0(alu_x[24]),
        .I1(\dmem_address_p[0]_i_14_n_0 ),
        .I2(alu_x[16]),
        .I3(\dmem_address_p[0]_i_15_n_0 ),
        .I4(alu_y[0]),
        .I5(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dmem_address_p[0]_i_13 
       (.I0(alu_x[0]),
        .I1(\dmem_address_p[31]_i_31_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmem_address_p[0]_i_14 
       (.I0(alu_y__0[3]),
        .I1(alu_y__0[4]),
        .O(\dmem_address_p[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_address_p[0]_i_15 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .O(\dmem_address_p[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dmem_address_p[0]_i_2 
       (.I0(\dmem_address_p[31]_i_10_n_0 ),
        .I1(\dmem_address_p[31]_i_15_n_0 ),
        .I2(alu_x[0]),
        .O(\dmem_address_p[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFECFCCC)) 
    \dmem_address_p[0]_i_3 
       (.I0(\dmem_address_p[30]_i_4_n_0 ),
        .I1(\dmem_address_p[0]_i_8_n_0 ),
        .I2(alu_x[0]),
        .I3(\dmem_address_p[29]_i_4_n_0 ),
        .I4(alu_y[0]),
        .O(\dmem_address_p[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \dmem_address_p[0]_i_5 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[3]),
        .I3(alu_op[2]),
        .O(\dmem_address_p[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \dmem_address_p[0]_i_6 
       (.I0(\dmem_address_p[1]_i_10_n_0 ),
        .I1(\dmem_address_p[1]_i_9_n_0 ),
        .I2(alu_y[0]),
        .I3(\dmem_address_p[0]_i_10_n_0 ),
        .I4(\dmem_address_p[0]_i_11_n_0 ),
        .I5(\dmem_address_p[0]_i_12_n_0 ),
        .O(data7));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \dmem_address_p[0]_i_7 
       (.I0(alu_op[3]),
        .I1(alu_op[2]),
        .I2(alu_op[0]),
        .I3(alu_op[1]),
        .O(\dmem_address_p[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0200000C02000000)) 
    \dmem_address_p[0]_i_8 
       (.I0(data3),
        .I1(alu_op[2]),
        .I2(alu_op[3]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .I5(data4),
        .O(\dmem_address_p[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[10]_i_3 
       (.I0(\dmem_address_p[9]_i_6_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[11]_i_5_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .O(\dmem_address_p[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAACCCCF0F0)) 
    \dmem_address_p[10]_i_4 
       (.I0(\dmem_address_p[14]_i_7_n_0 ),
        .I1(\dmem_address_p[12]_i_7_n_0 ),
        .I2(\dmem_address_p[10]_i_7_n_0 ),
        .I3(\dmem_address_p[14]_i_8_n_0 ),
        .I4(alu_y[1]),
        .I5(alu_y__0[2]),
        .O(\dmem_address_p[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAACCCCF0F0)) 
    \dmem_address_p[10]_i_5 
       (.I0(\dmem_address_p[14]_i_9_n_0 ),
        .I1(\dmem_address_p[12]_i_8_n_0 ),
        .I2(\dmem_address_p[10]_i_8_n_0 ),
        .I3(\dmem_address_p[14]_i_10_n_0 ),
        .I4(alu_y[1]),
        .I5(alu_y__0[2]),
        .O(\dmem_address_p[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[10]_i_7 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .I2(alu_x__0),
        .I3(\dmem_address_p[7]_i_13_n_0 ),
        .O(\dmem_address_p[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[10]_i_8 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .I2(alu_x__0),
        .I3(\dmem_address_p[9]_i_16_n_0 ),
        .O(\dmem_address_p[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[10]_i_9 
       (.I0(alu_op[0]),
        .I1(alu_y__0[10]),
        .I2(alu_x[10]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \dmem_address_p[11]_i_10 
       (.I0(\dmem_address_p[9]_i_16_n_0 ),
        .I1(\dmem_address_p[31]_i_30_n_0 ),
        .I2(\dmem_address_p[2]_i_11_n_0 ),
        .I3(\dmem_address_p[9]_i_15_n_0 ),
        .I4(alu_x[25]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \dmem_address_p[11]_i_11 
       (.I0(alu_x__0),
        .I1(alu_x[15]),
        .I2(alu_y__0[4]),
        .I3(alu_y__0[3]),
        .I4(alu_x[23]),
        .O(\dmem_address_p[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \dmem_address_p[11]_i_12 
       (.I0(alu_x[16]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .I3(\dmem_address_p[7]_i_12_n_0 ),
        .O(\dmem_address_p[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    \dmem_address_p[11]_i_13 
       (.I0(alu_x[14]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[4]),
        .I3(alu_x[30]),
        .I4(alu_x[22]),
        .O(\dmem_address_p[11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[11]_i_14 
       (.I0(alu_x[26]),
        .I1(\dmem_address_p[17]_i_12_n_0 ),
        .I2(alu_x[18]),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[11]_i_15 
       (.I0(alu_x[7]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(alu_x[11]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[11]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[11]_i_16 
       (.I0(alu_x[1]),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[5]),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[11]_i_17 
       (.I0(alu_x[6]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(alu_x[10]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[11]_i_18 
       (.I0(alu_x[0]),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[4]),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[11]_i_2 
       (.I0(\dmem_address_p[11]_i_4_n_0 ),
        .I1(\dmem_address_p[29]_i_3_n_0 ),
        .I2(\dmem_address_p[11]_i_5_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .I4(\dmem_address_p[11]_i_6_n_0 ),
        .O(\dmem_address_p[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[11]_i_22 
       (.I0(alu_x[11]),
        .I1(alu_y__0[11]),
        .O(\dmem_address_p[11]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[11]_i_23 
       (.I0(i__carry__0_i_19_n_0),
        .O(\dmem_address_p[11]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[11]_i_24 
       (.I0(alu_x[9]),
        .I1(alu_y__0[9]),
        .O(\dmem_address_p[11]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[11]_i_25 
       (.I0(alu_y__0[8]),
        .I1(alu_x[8]),
        .O(\dmem_address_p[11]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[11]_i_26 
       (.I0(alu_x[7]),
        .I1(alu_y__0[7]),
        .O(\dmem_address_p[11]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[11]_i_27 
       (.I0(i__carry_i_17_n_0),
        .O(\dmem_address_p[11]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[11]_i_28 
       (.I0(alu_x[5]),
        .I1(alu_y__0[5]),
        .O(\dmem_address_p[11]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[11]_i_29 
       (.I0(i__carry_i_18__0_n_0),
        .O(\dmem_address_p[11]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[11]_i_4 
       (.I0(\dmem_address_p[10]_i_5_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[12]_i_4_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[11]_i_5 
       (.I0(\dmem_address_p[11]_i_10_n_0 ),
        .I1(\dmem_address_p[31]_i_23_n_0 ),
        .I2(\dmem_address_p[11]_i_11_n_0 ),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .I4(alu_x[17]),
        .O(\dmem_address_p[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[11]_i_6 
       (.I0(\dmem_address_p[11]_i_12_n_0 ),
        .I1(\dmem_address_p[11]_i_13_n_0 ),
        .I2(\dmem_address_p[2]_i_11_n_0 ),
        .I3(alu_x[24]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[11]_i_14_n_0 ),
        .O(\dmem_address_p[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[11]_i_7 
       (.I0(\dmem_address_p[11]_i_15_n_0 ),
        .I1(alu_x[9]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[3]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[11]_i_16_n_0 ),
        .O(\dmem_address_p[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[11]_i_8 
       (.I0(\dmem_address_p[11]_i_17_n_0 ),
        .I1(alu_x[8]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[2]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[11]_i_18_n_0 ),
        .O(\dmem_address_p[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[12]_i_3 
       (.I0(\dmem_address_p[11]_i_7_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[13]_i_5_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .O(\dmem_address_p[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[12]_i_4 
       (.I0(\dmem_address_p[14]_i_8_n_0 ),
        .I1(\dmem_address_p[18]_i_7_n_0 ),
        .I2(\dmem_address_p[12]_i_7_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[14]_i_7_n_0 ),
        .O(\dmem_address_p[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[12]_i_5 
       (.I0(\dmem_address_p[14]_i_10_n_0 ),
        .I1(\dmem_address_p[18]_i_8_n_0 ),
        .I2(\dmem_address_p[12]_i_8_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[14]_i_9_n_0 ),
        .O(\dmem_address_p[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[12]_i_7 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .I2(alu_x__0),
        .I3(\dmem_address_p[7]_i_12_n_0 ),
        .O(\dmem_address_p[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[12]_i_8 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .I2(alu_x__0),
        .I3(\dmem_address_p[9]_i_15_n_0 ),
        .O(\dmem_address_p[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[12]_i_9 
       (.I0(alu_op[0]),
        .I1(alu_y__0[12]),
        .I2(alu_x[12]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \dmem_address_p[13]_i_10 
       (.I0(alu_x[17]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .I3(\dmem_address_p[9]_i_15_n_0 ),
        .O(\dmem_address_p[13]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[13]_i_11 
       (.I0(alu_x[27]),
        .I1(\dmem_address_p[17]_i_12_n_0 ),
        .I2(\dmem_address_p[11]_i_11_n_0 ),
        .I3(\dmem_address_p[2]_i_11_n_0 ),
        .O(\dmem_address_p[13]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[13]_i_12 
       (.I0(alu_x[18]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(alu_x[24]),
        .I3(\dmem_address_p[19]_i_16_n_0 ),
        .O(\dmem_address_p[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \dmem_address_p[13]_i_13 
       (.I0(\dmem_address_p[11]_i_13_n_0 ),
        .I1(\dmem_address_p[31]_i_30_n_0 ),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[16]),
        .I4(alu_x[28]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[13]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[13]_i_14 
       (.I0(alu_x[7]),
        .I1(\dmem_address_p[25]_i_11_n_0 ),
        .I2(alu_x[9]),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[13]_i_15 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[13]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[11]),
        .I4(alu_x[1]),
        .I5(\dmem_address_p[19]_i_11_n_0 ),
        .O(\dmem_address_p[13]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[13]_i_16 
       (.I0(alu_x[6]),
        .I1(\dmem_address_p[25]_i_11_n_0 ),
        .I2(alu_x[8]),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[13]_i_17 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[12]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[10]),
        .I4(alu_x[0]),
        .I5(\dmem_address_p[19]_i_11_n_0 ),
        .O(\dmem_address_p[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[13]_i_2 
       (.I0(\dmem_address_p[13]_i_4_n_0 ),
        .I1(\dmem_address_p[29]_i_3_n_0 ),
        .I2(\dmem_address_p[13]_i_5_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .I4(\dmem_address_p[13]_i_6_n_0 ),
        .O(\dmem_address_p[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[13]_i_4 
       (.I0(\dmem_address_p[12]_i_5_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[14]_i_4_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[13]_i_5 
       (.I0(\dmem_address_p[13]_i_10_n_0 ),
        .I1(alu_x[19]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[25]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[13]_i_11_n_0 ),
        .O(\dmem_address_p[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[13]_i_6 
       (.I0(\dmem_address_p[13]_i_12_n_0 ),
        .I1(alu_x[26]),
        .I2(\dmem_address_p[19]_i_11_n_0 ),
        .I3(alu_x[20]),
        .I4(\dmem_address_p[25]_i_11_n_0 ),
        .I5(\dmem_address_p[13]_i_13_n_0 ),
        .O(\dmem_address_p[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[13]_i_7 
       (.I0(\dmem_address_p[13]_i_14_n_0 ),
        .I1(alu_x[3]),
        .I2(\dmem_address_p[19]_i_16_n_0 ),
        .I3(alu_x[5]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[13]_i_15_n_0 ),
        .O(\dmem_address_p[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[13]_i_8 
       (.I0(\dmem_address_p[13]_i_16_n_0 ),
        .I1(alu_x[2]),
        .I2(\dmem_address_p[19]_i_16_n_0 ),
        .I3(alu_x[4]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[13]_i_17_n_0 ),
        .O(\dmem_address_p[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \dmem_address_p[14]_i_10 
       (.I0(alu_x__0),
        .I1(alu_x[17]),
        .I2(alu_x[25]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[4]),
        .O(\dmem_address_p[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[14]_i_11 
       (.I0(alu_op[0]),
        .I1(alu_y__0[14]),
        .I2(alu_x[14]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[14]_i_3 
       (.I0(\dmem_address_p[13]_i_7_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[15]_i_5_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .O(\dmem_address_p[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[14]_i_4 
       (.I0(\dmem_address_p[18]_i_7_n_0 ),
        .I1(\dmem_address_p[20]_i_8_n_0 ),
        .I2(\dmem_address_p[14]_i_7_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[14]_i_8_n_0 ),
        .O(\dmem_address_p[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[14]_i_5 
       (.I0(\dmem_address_p[18]_i_8_n_0 ),
        .I1(\dmem_address_p[20]_i_10_n_0 ),
        .I2(\dmem_address_p[14]_i_9_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[14]_i_10_n_0 ),
        .O(\dmem_address_p[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[14]_i_7 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .I2(alu_x__0),
        .I3(\dmem_address_p[11]_i_13_n_0 ),
        .O(\dmem_address_p[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \dmem_address_p[14]_i_8 
       (.I0(alu_x__0),
        .I1(alu_x[16]),
        .I2(alu_x[24]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[4]),
        .O(\dmem_address_p[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dmem_address_p[14]_i_9 
       (.I0(alu_x[15]),
        .I1(alu_y__0[3]),
        .I2(alu_x[23]),
        .I3(alu_y__0[4]),
        .I4(alu_x__0),
        .O(\dmem_address_p[14]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[15]_i_10 
       (.I0(alu_x[4]),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[6]),
        .I3(\dmem_address_p[31]_i_21_n_0 ),
        .O(\dmem_address_p[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[15]_i_11 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[10]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[8]),
        .I4(\dmem_address_p[15]_i_14_n_0 ),
        .O(\dmem_address_p[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[15]_i_14 
       (.I0(alu_x[12]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[14]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[15]_i_15 
       (.I0(alu_x[15]),
        .I1(alu_y__0[15]),
        .O(\dmem_address_p[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[15]_i_16 
       (.I0(i__carry__0_i_17_n_0),
        .O(\dmem_address_p[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[15]_i_17 
       (.I0(alu_x[13]),
        .I1(alu_y__0[13]),
        .O(\dmem_address_p[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[15]_i_18 
       (.I0(i__carry__0_i_18_n_0),
        .O(\dmem_address_p[15]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[15]_i_2 
       (.I0(\dmem_address_p[15]_i_4_n_0 ),
        .I1(\dmem_address_p[29]_i_3_n_0 ),
        .I2(\dmem_address_p[15]_i_5_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .I4(\dmem_address_p[16]_i_6_n_0 ),
        .O(\dmem_address_p[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[15]_i_4 
       (.I0(\dmem_address_p[14]_i_5_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[16]_i_8_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[15]_i_5 
       (.I0(\dmem_address_p[15]_i_8_n_0 ),
        .I1(alu_x[27]),
        .I2(\dmem_address_p[19]_i_11_n_0 ),
        .I3(alu_x[21]),
        .I4(\dmem_address_p[25]_i_11_n_0 ),
        .I5(\dmem_address_p[15]_i_9_n_0 ),
        .O(\dmem_address_p[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[15]_i_6 
       (.I0(\dmem_address_p[15]_i_10_n_0 ),
        .I1(alu_x[0]),
        .I2(\dmem_address_p[17]_i_12_n_0 ),
        .I3(alu_x[2]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[15]_i_11_n_0 ),
        .O(\dmem_address_p[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \dmem_address_p[15]_i_8 
       (.I0(alu_x[17]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .I3(\dmem_address_p[11]_i_11_n_0 ),
        .O(\dmem_address_p[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[15]_i_9 
       (.I0(\dmem_address_p[19]_i_16_n_0 ),
        .I1(alu_x[25]),
        .I2(\dmem_address_p[27]_i_11_n_0 ),
        .I3(alu_x[19]),
        .I4(alu_x[29]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[16]_i_10 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[11]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[9]),
        .I4(\dmem_address_p[16]_i_14_n_0 ),
        .O(\dmem_address_p[16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[16]_i_11 
       (.I0(alu_x[26]),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[24]),
        .I3(\dmem_address_p[31]_i_21_n_0 ),
        .O(\dmem_address_p[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[16]_i_12 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[20]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[22]),
        .I4(\dmem_address_p[16]_i_15_n_0 ),
        .O(\dmem_address_p[16]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[16]_i_14 
       (.I0(alu_x[13]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[15]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[16]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[16]_i_15 
       (.I0(alu_x[18]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[16]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[16]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[16]_i_2 
       (.I0(\dmem_address_p[16]_i_4_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[17]_i_10_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[16]_i_5_n_0 ),
        .O(\dmem_address_p[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[16]_i_4 
       (.I0(\dmem_address_p[16]_i_8_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[17]_i_16_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[16]_i_5 
       (.I0(\dmem_address_p[16]_i_9_n_0 ),
        .I1(alu_x[1]),
        .I2(\dmem_address_p[17]_i_12_n_0 ),
        .I3(alu_x[3]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[16]_i_10_n_0 ),
        .O(\dmem_address_p[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[16]_i_6 
       (.I0(\dmem_address_p[16]_i_11_n_0 ),
        .I1(alu_x[30]),
        .I2(\dmem_address_p[17]_i_12_n_0 ),
        .I3(alu_x[28]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[16]_i_12_n_0 ),
        .O(\dmem_address_p[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[16]_i_8 
       (.I0(\dmem_address_p[20]_i_8_n_0 ),
        .I1(\dmem_address_p[20]_i_9_n_0 ),
        .I2(\dmem_address_p[14]_i_8_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[18]_i_7_n_0 ),
        .O(\dmem_address_p[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[16]_i_9 
       (.I0(alu_x[5]),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[7]),
        .I3(\dmem_address_p[31]_i_21_n_0 ),
        .O(\dmem_address_p[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[17]_i_10 
       (.I0(\dmem_address_p[17]_i_19_n_0 ),
        .I1(alu_x[4]),
        .I2(\dmem_address_p[19]_i_11_n_0 ),
        .I3(alu_x[10]),
        .I4(\dmem_address_p[25]_i_11_n_0 ),
        .I5(\dmem_address_p[17]_i_20_n_0 ),
        .O(\dmem_address_p[17]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[17]_i_11 
       (.I0(alu_x[27]),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[25]),
        .I3(\dmem_address_p[31]_i_21_n_0 ),
        .O(\dmem_address_p[17]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dmem_address_p[17]_i_12 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[31]_i_37_n_0 ),
        .O(\dmem_address_p[17]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[17]_i_13 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[21]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[23]),
        .I4(\dmem_address_p[17]_i_21_n_0 ),
        .O(\dmem_address_p[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[17]_i_14 
       (.I0(alu_x[24]),
        .I1(\dmem_address_p[25]_i_11_n_0 ),
        .I2(alu_x[22]),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[17]_i_15 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[18]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[20]),
        .I4(alu_x[30]),
        .I5(\dmem_address_p[19]_i_11_n_0 ),
        .O(\dmem_address_p[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[17]_i_16 
       (.I0(\dmem_address_p[20]_i_10_n_0 ),
        .I1(\dmem_address_p[22]_i_9_n_0 ),
        .I2(\dmem_address_p[14]_i_10_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[18]_i_8_n_0 ),
        .O(\dmem_address_p[17]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \dmem_address_p[17]_i_17 
       (.I0(alu_x[15]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .I3(\dmem_address_p[21]_i_11_n_0 ),
        .O(\dmem_address_p[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[17]_i_18 
       (.I0(\dmem_address_p[19]_i_16_n_0 ),
        .I1(alu_x[7]),
        .I2(\dmem_address_p[27]_i_11_n_0 ),
        .I3(alu_x[13]),
        .I4(alu_x[3]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[17]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \dmem_address_p[17]_i_19 
       (.I0(alu_x[14]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .I3(\dmem_address_p[22]_i_11_n_0 ),
        .O(\dmem_address_p[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[17]_i_20 
       (.I0(\dmem_address_p[19]_i_16_n_0 ),
        .I1(alu_x[6]),
        .I2(\dmem_address_p[27]_i_11_n_0 ),
        .I3(alu_x[12]),
        .I4(alu_x[2]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[17]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[17]_i_21 
       (.I0(alu_x[19]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[17]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[17]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[17]_i_3 
       (.I0(\dmem_address_p[17]_i_8_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[17]_i_9_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[17]_i_10_n_0 ),
        .O(\dmem_address_p[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[17]_i_4 
       (.I0(alu_op[0]),
        .I1(alu_y__0[17]),
        .I2(alu_x[17]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[17]_i_6 
       (.I0(\dmem_address_p[17]_i_11_n_0 ),
        .I1(alu_x__0),
        .I2(\dmem_address_p[17]_i_12_n_0 ),
        .I3(alu_x[29]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[17]_i_13_n_0 ),
        .O(\dmem_address_p[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[17]_i_7 
       (.I0(\dmem_address_p[17]_i_14_n_0 ),
        .I1(alu_x[28]),
        .I2(\dmem_address_p[19]_i_16_n_0 ),
        .I3(alu_x[26]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[17]_i_15_n_0 ),
        .O(\dmem_address_p[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[17]_i_8 
       (.I0(\dmem_address_p[17]_i_16_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[18]_i_4_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[17]_i_9 
       (.I0(\dmem_address_p[17]_i_17_n_0 ),
        .I1(alu_x[5]),
        .I2(\dmem_address_p[19]_i_11_n_0 ),
        .I3(alu_x[11]),
        .I4(\dmem_address_p[25]_i_11_n_0 ),
        .I5(\dmem_address_p[17]_i_18_n_0 ),
        .O(\dmem_address_p[17]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[18]_i_3 
       (.I0(\dmem_address_p[17]_i_9_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[19]_i_6_n_0 ),
        .I3(\dmem_address_p[31]_i_10_n_0 ),
        .O(\dmem_address_p[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[18]_i_4 
       (.I0(\dmem_address_p[20]_i_9_n_0 ),
        .I1(\dmem_address_p[20]_i_7_n_0 ),
        .I2(\dmem_address_p[18]_i_7_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[20]_i_8_n_0 ),
        .O(\dmem_address_p[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[18]_i_5 
       (.I0(\dmem_address_p[22]_i_9_n_0 ),
        .I1(\dmem_address_p[22]_i_10_n_0 ),
        .I2(\dmem_address_p[18]_i_8_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[20]_i_10_n_0 ),
        .O(\dmem_address_p[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \dmem_address_p[18]_i_7 
       (.I0(alu_x__0),
        .I1(alu_x[18]),
        .I2(alu_x[26]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[4]),
        .O(\dmem_address_p[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \dmem_address_p[18]_i_8 
       (.I0(alu_x__0),
        .I1(alu_x[19]),
        .I2(alu_x[27]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[4]),
        .O(\dmem_address_p[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[18]_i_9 
       (.I0(alu_op[0]),
        .I1(alu_y__0[18]),
        .I2(alu_x[18]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[18]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \dmem_address_p[19]_i_10 
       (.I0(alu_x[15]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .I3(\dmem_address_p[25]_i_14_n_0 ),
        .O(\dmem_address_p[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dmem_address_p[19]_i_11 
       (.I0(\dmem_address_p[31]_i_23_n_0 ),
        .I1(\dmem_address_p[31]_i_37_n_0 ),
        .O(\dmem_address_p[19]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[19]_i_12 
       (.I0(alu_x[5]),
        .I1(\dmem_address_p[17]_i_12_n_0 ),
        .I2(\dmem_address_p[21]_i_11_n_0 ),
        .I3(\dmem_address_p[2]_i_11_n_0 ),
        .O(\dmem_address_p[19]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \dmem_address_p[19]_i_13 
       (.I0(alu_x[14]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .I3(\dmem_address_p[25]_i_15_n_0 ),
        .O(\dmem_address_p[19]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[19]_i_14 
       (.I0(alu_x[4]),
        .I1(\dmem_address_p[17]_i_12_n_0 ),
        .I2(\dmem_address_p[22]_i_11_n_0 ),
        .I3(\dmem_address_p[2]_i_11_n_0 ),
        .O(\dmem_address_p[19]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[19]_i_15 
       (.I0(alu_x[25]),
        .I1(\dmem_address_p[25]_i_11_n_0 ),
        .I2(alu_x[23]),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[19]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmem_address_p[19]_i_16 
       (.I0(\dmem_address_p[2]_i_11_n_0 ),
        .I1(\dmem_address_p[31]_i_37_n_0 ),
        .O(\dmem_address_p[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[19]_i_17 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[19]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[21]),
        .I4(alu_x__0),
        .I5(\dmem_address_p[19]_i_11_n_0 ),
        .O(\dmem_address_p[19]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[19]_i_18 
       (.I0(alu_x[24]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(alu_x[20]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[19]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[19]_i_19 
       (.I0(alu_x[30]),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[26]),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[19]_i_2 
       (.I0(\dmem_address_p[19]_i_4_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[19]_i_5_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[19]_i_6_n_0 ),
        .O(\dmem_address_p[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[19]_i_22 
       (.I0(alu_x[19]),
        .I1(alu_y__0[19]),
        .O(\dmem_address_p[19]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[19]_i_23 
       (.I0(i__carry__1_i_19_n_0),
        .O(\dmem_address_p[19]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[19]_i_24 
       (.I0(alu_x[17]),
        .I1(alu_y__0[17]),
        .O(\dmem_address_p[19]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[19]_i_25 
       (.I0(alu_y__0[16]),
        .I1(alu_x[16]),
        .O(\dmem_address_p[19]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[19]_i_4 
       (.I0(\dmem_address_p[18]_i_5_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[20]_i_4_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[19]_i_5 
       (.I0(\dmem_address_p[19]_i_10_n_0 ),
        .I1(alu_x[13]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[7]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[19]_i_12_n_0 ),
        .O(\dmem_address_p[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[19]_i_6 
       (.I0(\dmem_address_p[19]_i_13_n_0 ),
        .I1(alu_x[12]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[6]),
        .I4(\dmem_address_p[19]_i_11_n_0 ),
        .I5(\dmem_address_p[19]_i_14_n_0 ),
        .O(\dmem_address_p[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[19]_i_7 
       (.I0(\dmem_address_p[19]_i_15_n_0 ),
        .I1(alu_x[29]),
        .I2(\dmem_address_p[19]_i_16_n_0 ),
        .I3(alu_x[27]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[19]_i_17_n_0 ),
        .O(\dmem_address_p[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[19]_i_8 
       (.I0(\dmem_address_p[19]_i_18_n_0 ),
        .I1(alu_x[22]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[28]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[19]_i_19_n_0 ),
        .O(\dmem_address_p[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[1]_i_10 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[1]),
        .I2(\dmem_address_p[31]_i_21_n_0 ),
        .I3(alu_x[9]),
        .I4(\dmem_address_p[2]_i_10_n_0 ),
        .I5(\dmem_address_p[31]_i_23_n_0 ),
        .O(\dmem_address_p[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dmem_address_p[1]_i_12 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[8]_i_6_n_0 ),
        .O(\dmem_address_p[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \dmem_address_p[1]_i_13 
       (.I0(alu_x[25]),
        .I1(alu_x[17]),
        .I2(alu_y__0[3]),
        .I3(alu_y__0[4]),
        .I4(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \dmem_address_p[1]_i_2 
       (.I0(\dmem_address_p[1]_i_8_n_0 ),
        .I1(\dmem_address_p[2]_i_14_n_0 ),
        .I2(\dmem_address_p[2]_i_4_n_0 ),
        .I3(\dmem_address_p[1]_i_9_n_0 ),
        .I4(\dmem_address_p[1]_i_10_n_0 ),
        .I5(\dmem_address_p[29]_i_3_n_0 ),
        .O(\dmem_address_p[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dmem_address_p[1]_i_4 
       (.I0(alu_op[3]),
        .I1(alu_op[2]),
        .I2(alu_op[1]),
        .O(\dmem_address_p[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000A0C0)) 
    \dmem_address_p[1]_i_5 
       (.I0(alu_x[0]),
        .I1(alu_x[1]),
        .I2(\dmem_address_p[31]_i_15_n_0 ),
        .I3(alu_y[0]),
        .I4(\dmem_address_p[30]_i_8_n_0 ),
        .O(\dmem_address_p[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE0000FFF00000)) 
    \dmem_address_p[1]_i_6 
       (.I0(\dmem_address_p[1]_i_12_n_0 ),
        .I1(\dmem_address_p[2]_i_14_n_0 ),
        .I2(\dmem_address_p[1]_i_9_n_0 ),
        .I3(\dmem_address_p[1]_i_10_n_0 ),
        .I4(\dmem_address_p[30]_i_8_n_0 ),
        .I5(alu_y[0]),
        .O(\dmem_address_p[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E8)) 
    \dmem_address_p[1]_i_7 
       (.I0(alu_op[0]),
        .I1(alu_x[1]),
        .I2(alu_y[1]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dmem_address_p[1]_i_8 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[2]_i_13_n_0 ),
        .O(\dmem_address_p[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEAAA)) 
    \dmem_address_p[1]_i_9 
       (.I0(\dmem_address_p[1]_i_13_n_0 ),
        .I1(alu_y[1]),
        .I2(\dmem_address_p[7]_i_11_n_0 ),
        .I3(alu_y__0[2]),
        .I4(\dmem_address_p[2]_i_20_n_0 ),
        .I5(\dmem_address_p[2]_i_21_n_0 ),
        .O(\dmem_address_p[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \dmem_address_p[20]_i_10 
       (.I0(alu_x__0),
        .I1(alu_x[21]),
        .I2(alu_x[29]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[4]),
        .O(\dmem_address_p[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[20]_i_11 
       (.I0(alu_op[0]),
        .I1(alu_y__0[20]),
        .I2(alu_x[20]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[20]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[20]_i_3 
       (.I0(\dmem_address_p[19]_i_5_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[21]_i_6_n_0 ),
        .I3(\dmem_address_p[31]_i_10_n_0 ),
        .O(\dmem_address_p[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[20]_i_4 
       (.I0(\dmem_address_p[20]_i_7_n_0 ),
        .I1(\dmem_address_p[26]_i_9_n_0 ),
        .I2(\dmem_address_p[20]_i_8_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[20]_i_9_n_0 ),
        .O(\dmem_address_p[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[20]_i_5 
       (.I0(\dmem_address_p[22]_i_10_n_0 ),
        .I1(\dmem_address_p[22]_i_7_n_0 ),
        .I2(\dmem_address_p[20]_i_10_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[22]_i_9_n_0 ),
        .O(\dmem_address_p[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[20]_i_7 
       (.I0(alu_x[24]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \dmem_address_p[20]_i_8 
       (.I0(alu_x__0),
        .I1(alu_x[20]),
        .I2(alu_x[28]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[4]),
        .O(\dmem_address_p[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \dmem_address_p[20]_i_9 
       (.I0(alu_x__0),
        .I1(alu_x[22]),
        .I2(alu_x[30]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[4]),
        .O(\dmem_address_p[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \dmem_address_p[21]_i_10 
       (.I0(\dmem_address_p[28]_i_7_n_0 ),
        .I1(\dmem_address_p[31]_i_30_n_0 ),
        .I2(\dmem_address_p[2]_i_11_n_0 ),
        .I3(\dmem_address_p[25]_i_14_n_0 ),
        .I4(alu_x[7]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[21]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[21]_i_11 
       (.I0(alu_x[17]),
        .I1(alu_x[9]),
        .I2(alu_x[1]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \dmem_address_p[21]_i_12 
       (.I0(\dmem_address_p[27]_i_9_n_0 ),
        .I1(\dmem_address_p[31]_i_30_n_0 ),
        .I2(\dmem_address_p[2]_i_11_n_0 ),
        .I3(\dmem_address_p[25]_i_15_n_0 ),
        .I4(alu_x[6]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[21]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[21]_i_13 
       (.I0(alu_x[25]),
        .I1(\dmem_address_p[27]_i_11_n_0 ),
        .I2(alu_x[21]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[21]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[21]_i_14 
       (.I0(alu_x__0),
        .I1(\dmem_address_p[19]_i_16_n_0 ),
        .I2(alu_x[27]),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[21]_i_15 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[22]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[24]),
        .I4(alu_x[28]),
        .I5(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[21]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[21]_i_2 
       (.I0(\dmem_address_p[21]_i_4_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[21]_i_5_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[21]_i_6_n_0 ),
        .O(\dmem_address_p[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[21]_i_4 
       (.I0(\dmem_address_p[20]_i_5_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[22]_i_14_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[21]_i_5 
       (.I0(\dmem_address_p[21]_i_10_n_0 ),
        .I1(\dmem_address_p[31]_i_23_n_0 ),
        .I2(\dmem_address_p[21]_i_11_n_0 ),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .I4(alu_x[15]),
        .O(\dmem_address_p[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[21]_i_6 
       (.I0(\dmem_address_p[21]_i_12_n_0 ),
        .I1(\dmem_address_p[31]_i_23_n_0 ),
        .I2(\dmem_address_p[22]_i_11_n_0 ),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .I4(alu_x[14]),
        .O(\dmem_address_p[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \dmem_address_p[21]_i_7 
       (.I0(\dmem_address_p[21]_i_13_n_0 ),
        .I1(alu_x[23]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[29]),
        .I4(\dmem_address_p[31]_i_21_n_0 ),
        .I5(\dmem_address_p[21]_i_14_n_0 ),
        .O(\dmem_address_p[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[21]_i_8 
       (.I0(\dmem_address_p[21]_i_15_n_0 ),
        .I1(\dmem_address_p[31]_i_21_n_0 ),
        .I2(alu_x[30]),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .I4(alu_x[26]),
        .O(\dmem_address_p[21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[22]_i_10 
       (.I0(alu_x[25]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[22]_i_11 
       (.I0(alu_x[16]),
        .I1(alu_x[8]),
        .I2(alu_x[0]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[22]_i_12 
       (.I0(alu_op[0]),
        .I1(alu_y__0[22]),
        .I2(alu_x[22]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[22]_i_14 
       (.I0(\dmem_address_p[26]_i_9_n_0 ),
        .I1(\dmem_address_p[26]_i_10_n_0 ),
        .I2(\dmem_address_p[20]_i_9_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[20]_i_7_n_0 ),
        .O(\dmem_address_p[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[22]_i_3 
       (.I0(\dmem_address_p[22]_i_7_n_0 ),
        .I1(\dmem_address_p[22]_i_8_n_0 ),
        .I2(\dmem_address_p[22]_i_9_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[22]_i_10_n_0 ),
        .O(\dmem_address_p[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[22]_i_4 
       (.I0(\dmem_address_p[25]_i_15_n_0 ),
        .I1(\dmem_address_p[22]_i_11_n_0 ),
        .I2(\dmem_address_p[28]_i_10_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[27]_i_9_n_0 ),
        .O(\dmem_address_p[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[22]_i_6 
       (.I0(\dmem_address_p[22]_i_14_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[21]_i_5_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .O(\dmem_address_p[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[22]_i_7 
       (.I0(alu_x[27]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[22]_i_8 
       (.I0(alu_x[29]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[22]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[22]_i_9 
       (.I0(alu_x[23]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[23]_i_3 
       (.I0(\dmem_address_p[23]_i_6_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[24]_i_7_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[22]_i_4_n_0 ),
        .O(\dmem_address_p[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[23]_i_5 
       (.I0(\dmem_address_p[23]_i_8_n_0 ),
        .I1(\dmem_address_p[31]_i_21_n_0 ),
        .I2(alu_x__0),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .I4(alu_x[27]),
        .O(\dmem_address_p[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[23]_i_6 
       (.I0(\dmem_address_p[22]_i_3_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[24]_i_10_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[23]_i_8 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[23]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[25]),
        .I4(alu_x[29]),
        .I5(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[24]_i_10 
       (.I0(\dmem_address_p[26]_i_10_n_0 ),
        .I1(\dmem_address_p[30]_i_11_n_0 ),
        .I2(\dmem_address_p[20]_i_7_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[26]_i_9_n_0 ),
        .O(\dmem_address_p[24]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[24]_i_3 
       (.I0(\dmem_address_p[24]_i_6_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[25]_i_10_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[24]_i_7_n_0 ),
        .O(\dmem_address_p[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[24]_i_5 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[28]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[30]),
        .I4(\dmem_address_p[24]_i_9_n_0 ),
        .O(\dmem_address_p[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[24]_i_6 
       (.I0(\dmem_address_p[24]_i_10_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[25]_i_13_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[24]_i_7 
       (.I0(\dmem_address_p[25]_i_14_n_0 ),
        .I1(\dmem_address_p[21]_i_11_n_0 ),
        .I2(\dmem_address_p[30]_i_10_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[28]_i_7_n_0 ),
        .O(\dmem_address_p[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[24]_i_9 
       (.I0(alu_x[26]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[24]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[25]_i_10 
       (.I0(\dmem_address_p[27]_i_9_n_0 ),
        .I1(\dmem_address_p[25]_i_15_n_0 ),
        .I2(\dmem_address_p[27]_i_10_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[28]_i_10_n_0 ),
        .O(\dmem_address_p[25]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \dmem_address_p[25]_i_11 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[25]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[25]_i_12 
       (.I0(alu_x[27]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[25]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[25]_i_13 
       (.I0(\dmem_address_p[22]_i_8_n_0 ),
        .I1(alu_x__0),
        .I2(\dmem_address_p[22]_i_10_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[22]_i_7_n_0 ),
        .O(\dmem_address_p[25]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[25]_i_14 
       (.I0(alu_x[19]),
        .I1(alu_x[11]),
        .I2(alu_x[3]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[25]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[25]_i_15 
       (.I0(alu_x[18]),
        .I1(alu_x[10]),
        .I2(alu_x[2]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[25]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[25]_i_3 
       (.I0(\dmem_address_p[25]_i_8_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[25]_i_9_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[25]_i_10_n_0 ),
        .O(\dmem_address_p[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[25]_i_4 
       (.I0(alu_op[0]),
        .I1(alu_y__0[25]),
        .I2(alu_x[25]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[25]_i_6 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[29]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x__0),
        .I4(\dmem_address_p[25]_i_12_n_0 ),
        .O(\dmem_address_p[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[25]_i_7 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[26]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[28]),
        .I4(alu_x[30]),
        .I5(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[25]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[25]_i_8 
       (.I0(\dmem_address_p[25]_i_13_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[26]_i_4_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[25]_i_9 
       (.I0(\dmem_address_p[28]_i_7_n_0 ),
        .I1(\dmem_address_p[25]_i_14_n_0 ),
        .I2(\dmem_address_p[28]_i_8_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[30]_i_10_n_0 ),
        .O(\dmem_address_p[25]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[26]_i_10 
       (.I0(alu_x[28]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[26]_i_11 
       (.I0(alu_op[0]),
        .I1(alu_y__0[26]),
        .I2(alu_x[26]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[26]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[26]_i_3 
       (.I0(\dmem_address_p[25]_i_9_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[27]_i_5_n_0 ),
        .I3(\dmem_address_p[31]_i_10_n_0 ),
        .O(\dmem_address_p[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[26]_i_4 
       (.I0(\dmem_address_p[30]_i_11_n_0 ),
        .I1(alu_x__0),
        .I2(\dmem_address_p[26]_i_9_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[26]_i_10_n_0 ),
        .O(\dmem_address_p[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \dmem_address_p[26]_i_5 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[2]),
        .I3(alu_op[3]),
        .I4(alu_y[0]),
        .O(\dmem_address_p[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAE00005404)) 
    \dmem_address_p[26]_i_6 
       (.I0(\dmem_address_p[31]_i_31_n_0 ),
        .I1(alu_x[27]),
        .I2(alu_y[1]),
        .I3(alu_x[29]),
        .I4(alu_y__0[2]),
        .I5(alu_x__0),
        .O(\dmem_address_p[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \dmem_address_p[26]_i_7 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[2]),
        .I3(alu_op[3]),
        .I4(alu_y[0]),
        .O(\dmem_address_p[26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[26]_i_9 
       (.I0(alu_x[26]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[27]_i_1 
       (.I0(\dmem_address_p[27]_i_2_n_0 ),
        .I1(\dmem_address_p[27]_i_3_n_0 ),
        .I2(\dmem_address_p[31]_i_8_n_0 ),
        .I3(\dmem_address_p[29]_i_4_n_0 ),
        .I4(alu_x[27]),
        .I5(alu_y__0[27]),
        .O(ex_rd_data[27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[27]_i_10 
       (.I0(alu_x[8]),
        .I1(alu_x[0]),
        .I2(alu_x[24]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .I5(alu_x[16]),
        .O(\dmem_address_p[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_address_p[27]_i_11 
       (.I0(\dmem_address_p[31]_i_23_n_0 ),
        .I1(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[27]_i_2 
       (.I0(\dmem_address_p[27]_i_4_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[28]_i_3_n_0 ),
        .I3(\dmem_address_p[31]_i_13_n_0 ),
        .I4(\dmem_address_p[27]_i_5_n_0 ),
        .O(\dmem_address_p[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \dmem_address_p[27]_i_3 
       (.I0(\dmem_address_p[29]_i_3_n_0 ),
        .I1(\dmem_address_p[27]_i_6_n_0 ),
        .I2(\dmem_address_p[27]_i_7_n_0 ),
        .I3(\dmem_address_p[29]_i_9_n_0 ),
        .I4(data6[27]),
        .I5(\dmem_address_p[27]_i_8_n_0 ),
        .O(\dmem_address_p[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[27]_i_4 
       (.I0(\dmem_address_p[26]_i_6_n_0 ),
        .I1(\dmem_address_p[26]_i_5_n_0 ),
        .I2(\dmem_address_p[28]_i_11_n_0 ),
        .I3(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[27]_i_5 
       (.I0(\dmem_address_p[28]_i_10_n_0 ),
        .I1(\dmem_address_p[27]_i_9_n_0 ),
        .I2(\dmem_address_p[28]_i_9_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[27]_i_10_n_0 ),
        .O(\dmem_address_p[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[27]_i_6 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[27]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[29]),
        .I4(alu_x__0),
        .I5(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \dmem_address_p[27]_i_7 
       (.I0(data5[27]),
        .I1(\dmem_address_p[31]_i_7_n_0 ),
        .I2(alu_y__0[27]),
        .I3(alu_x[27]),
        .I4(\dmem_address_p[30]_i_4_n_0 ),
        .O(\dmem_address_p[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \dmem_address_p[27]_i_8 
       (.I0(\dmem_address_p[2]_i_4_n_0 ),
        .I1(\dmem_address_p[31]_i_15_n_0 ),
        .I2(alu_x[28]),
        .I3(\dmem_address_p[29]_i_8_n_0 ),
        .I4(alu_x[30]),
        .O(\dmem_address_p[27]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[27]_i_9 
       (.I0(alu_x[20]),
        .I1(alu_x[12]),
        .I2(alu_x[4]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[28]_i_10 
       (.I0(alu_x[22]),
        .I1(alu_x[14]),
        .I2(alu_x[6]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAE00005404)) 
    \dmem_address_p[28]_i_11 
       (.I0(\dmem_address_p[31]_i_31_n_0 ),
        .I1(alu_x[28]),
        .I2(alu_y[1]),
        .I3(alu_x[30]),
        .I4(alu_y__0[2]),
        .I5(alu_x__0),
        .O(\dmem_address_p[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \dmem_address_p[28]_i_12 
       (.I0(data5[28]),
        .I1(alu_x[28]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(alu_op[2]),
        .I5(alu_op[3]),
        .O(\dmem_address_p[28]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[28]_i_14 
       (.I0(alu_x[30]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[28]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[28]_i_3 
       (.I0(\dmem_address_p[30]_i_10_n_0 ),
        .I1(\dmem_address_p[28]_i_7_n_0 ),
        .I2(\dmem_address_p[31]_i_22_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[28]_i_8_n_0 ),
        .O(\dmem_address_p[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8D8D8FF505050)) 
    \dmem_address_p[28]_i_4 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[31]_i_27_n_0 ),
        .I3(\dmem_address_p[2]_i_11_n_0 ),
        .I4(\dmem_address_p[28]_i_9_n_0 ),
        .I5(\dmem_address_p[28]_i_10_n_0 ),
        .O(\dmem_address_p[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF080F080F080)) 
    \dmem_address_p[28]_i_5 
       (.I0(\dmem_address_p[30]_i_4_n_0 ),
        .I1(alu_x[28]),
        .I2(alu_y__0[28]),
        .I3(\dmem_address_p[31]_i_8_n_0 ),
        .I4(\dmem_address_p[28]_i_11_n_0 ),
        .I5(\dmem_address_p[26]_i_5_n_0 ),
        .O(\dmem_address_p[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[28]_i_7 
       (.I0(alu_x[21]),
        .I1(alu_x[13]),
        .I2(alu_x[5]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[28]_i_8 
       (.I0(alu_x[9]),
        .I1(alu_x[1]),
        .I2(alu_x[25]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .I5(alu_x[17]),
        .O(\dmem_address_p[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[28]_i_9 
       (.I0(alu_x[10]),
        .I1(alu_x[2]),
        .I2(alu_x[26]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .I5(alu_x[18]),
        .O(\dmem_address_p[28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmem_address_p[29]_i_10 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(\dmem_address_p[2]_i_4_n_0 ),
        .O(\dmem_address_p[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAFAEABAAABAAA)) 
    \dmem_address_p[29]_i_11 
       (.I0(\dmem_address_p[29]_i_12_n_0 ),
        .I1(\dmem_address_p[30]_i_8_n_0 ),
        .I2(alu_y[0]),
        .I3(\dmem_address_p[28]_i_4_n_0 ),
        .I4(\dmem_address_p[31]_i_30_n_0 ),
        .I5(\dmem_address_p[30]_i_11_n_0 ),
        .O(\dmem_address_p[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF0F000AA00CC00AA)) 
    \dmem_address_p[29]_i_12 
       (.I0(\dmem_address_p[30]_i_7_n_0 ),
        .I1(\dmem_address_p[22]_i_8_n_0 ),
        .I2(alu_x__0),
        .I3(alu_y[0]),
        .I4(\dmem_address_p[30]_i_8_n_0 ),
        .I5(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[29]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[29]_i_2 
       (.I0(alu_x__0),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[29]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \dmem_address_p[29]_i_3 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(alu_op[0]),
        .I3(alu_op[1]),
        .I4(alu_y[0]),
        .O(\dmem_address_p[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dmem_address_p[29]_i_4 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(alu_op[2]),
        .I3(alu_op[3]),
        .O(\dmem_address_p[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[29]_i_5 
       (.I0(alu_x[29]),
        .I1(alu_y__0[29]),
        .O(\dmem_address_p[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFC80FC80FC80)) 
    \dmem_address_p[29]_i_7 
       (.I0(\dmem_address_p[30]_i_4_n_0 ),
        .I1(alu_x[29]),
        .I2(alu_y__0[29]),
        .I3(\dmem_address_p[31]_i_8_n_0 ),
        .I4(\dmem_address_p[29]_i_11_n_0 ),
        .I5(\dmem_address_p[1]_i_4_n_0 ),
        .O(\dmem_address_p[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_address_p[29]_i_8 
       (.I0(\dmem_address_p[2]_i_11_n_0 ),
        .I1(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \dmem_address_p[29]_i_9 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(alu_op[3]),
        .I3(alu_op[2]),
        .O(\dmem_address_p[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[2]_i_10 
       (.I0(alu_x[21]),
        .I1(alu_x[29]),
        .I2(alu_x[5]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .I5(alu_x[13]),
        .O(\dmem_address_p[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_address_p[2]_i_11 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .O(\dmem_address_p[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    \dmem_address_p[2]_i_12 
       (.I0(alu_x[9]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[4]),
        .I3(alu_x[25]),
        .I4(alu_x[17]),
        .O(\dmem_address_p[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    \dmem_address_p[2]_i_13 
       (.I0(alu_x[8]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[4]),
        .I3(alu_x[24]),
        .I4(alu_x[16]),
        .O(\dmem_address_p[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BB33BB33BB3088)) 
    \dmem_address_p[2]_i_14 
       (.I0(\dmem_address_p[2]_i_22_n_0 ),
        .I1(alu_y[1]),
        .I2(\dmem_address_p[5]_i_11_n_0 ),
        .I3(alu_y__0[2]),
        .I4(\dmem_address_p[2]_i_23_n_0 ),
        .I5(\dmem_address_p[2]_i_24_n_0 ),
        .O(\dmem_address_p[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCA0FCA00)) 
    \dmem_address_p[2]_i_15 
       (.I0(\dmem_address_p[2]_i_25_n_0 ),
        .I1(\dmem_address_p[3]_i_6_n_0 ),
        .I2(alu_y[0]),
        .I3(\dmem_address_p[30]_i_8_n_0 ),
        .I4(\dmem_address_p[3]_i_9_n_0 ),
        .I5(\dmem_address_p[2]_i_26_n_0 ),
        .O(\dmem_address_p[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[2]_i_16 
       (.I0(alu_x[3]),
        .I1(alu_y__0[3]),
        .O(\dmem_address_p[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[2]_i_17 
       (.I0(alu_y__0[2]),
        .I1(alu_x[2]),
        .O(\dmem_address_p[2]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[2]_i_18 
       (.I0(alu_y[1]),
        .I1(alu_x[1]),
        .O(\dmem_address_p[2]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[2]_i_19 
       (.I0(alu_y[0]),
        .I1(alu_x[0]),
        .O(\dmem_address_p[2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    \dmem_address_p[2]_i_20 
       (.I0(alu_x[11]),
        .I1(alu_x[3]),
        .I2(alu_y__0[4]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[2]),
        .O(\dmem_address_p[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \dmem_address_p[2]_i_21 
       (.I0(alu_x[27]),
        .I1(alu_x[19]),
        .I2(alu_y__0[3]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[2]),
        .O(\dmem_address_p[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[2]_i_22 
       (.I0(alu_x[20]),
        .I1(alu_x[28]),
        .I2(alu_x[4]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .I5(alu_x[12]),
        .O(\dmem_address_p[2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00000A0C)) 
    \dmem_address_p[2]_i_23 
       (.I0(alu_x[10]),
        .I1(alu_x[2]),
        .I2(alu_y__0[4]),
        .I3(alu_y__0[3]),
        .I4(alu_y__0[2]),
        .O(\dmem_address_p[2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \dmem_address_p[2]_i_24 
       (.I0(alu_x[26]),
        .I1(alu_x[18]),
        .I2(alu_y__0[3]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[2]),
        .O(\dmem_address_p[2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[2]_i_25 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[8]_i_6_n_0 ),
        .I3(\dmem_address_p[2]_i_14_n_0 ),
        .O(\dmem_address_p[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h2202000000000000)) 
    \dmem_address_p[2]_i_26 
       (.I0(alu_y[0]),
        .I1(alu_op[2]),
        .I2(alu_op[0]),
        .I3(alu_op[1]),
        .I4(\dmem_address_p[31]_i_15_n_0 ),
        .I5(alu_x[1]),
        .O(\dmem_address_p[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8D8D8FF505050)) 
    \dmem_address_p[2]_i_3 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[2]_i_9_n_0 ),
        .I3(\dmem_address_p[2]_i_10_n_0 ),
        .I4(\dmem_address_p[2]_i_11_n_0 ),
        .I5(\dmem_address_p[2]_i_12_n_0 ),
        .O(\dmem_address_p[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \dmem_address_p[2]_i_4 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(alu_op[0]),
        .I3(alu_op[1]),
        .I4(alu_y[0]),
        .O(\dmem_address_p[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[2]_i_5 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[2]_i_13_n_0 ),
        .I3(\dmem_address_p[2]_i_14_n_0 ),
        .O(\dmem_address_p[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFC80FC80FC80)) 
    \dmem_address_p[2]_i_6 
       (.I0(\dmem_address_p[30]_i_4_n_0 ),
        .I1(alu_y__0[2]),
        .I2(alu_x[2]),
        .I3(\dmem_address_p[31]_i_8_n_0 ),
        .I4(\dmem_address_p[2]_i_15_n_0 ),
        .I5(\dmem_address_p[1]_i_4_n_0 ),
        .O(\dmem_address_p[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[2]_i_8 
       (.I0(alu_y__0[2]),
        .I1(alu_x[2]),
        .O(\dmem_address_p[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \dmem_address_p[2]_i_9 
       (.I0(\dmem_address_p[7]_i_11_n_0 ),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[2]_i_20_n_0 ),
        .I3(\dmem_address_p[2]_i_21_n_0 ),
        .O(\dmem_address_p[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \dmem_address_p[30]_i_10 
       (.I0(alu_x[23]),
        .I1(alu_x[15]),
        .I2(alu_x[7]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .O(\dmem_address_p[30]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \dmem_address_p[30]_i_11 
       (.I0(alu_x[30]),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[30]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dmem_address_p[30]_i_12 
       (.I0(\dmem_address_p[31]_i_30_n_0 ),
        .I1(alu_y[0]),
        .O(\dmem_address_p[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA008800A0)) 
    \dmem_address_p[30]_i_3 
       (.I0(\dmem_address_p[1]_i_4_n_0 ),
        .I1(\dmem_address_p[30]_i_7_n_0 ),
        .I2(\dmem_address_p[31]_i_14_n_0 ),
        .I3(\dmem_address_p[30]_i_8_n_0 ),
        .I4(alu_y[0]),
        .I5(\dmem_address_p[30]_i_9_n_0 ),
        .O(\dmem_address_p[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dmem_address_p[30]_i_4 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(alu_op[1]),
        .O(\dmem_address_p[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888F8888)) 
    \dmem_address_p[30]_i_6 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(\dmem_address_p[29]_i_3_n_0 ),
        .I2(alu_op[3]),
        .I3(alu_op[2]),
        .I4(alu_op[0]),
        .I5(alu_op[1]),
        .O(\dmem_address_p[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD580D580D580)) 
    \dmem_address_p[30]_i_7 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[30]_i_10_n_0 ),
        .I3(\dmem_address_p[31]_i_26_n_0 ),
        .I4(\dmem_address_p[2]_i_11_n_0 ),
        .I5(\dmem_address_p[31]_i_22_n_0 ),
        .O(\dmem_address_p[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \dmem_address_p[30]_i_8 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[2]),
        .O(\dmem_address_p[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0AAA0C0C0CCC0)) 
    \dmem_address_p[30]_i_9 
       (.I0(alu_x__0),
        .I1(\dmem_address_p[30]_i_11_n_0 ),
        .I2(alu_op[2]),
        .I3(alu_op[0]),
        .I4(alu_op[1]),
        .I5(\dmem_address_p[30]_i_12_n_0 ),
        .O(\dmem_address_p[30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \dmem_address_p[31]_i_10 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[2]),
        .I3(alu_op[3]),
        .I4(alu_y[0]),
        .O(\dmem_address_p[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[31]_i_11 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x__0),
        .I2(\dmem_address_p[31]_i_21_n_0 ),
        .I3(alu_x[23]),
        .I4(\dmem_address_p[31]_i_22_n_0 ),
        .I5(\dmem_address_p[31]_i_23_n_0 ),
        .O(\dmem_address_p[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[31]_i_12 
       (.I0(\dmem_address_p[31]_i_24_n_0 ),
        .I1(alu_x[15]),
        .I2(\dmem_address_p[31]_i_25_n_0 ),
        .I3(alu_x[7]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[31]_i_26_n_0 ),
        .O(\dmem_address_p[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \dmem_address_p[31]_i_13 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[2]),
        .I3(alu_op[3]),
        .I4(alu_y[0]),
        .O(\dmem_address_p[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \dmem_address_p[31]_i_14 
       (.I0(\dmem_address_p[31]_i_27_n_0 ),
        .I1(alu_y[1]),
        .I2(\dmem_address_p[31]_i_28_n_0 ),
        .I3(\dmem_address_p[31]_i_29_n_0 ),
        .O(\dmem_address_p[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dmem_address_p[31]_i_15 
       (.I0(\dmem_address_p[31]_i_30_n_0 ),
        .I1(\dmem_address_p[31]_i_31_n_0 ),
        .O(\dmem_address_p[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[31]_i_17 
       (.I0(alu_x__0),
        .I1(alu_y__0[31]),
        .O(\dmem_address_p[31]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[31]_i_18 
       (.I0(i__carry__2_i_18_n_0),
        .O(\dmem_address_p[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[31]_i_19 
       (.I0(alu_x[29]),
        .I1(alu_y__0[29]),
        .O(\dmem_address_p[31]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[31]_i_20 
       (.I0(i__carry__2_i_19_n_0),
        .O(\dmem_address_p[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_address_p[31]_i_21 
       (.I0(\dmem_address_p[31]_i_37_n_0 ),
        .I1(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[31]_i_22 
       (.I0(alu_x[11]),
        .I1(alu_x[3]),
        .I2(alu_x[27]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .I5(alu_x[19]),
        .O(\dmem_address_p[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_address_p[31]_i_23 
       (.I0(alu_y__0[2]),
        .I1(alu_y[1]),
        .O(\dmem_address_p[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dmem_address_p[31]_i_24 
       (.I0(alu_y__0[3]),
        .I1(alu_y__0[4]),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dmem_address_p[31]_i_25 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .I2(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBAAABAAABAAA)) 
    \dmem_address_p[31]_i_26 
       (.I0(\dmem_address_p[31]_i_38_n_0 ),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[0]_i_15_n_0 ),
        .I3(alu_x[13]),
        .I4(\dmem_address_p[0]_i_14_n_0 ),
        .I5(alu_x[5]),
        .O(\dmem_address_p[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBAAABAAABAAA)) 
    \dmem_address_p[31]_i_27 
       (.I0(\dmem_address_p[31]_i_39_n_0 ),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[0]_i_15_n_0 ),
        .I3(alu_x[12]),
        .I4(\dmem_address_p[0]_i_14_n_0 ),
        .I5(alu_x[4]),
        .O(\dmem_address_p[31]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \dmem_address_p[31]_i_28 
       (.I0(alu_x[6]),
        .I1(\dmem_address_p[0]_i_14_n_0 ),
        .I2(alu_x[14]),
        .I3(\dmem_address_p[0]_i_15_n_0 ),
        .I4(\dmem_address_p[31]_i_30_n_0 ),
        .O(\dmem_address_p[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[31]_i_29 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[30]),
        .I2(\dmem_address_p[31]_i_21_n_0 ),
        .I3(alu_x[22]),
        .I4(\dmem_address_p[28]_i_9_n_0 ),
        .I5(\dmem_address_p[31]_i_23_n_0 ),
        .O(\dmem_address_p[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dmem_address_p[31]_i_30 
       (.I0(\dmem_address_p[31]_i_40_n_0 ),
        .I1(\dmem_address_p[3]_i_10_0 ),
        .I2(i__carry_i_26_n_0),
        .I3(\dmem_address_p[31]_i_42_n_0 ),
        .I4(\dmem_address_p[3]_i_10_1 ),
        .I5(i__carry_i_23_n_0),
        .O(\dmem_address_p[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dmem_address_p[31]_i_31 
       (.I0(\dmem_address_p[31]_i_44_n_0 ),
        .I1(\dmem_address_p[26]_i_6_0 ),
        .I2(i__carry_i_24_n_0),
        .I3(\dmem_address_p[31]_i_46_n_0 ),
        .I4(\dmem_address_p[26]_i_6_1 ),
        .I5(i__carry_i_21_n_0),
        .O(\dmem_address_p[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[31]_i_33 
       (.I0(alu_x[27]),
        .I1(alu_y__0[27]),
        .O(\dmem_address_p[31]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[31]_i_34 
       (.I0(i__carry__2_i_20_n_0),
        .O(\dmem_address_p[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[31]_i_35 
       (.I0(alu_x[25]),
        .I1(alu_y__0[25]),
        .O(\dmem_address_p[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[31]_i_36 
       (.I0(alu_y__0[24]),
        .I1(alu_x[24]),
        .O(\dmem_address_p[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \dmem_address_p[31]_i_37 
       (.I0(\dmem_address_p[31]_i_44_n_0 ),
        .I1(\dmem_address_p[26]_i_6_0 ),
        .I2(i__carry_i_24_n_0),
        .I3(\dmem_address_p[31]_i_46_n_0 ),
        .I4(\dmem_address_p[26]_i_6_1 ),
        .I5(i__carry_i_21_n_0),
        .O(\dmem_address_p[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \dmem_address_p[31]_i_38 
       (.I0(alu_y__0[3]),
        .I1(alu_y__0[4]),
        .I2(alu_x[29]),
        .I3(alu_x[21]),
        .I4(alu_y__0[2]),
        .I5(\dmem_address_p[28]_i_8_n_0 ),
        .O(\dmem_address_p[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \dmem_address_p[31]_i_39 
       (.I0(alu_y__0[3]),
        .I1(alu_y__0[4]),
        .I2(alu_x[28]),
        .I3(alu_x[20]),
        .I4(alu_y__0[2]),
        .I5(\dmem_address_p[27]_i_10_n_0 ),
        .O(\dmem_address_p[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dmem_address_p[31]_i_40 
       (.I0(alu_y_src[1]),
        .I1(alu_y_src[2]),
        .I2(alu_y_src[0]),
        .I3(shamt[1]),
        .O(\dmem_address_p[31]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dmem_address_p[31]_i_42 
       (.I0(alu_y_src[1]),
        .I1(alu_y_src[2]),
        .I2(alu_y_src[0]),
        .I3(shamt[2]),
        .O(\dmem_address_p[31]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dmem_address_p[31]_i_44 
       (.I0(alu_y_src[1]),
        .I1(alu_y_src[2]),
        .I2(alu_y_src[0]),
        .I3(shamt[3]),
        .O(\dmem_address_p[31]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dmem_address_p[31]_i_46 
       (.I0(alu_y_src[1]),
        .I1(alu_y_src[2]),
        .I2(alu_y_src[0]),
        .I3(shamt[4]),
        .O(\dmem_address_p[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[31]_i_48 
       (.I0(alu_x[23]),
        .I1(alu_y__0[23]),
        .O(\dmem_address_p[31]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[31]_i_49 
       (.I0(i__carry__1_i_17_n_0),
        .O(\dmem_address_p[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F800F800F800)) 
    \dmem_address_p[31]_i_5 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(\dmem_address_p[29]_i_3_n_0 ),
        .I2(\dmem_address_p[31]_i_8_n_0 ),
        .I3(alu_x__0),
        .I4(alu_y__0[31]),
        .I5(\dmem_address_p[30]_i_4_n_0 ),
        .O(\dmem_address_p[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dmem_address_p[31]_i_50 
       (.I0(alu_x[21]),
        .I1(alu_y__0[21]),
        .O(\dmem_address_p[31]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmem_address_p[31]_i_51 
       (.I0(i__carry__1_i_18_n_0),
        .O(\dmem_address_p[31]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dmem_address_p[31]_i_52 
       (.I0(alu_y_src[0]),
        .I1(alu_y_src[2]),
        .I2(alu_y_src[1]),
        .O(\alu_y_src_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \dmem_address_p[31]_i_7 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[3]),
        .I3(alu_op[2]),
        .O(\dmem_address_p[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dmem_address_p[31]_i_8 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(alu_op[2]),
        .I3(alu_op[3]),
        .O(\dmem_address_p[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \dmem_address_p[3]_i_1 
       (.I0(\dmem_address_p[29]_i_4_n_0 ),
        .I1(alu_x[3]),
        .I2(alu_y__0[3]),
        .I3(\dmem_address_p[3]_i_2_n_0 ),
        .I4(\dmem_address_p[3]_i_3_n_0 ),
        .O(ex_rd_data[3]));
  LUT4 #(
    .INIT(16'hF444)) 
    \dmem_address_p[3]_i_10 
       (.I0(\dmem_address_p[31]_i_30_n_0 ),
        .I1(\dmem_address_p[2]_i_22_n_0 ),
        .I2(\dmem_address_p[5]_i_11_n_0 ),
        .I3(\dmem_address_p[2]_i_11_n_0 ),
        .O(\dmem_address_p[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[3]_i_2 
       (.I0(\dmem_address_p[3]_i_4_n_0 ),
        .I1(\dmem_address_p[29]_i_3_n_0 ),
        .I2(\dmem_address_p[2]_i_3_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .I4(\dmem_address_p[3]_i_5_n_0 ),
        .O(\dmem_address_p[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \dmem_address_p[3]_i_3 
       (.I0(\dmem_address_p[26]_i_5_n_0 ),
        .I1(\dmem_address_p[3]_i_6_n_0 ),
        .I2(\dmem_address_p[3]_i_7_n_0 ),
        .I3(data6[3]),
        .I4(\dmem_address_p[29]_i_9_n_0 ),
        .I5(\dmem_address_p[3]_i_8_n_0 ),
        .O(\dmem_address_p[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[3]_i_4 
       (.I0(\dmem_address_p[3]_i_9_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[4]_i_5_n_0 ),
        .I3(\dmem_address_p[31]_i_10_n_0 ),
        .O(\dmem_address_p[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFF0F0F0)) 
    \dmem_address_p[3]_i_5 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[3]_i_10_n_0 ),
        .I3(\dmem_address_p[31]_i_23_n_0 ),
        .I4(\dmem_address_p[2]_i_13_n_0 ),
        .I5(\dmem_address_p[7]_i_13_n_0 ),
        .O(\dmem_address_p[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8D8D8FF505050)) 
    \dmem_address_p[3]_i_6 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[2]_i_9_n_0 ),
        .I3(\dmem_address_p[2]_i_10_n_0 ),
        .I4(\dmem_address_p[2]_i_11_n_0 ),
        .I5(\dmem_address_p[9]_i_17_n_0 ),
        .O(\dmem_address_p[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \dmem_address_p[3]_i_7 
       (.I0(data5[3]),
        .I1(alu_x[3]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(alu_op[2]),
        .I5(alu_op[3]),
        .O(\dmem_address_p[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCC80CC80CC80)) 
    \dmem_address_p[3]_i_8 
       (.I0(\dmem_address_p[30]_i_4_n_0 ),
        .I1(alu_y__0[3]),
        .I2(alu_x[3]),
        .I3(\dmem_address_p[31]_i_8_n_0 ),
        .I4(\dmem_address_p[4]_i_8_n_0 ),
        .I5(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[3]_i_9 
       (.I0(alu_x[0]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[2]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[4]_i_4 
       (.I0(\dmem_address_p[5]_i_5_n_0 ),
        .I1(\dmem_address_p[2]_i_4_n_0 ),
        .I2(\dmem_address_p[3]_i_5_n_0 ),
        .I3(\dmem_address_p[29]_i_3_n_0 ),
        .O(\dmem_address_p[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[4]_i_5 
       (.I0(alu_x[1]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[3]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \dmem_address_p[4]_i_6 
       (.I0(alu_op[0]),
        .I1(alu_x[4]),
        .I2(alu_y__0[4]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFF0F0F0)) 
    \dmem_address_p[4]_i_8 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[3]_i_10_n_0 ),
        .I3(\dmem_address_p[31]_i_23_n_0 ),
        .I4(\dmem_address_p[8]_i_6_n_0 ),
        .I5(\dmem_address_p[10]_i_7_n_0 ),
        .O(\dmem_address_p[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \dmem_address_p[5]_i_10 
       (.I0(\dmem_address_p[31]_i_30_n_0 ),
        .I1(\dmem_address_p[2]_i_10_n_0 ),
        .I2(\dmem_address_p[7]_i_11_n_0 ),
        .I3(\dmem_address_p[2]_i_11_n_0 ),
        .O(\dmem_address_p[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[5]_i_11 
       (.I0(alu_x[22]),
        .I1(alu_x[30]),
        .I2(alu_x[6]),
        .I3(alu_y__0[4]),
        .I4(alu_y__0[3]),
        .I5(alu_x[14]),
        .O(\dmem_address_p[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[5]_i_3 
       (.I0(\dmem_address_p[31]_i_10_n_0 ),
        .I1(\dmem_address_p[6]_i_5_n_0 ),
        .I2(\dmem_address_p[31]_i_13_n_0 ),
        .I3(\dmem_address_p[5]_i_7_n_0 ),
        .I4(\dmem_address_p[5]_i_8_n_0 ),
        .I5(\dmem_address_p[26]_i_5_n_0 ),
        .O(\dmem_address_p[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFF0F0F0)) 
    \dmem_address_p[5]_i_5 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[5]_i_10_n_0 ),
        .I3(\dmem_address_p[31]_i_23_n_0 ),
        .I4(\dmem_address_p[2]_i_12_n_0 ),
        .I5(\dmem_address_p[9]_i_16_n_0 ),
        .O(\dmem_address_p[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[5]_i_6 
       (.I0(\dmem_address_p[7]_i_13_n_0 ),
        .I1(\dmem_address_p[7]_i_12_n_0 ),
        .I2(\dmem_address_p[5]_i_11_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[2]_i_13_n_0 ),
        .O(\dmem_address_p[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[5]_i_7 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[4]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[2]),
        .I4(alu_x[0]),
        .I5(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFF0F0F0)) 
    \dmem_address_p[5]_i_8 
       (.I0(alu_y[1]),
        .I1(alu_y__0[2]),
        .I2(\dmem_address_p[5]_i_10_n_0 ),
        .I3(\dmem_address_p[31]_i_23_n_0 ),
        .I4(\dmem_address_p[9]_i_17_n_0 ),
        .I5(\dmem_address_p[10]_i_8_n_0 ),
        .O(\dmem_address_p[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \dmem_address_p[5]_i_9 
       (.I0(data5[5]),
        .I1(\dmem_address_p[31]_i_7_n_0 ),
        .I2(alu_y__0[5]),
        .I3(alu_x[5]),
        .I4(\dmem_address_p[30]_i_4_n_0 ),
        .O(\dmem_address_p[5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[6]_i_4 
       (.I0(\dmem_address_p[7]_i_5_n_0 ),
        .I1(\dmem_address_p[2]_i_4_n_0 ),
        .I2(\dmem_address_p[5]_i_6_n_0 ),
        .I3(\dmem_address_p[29]_i_3_n_0 ),
        .O(\dmem_address_p[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[6]_i_5 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[5]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[3]),
        .I4(alu_x[1]),
        .I5(\dmem_address_p[27]_i_11_n_0 ),
        .O(\dmem_address_p[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[6]_i_6 
       (.I0(alu_op[0]),
        .I1(alu_y__0[6]),
        .I2(alu_x[6]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[6]_i_8 
       (.I0(\dmem_address_p[10]_i_7_n_0 ),
        .I1(\dmem_address_p[12]_i_7_n_0 ),
        .I2(\dmem_address_p[5]_i_11_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[8]_i_6_n_0 ),
        .O(\dmem_address_p[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEEEEE)) 
    \dmem_address_p[7]_i_1 
       (.I0(\dmem_address_p[7]_i_2_n_0 ),
        .I1(\dmem_address_p[7]_i_3_n_0 ),
        .I2(\dmem_address_p[31]_i_8_n_0 ),
        .I3(\dmem_address_p[29]_i_4_n_0 ),
        .I4(alu_x[7]),
        .I5(alu_y__0[7]),
        .O(ex_rd_data[7]));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \dmem_address_p[7]_i_10 
       (.I0(data5[7]),
        .I1(\dmem_address_p[31]_i_7_n_0 ),
        .I2(alu_y__0[7]),
        .I3(alu_x[7]),
        .I4(\dmem_address_p[30]_i_4_n_0 ),
        .O(\dmem_address_p[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \dmem_address_p[7]_i_11 
       (.I0(alu_x[15]),
        .I1(alu_x[23]),
        .I2(alu_y__0[4]),
        .I3(alu_y__0[3]),
        .I4(alu_x__0),
        .I5(alu_x[7]),
        .O(\dmem_address_p[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    \dmem_address_p[7]_i_12 
       (.I0(alu_x[12]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[4]),
        .I3(alu_x[28]),
        .I4(alu_x[20]),
        .O(\dmem_address_p[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    \dmem_address_p[7]_i_13 
       (.I0(alu_x[10]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[4]),
        .I3(alu_x[26]),
        .I4(alu_x[18]),
        .O(\dmem_address_p[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[7]_i_14 
       (.I0(alu_x[5]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[7]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[7]_i_15 
       (.I0(alu_x[4]),
        .I1(\dmem_address_p[29]_i_8_n_0 ),
        .I2(alu_x[6]),
        .I3(\dmem_address_p[31]_i_15_n_0 ),
        .O(\dmem_address_p[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[7]_i_2 
       (.I0(\dmem_address_p[7]_i_4_n_0 ),
        .I1(\dmem_address_p[29]_i_3_n_0 ),
        .I2(\dmem_address_p[7]_i_5_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .I4(\dmem_address_p[7]_i_6_n_0 ),
        .O(\dmem_address_p[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[7]_i_3 
       (.I0(\dmem_address_p[31]_i_10_n_0 ),
        .I1(\dmem_address_p[7]_i_7_n_0 ),
        .I2(\dmem_address_p[31]_i_13_n_0 ),
        .I3(\dmem_address_p[7]_i_8_n_0 ),
        .I4(\dmem_address_p[7]_i_9_n_0 ),
        .I5(\dmem_address_p[26]_i_5_n_0 ),
        .O(\dmem_address_p[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \dmem_address_p[7]_i_4 
       (.I0(\dmem_address_p[29]_i_9_n_0 ),
        .I1(data6[7]),
        .I2(\dmem_address_p[7]_i_10_n_0 ),
        .I3(\dmem_address_p[8]_i_4_n_0 ),
        .I4(\dmem_address_p[26]_i_7_n_0 ),
        .O(\dmem_address_p[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[7]_i_5 
       (.I0(\dmem_address_p[9]_i_16_n_0 ),
        .I1(\dmem_address_p[9]_i_15_n_0 ),
        .I2(\dmem_address_p[7]_i_11_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[2]_i_12_n_0 ),
        .O(\dmem_address_p[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[7]_i_6 
       (.I0(\dmem_address_p[7]_i_12_n_0 ),
        .I1(\dmem_address_p[11]_i_13_n_0 ),
        .I2(\dmem_address_p[2]_i_13_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[7]_i_13_n_0 ),
        .O(\dmem_address_p[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[7]_i_7 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[3]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[1]),
        .I4(\dmem_address_p[7]_i_14_n_0 ),
        .O(\dmem_address_p[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dmem_address_p[7]_i_8 
       (.I0(\dmem_address_p[27]_i_11_n_0 ),
        .I1(alu_x[2]),
        .I2(\dmem_address_p[25]_i_11_n_0 ),
        .I3(alu_x[0]),
        .I4(\dmem_address_p[7]_i_15_n_0 ),
        .O(\dmem_address_p[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[7]_i_9 
       (.I0(\dmem_address_p[10]_i_8_n_0 ),
        .I1(\dmem_address_p[12]_i_8_n_0 ),
        .I2(\dmem_address_p[7]_i_11_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[9]_i_17_n_0 ),
        .O(\dmem_address_p[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[8]_i_3 
       (.I0(\dmem_address_p[9]_i_5_n_0 ),
        .I1(\dmem_address_p[31]_i_10_n_0 ),
        .I2(\dmem_address_p[9]_i_8_n_0 ),
        .I3(\dmem_address_p[2]_i_4_n_0 ),
        .O(\dmem_address_p[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[8]_i_4 
       (.I0(\dmem_address_p[12]_i_7_n_0 ),
        .I1(\dmem_address_p[14]_i_7_n_0 ),
        .I2(\dmem_address_p[8]_i_6_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[10]_i_7_n_0 ),
        .O(\dmem_address_p[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \dmem_address_p[8]_i_6 
       (.I0(alu_x[16]),
        .I1(alu_x[24]),
        .I2(alu_x[8]),
        .I3(alu_x__0),
        .I4(alu_y__0[3]),
        .I5(alu_y__0[4]),
        .O(\dmem_address_p[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \dmem_address_p[9]_i_11 
       (.I0(\dmem_address_p[12]_i_8_n_0 ),
        .I1(\dmem_address_p[14]_i_9_n_0 ),
        .I2(\dmem_address_p[9]_i_17_n_0 ),
        .I3(alu_y__0[2]),
        .I4(alu_y[1]),
        .I5(\dmem_address_p[10]_i_8_n_0 ),
        .O(\dmem_address_p[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[9]_i_12 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[8]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[6]),
        .I4(alu_x[2]),
        .I5(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dmem_address_p[9]_i_13 
       (.I0(\dmem_address_p[31]_i_15_n_0 ),
        .I1(alu_x[9]),
        .I2(\dmem_address_p[29]_i_8_n_0 ),
        .I3(alu_x[7]),
        .I4(alu_x[3]),
        .I5(\dmem_address_p[25]_i_11_n_0 ),
        .O(\dmem_address_p[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \dmem_address_p[9]_i_14 
       (.I0(\dmem_address_p[7]_i_13_n_0 ),
        .I1(\dmem_address_p[31]_i_30_n_0 ),
        .I2(\dmem_address_p[2]_i_11_n_0 ),
        .I3(\dmem_address_p[7]_i_12_n_0 ),
        .I4(alu_x[24]),
        .I5(\dmem_address_p[17]_i_12_n_0 ),
        .O(\dmem_address_p[9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    \dmem_address_p[9]_i_15 
       (.I0(alu_x[13]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[4]),
        .I3(alu_x[29]),
        .I4(alu_x[21]),
        .O(\dmem_address_p[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    \dmem_address_p[9]_i_16 
       (.I0(alu_x[11]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[4]),
        .I3(alu_x[27]),
        .I4(alu_x[19]),
        .O(\dmem_address_p[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dmem_address_p[9]_i_17 
       (.I0(alu_y__0[4]),
        .I1(alu_y__0[3]),
        .I2(alu_x__0),
        .I3(\dmem_address_p[2]_i_12_n_0 ),
        .O(\dmem_address_p[9]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[9]_i_2 
       (.I0(\dmem_address_p[9]_i_5_n_0 ),
        .I1(\dmem_address_p[31]_i_13_n_0 ),
        .I2(\dmem_address_p[9]_i_6_n_0 ),
        .I3(\dmem_address_p[31]_i_10_n_0 ),
        .O(\dmem_address_p[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dmem_address_p[9]_i_3 
       (.I0(\dmem_address_p[9]_i_7_n_0 ),
        .I1(\dmem_address_p[2]_i_4_n_0 ),
        .I2(\dmem_address_p[9]_i_8_n_0 ),
        .I3(\dmem_address_p[29]_i_3_n_0 ),
        .O(\dmem_address_p[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[9]_i_5 
       (.I0(\dmem_address_p[9]_i_12_n_0 ),
        .I1(\dmem_address_p[31]_i_21_n_0 ),
        .I2(alu_x[0]),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .I4(alu_x[4]),
        .O(\dmem_address_p[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[9]_i_6 
       (.I0(\dmem_address_p[9]_i_13_n_0 ),
        .I1(\dmem_address_p[31]_i_21_n_0 ),
        .I2(alu_x[1]),
        .I3(\dmem_address_p[27]_i_11_n_0 ),
        .I4(alu_x[5]),
        .O(\dmem_address_p[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dmem_address_p[9]_i_7 
       (.I0(\dmem_address_p[9]_i_14_n_0 ),
        .I1(\dmem_address_p[31]_i_23_n_0 ),
        .I2(\dmem_address_p[11]_i_13_n_0 ),
        .I3(\dmem_address_p[25]_i_11_n_0 ),
        .I4(alu_x[16]),
        .O(\dmem_address_p[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAACCCCF0F0)) 
    \dmem_address_p[9]_i_8 
       (.I0(\dmem_address_p[9]_i_15_n_0 ),
        .I1(\dmem_address_p[9]_i_16_n_0 ),
        .I2(\dmem_address_p[2]_i_12_n_0 ),
        .I3(\dmem_address_p[11]_i_11_n_0 ),
        .I4(alu_y[1]),
        .I5(alu_y__0[2]),
        .O(\dmem_address_p[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \dmem_address_p[9]_i_9 
       (.I0(alu_op[0]),
        .I1(alu_y__0[9]),
        .I2(alu_x[9]),
        .I3(alu_op[1]),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\dmem_address_p[9]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[11]_i_19 
       (.CI(\dmem_address_p_reg[11]_i_21_n_0 ),
        .CO({\dmem_address_p_reg[11]_i_19_n_0 ,\dmem_address_p_reg[11]_i_19_n_1 ,\dmem_address_p_reg[11]_i_19_n_2 ,\dmem_address_p_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[11:8]),
        .O(data5[11:8]),
        .S({\dmem_address_p[11]_i_22_n_0 ,\dmem_address_p[11]_i_23_n_0 ,\dmem_address_p[11]_i_24_n_0 ,\dmem_address_p[11]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[11]_i_21 
       (.CI(\dmem_address_p_reg[2]_i_7_n_0 ),
        .CO({\dmem_address_p_reg[11]_i_21_n_0 ,\dmem_address_p_reg[11]_i_21_n_1 ,\dmem_address_p_reg[11]_i_21_n_2 ,\dmem_address_p_reg[11]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[7:4]),
        .O(data5[7:4]),
        .S({\dmem_address_p[11]_i_26_n_0 ,\dmem_address_p[11]_i_27_n_0 ,\dmem_address_p[11]_i_28_n_0 ,\dmem_address_p[11]_i_29_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[15]_i_12 
       (.CI(\dmem_address_p_reg[11]_i_19_n_0 ),
        .CO({\dmem_address_p_reg[15]_i_12_n_0 ,\dmem_address_p_reg[15]_i_12_n_1 ,\dmem_address_p_reg[15]_i_12_n_2 ,\dmem_address_p_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[15:12]),
        .O(data5[15:12]),
        .S({\dmem_address_p[15]_i_15_n_0 ,\dmem_address_p[15]_i_16_n_0 ,\dmem_address_p[15]_i_17_n_0 ,\dmem_address_p[15]_i_18_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[19]_i_20 
       (.CI(\dmem_address_p_reg[15]_i_12_n_0 ),
        .CO({\dmem_address_p_reg[19]_i_20_n_0 ,\dmem_address_p_reg[19]_i_20_n_1 ,\dmem_address_p_reg[19]_i_20_n_2 ,\dmem_address_p_reg[19]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[19:16]),
        .O(data5[19:16]),
        .S({\dmem_address_p[19]_i_22_n_0 ,\dmem_address_p[19]_i_23_n_0 ,\dmem_address_p[19]_i_24_n_0 ,\dmem_address_p[19]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\dmem_address_p_reg[2]_i_7_n_0 ,\dmem_address_p_reg[2]_i_7_n_1 ,\dmem_address_p_reg[2]_i_7_n_2 ,\dmem_address_p_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[3:0]),
        .O(data5[3:0]),
        .S({\dmem_address_p[2]_i_16_n_0 ,\dmem_address_p[2]_i_17_n_0 ,\dmem_address_p[2]_i_18_n_0 ,\dmem_address_p[2]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[31]_i_16 
       (.CI(\dmem_address_p_reg[31]_i_32_n_0 ),
        .CO({\dmem_address_p_reg[31]_i_16_n_0 ,\dmem_address_p_reg[31]_i_16_n_1 ,\dmem_address_p_reg[31]_i_16_n_2 ,\dmem_address_p_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[27:24]),
        .O(data5[27:24]),
        .S({\dmem_address_p[31]_i_33_n_0 ,\dmem_address_p[31]_i_34_n_0 ,\dmem_address_p[31]_i_35_n_0 ,\dmem_address_p[31]_i_36_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[31]_i_32 
       (.CI(\dmem_address_p_reg[19]_i_20_n_0 ),
        .CO({\dmem_address_p_reg[31]_i_32_n_0 ,\dmem_address_p_reg[31]_i_32_n_1 ,\dmem_address_p_reg[31]_i_32_n_2 ,\dmem_address_p_reg[31]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI(alu_x[23:20]),
        .O(data5[23:20]),
        .S({\dmem_address_p[31]_i_48_n_0 ,\dmem_address_p[31]_i_49_n_0 ,\dmem_address_p[31]_i_50_n_0 ,\dmem_address_p[31]_i_51_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dmem_address_p_reg[31]_i_6 
       (.CI(\dmem_address_p_reg[31]_i_16_n_0 ),
        .CO({\NLW_dmem_address_p_reg[31]_i_6_CO_UNCONNECTED [3],\dmem_address_p_reg[31]_i_6_n_1 ,\dmem_address_p_reg[31]_i_6_n_2 ,\dmem_address_p_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,alu_x[30:28]}),
        .O(data5[31:28]),
        .S({\dmem_address_p[31]_i_17_n_0 ,\dmem_address_p[31]_i_18_n_0 ,\dmem_address_p[31]_i_19_n_0 ,\dmem_address_p[31]_i_20_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \dmem_data_out_p[31]_i_5 
       (.I0(\rs2_addr_reg[4]_0 [3]),
        .I1(\mem_op[2]_i_13_0 [3]),
        .I2(\rs2_addr_reg[4]_0 [1]),
        .I3(\mem_op[2]_i_13_0 [1]),
        .I4(\mem_op[2]_i_13_0 [2]),
        .I5(\rs2_addr_reg[4]_0 [2]),
        .O(\rs2_addr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \dmem_data_size_p[0]_i_1 
       (.I0(\mem_size_reg[1]_0 [0]),
        .I1(\mem_size_reg[1]_0 [1]),
        .O(\mem_size_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][11]_i_3 
       (.I0(immediate[11]),
        .I1(rs1_forwarded[11]),
        .I2(ex_branch[0]),
        .I3(ex_pc[11]),
        .O(\exception_context_out[badaddr][11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][11]_i_4 
       (.I0(immediate[10]),
        .I1(rs1_forwarded[10]),
        .I2(ex_branch[0]),
        .I3(ex_pc[10]),
        .O(\exception_context_out[badaddr][11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][11]_i_5 
       (.I0(immediate[9]),
        .I1(rs1_forwarded[9]),
        .I2(ex_branch[0]),
        .I3(ex_pc[9]),
        .O(\exception_context_out[badaddr][11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][11]_i_6 
       (.I0(immediate[8]),
        .I1(rs1_forwarded[8]),
        .I2(ex_branch[0]),
        .I3(ex_pc[8]),
        .O(\exception_context_out[badaddr][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][15]_i_3 
       (.I0(immediate[15]),
        .I1(rs1_forwarded[15]),
        .I2(ex_branch[0]),
        .I3(ex_pc[15]),
        .O(\exception_context_out[badaddr][15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][15]_i_4 
       (.I0(immediate[14]),
        .I1(rs1_forwarded[14]),
        .I2(ex_branch[0]),
        .I3(ex_pc[14]),
        .O(\exception_context_out[badaddr][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][15]_i_5 
       (.I0(immediate[13]),
        .I1(rs1_forwarded[13]),
        .I2(ex_branch[0]),
        .I3(ex_pc[13]),
        .O(\exception_context_out[badaddr][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][15]_i_6 
       (.I0(immediate[12]),
        .I1(rs1_forwarded[12]),
        .I2(ex_branch[0]),
        .I3(ex_pc[12]),
        .O(\exception_context_out[badaddr][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][19]_i_3 
       (.I0(immediate[19]),
        .I1(rs1_forwarded[19]),
        .I2(ex_branch[0]),
        .I3(ex_pc[19]),
        .O(\exception_context_out[badaddr][19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][19]_i_4 
       (.I0(immediate[18]),
        .I1(rs1_forwarded[18]),
        .I2(ex_branch[0]),
        .I3(ex_pc[18]),
        .O(\exception_context_out[badaddr][19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][19]_i_5 
       (.I0(immediate[17]),
        .I1(rs1_forwarded[17]),
        .I2(ex_branch[0]),
        .I3(ex_pc[17]),
        .O(\exception_context_out[badaddr][19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][19]_i_6 
       (.I0(immediate[16]),
        .I1(rs1_forwarded[16]),
        .I2(ex_branch[0]),
        .I3(ex_pc[16]),
        .O(\exception_context_out[badaddr][19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][23]_i_3 
       (.I0(immediate[23]),
        .I1(rs1_forwarded[23]),
        .I2(ex_branch[0]),
        .I3(ex_pc[23]),
        .O(\exception_context_out[badaddr][23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][23]_i_4 
       (.I0(immediate[22]),
        .I1(rs1_forwarded[22]),
        .I2(ex_branch[0]),
        .I3(ex_pc[22]),
        .O(\exception_context_out[badaddr][23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][23]_i_5 
       (.I0(immediate[21]),
        .I1(rs1_forwarded[21]),
        .I2(ex_branch[0]),
        .I3(ex_pc[21]),
        .O(\exception_context_out[badaddr][23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][23]_i_6 
       (.I0(immediate[20]),
        .I1(rs1_forwarded[20]),
        .I2(ex_branch[0]),
        .I3(ex_pc[20]),
        .O(\exception_context_out[badaddr][23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][27]_i_3 
       (.I0(immediate[27]),
        .I1(rs1_forwarded[27]),
        .I2(ex_branch[0]),
        .I3(ex_pc[27]),
        .O(\exception_context_out[badaddr][27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][27]_i_4 
       (.I0(immediate[26]),
        .I1(rs1_forwarded[26]),
        .I2(ex_branch[0]),
        .I3(ex_pc[26]),
        .O(\exception_context_out[badaddr][27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][27]_i_5 
       (.I0(immediate[25]),
        .I1(rs1_forwarded[25]),
        .I2(ex_branch[0]),
        .I3(ex_pc[25]),
        .O(\exception_context_out[badaddr][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][27]_i_6 
       (.I0(immediate[24]),
        .I1(rs1_forwarded[24]),
        .I2(ex_branch[0]),
        .I3(ex_pc[24]),
        .O(\exception_context_out[badaddr][27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][31]_i_10 
       (.I0(immediate[29]),
        .I1(rs1_forwarded[29]),
        .I2(ex_branch[0]),
        .I3(ex_pc[29]),
        .O(\exception_context_out[badaddr][31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][31]_i_11 
       (.I0(immediate[28]),
        .I1(rs1_forwarded[28]),
        .I2(ex_branch[0]),
        .I3(ex_pc[28]),
        .O(\exception_context_out[badaddr][31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \exception_context_out[badaddr][31]_i_4 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(instr_misaligned),
        .O(\exception_context_out[badaddr][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \exception_context_out[badaddr][31]_i_6 
       (.I0(ex_branch[1]),
        .I1(ex_branch[0]),
        .I2(ex_branch[2]),
        .I3(instr_misaligned),
        .O(\exception_context_out[badaddr][31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \exception_context_out[badaddr][31]_i_7 
       (.I0(hazard_detected),
        .I1(\csr_addr_out_reg[1] ),
        .I2(branch_target[1]),
        .I3(branch_target[0]),
        .I4(do_jump0),
        .O(instr_misaligned));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \exception_context_out[badaddr][31]_i_8 
       (.I0(rs1_forwarded[31]),
        .I1(ex_branch[0]),
        .I2(ex_pc[31]),
        .I3(immediate[31]),
        .O(\exception_context_out[badaddr][31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][31]_i_9 
       (.I0(immediate[30]),
        .I1(rs1_forwarded[30]),
        .I2(ex_branch[0]),
        .I3(ex_pc[30]),
        .O(\exception_context_out[badaddr][31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][3]_i_3 
       (.I0(immediate[3]),
        .I1(rs1_forwarded[3]),
        .I2(ex_branch[0]),
        .I3(ex_pc[3]),
        .O(\exception_context_out[badaddr][3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][3]_i_4 
       (.I0(immediate[2]),
        .I1(rs1_forwarded[2]),
        .I2(ex_branch[0]),
        .I3(ex_pc[2]),
        .O(\exception_context_out[badaddr][3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][3]_i_5 
       (.I0(immediate[1]),
        .I1(rs1_forwarded[1]),
        .I2(ex_branch[0]),
        .I3(\alu_y_mux/data3 [1]),
        .O(\exception_context_out[badaddr][3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][3]_i_6 
       (.I0(immediate[0]),
        .I1(rs1_forwarded[0]),
        .I2(ex_branch[0]),
        .I3(ex_pc[0]),
        .O(\exception_context_out[badaddr][3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][7]_i_3 
       (.I0(immediate[7]),
        .I1(rs1_forwarded[7]),
        .I2(ex_branch[0]),
        .I3(ex_pc[7]),
        .O(\exception_context_out[badaddr][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][7]_i_4 
       (.I0(immediate[6]),
        .I1(rs1_forwarded[6]),
        .I2(ex_branch[0]),
        .I3(ex_pc[6]),
        .O(\exception_context_out[badaddr][7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][7]_i_5 
       (.I0(immediate[5]),
        .I1(rs1_forwarded[5]),
        .I2(ex_branch[0]),
        .I3(ex_pc[5]),
        .O(\exception_context_out[badaddr][7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \exception_context_out[badaddr][7]_i_6 
       (.I0(immediate[4]),
        .I1(rs1_forwarded[4]),
        .I2(ex_branch[0]),
        .I3(ex_pc[4]),
        .O(\exception_context_out[badaddr][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \exception_context_out[cause][0]_i_2 
       (.I0(\exception_context_out[cause][0]_i_5_n_0 ),
        .I1(\exception_context_out[cause][2]_i_3_n_0 ),
        .I2(to_std_logic35_out),
        .I3(\exception_context_out[cause][5]_i_2_n_0 ),
        .I4(decode_exception_cause[0]),
        .I5(decode_exception),
        .O(\exception_context_out[cause][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF088808880888)) 
    \exception_context_out[cause][0]_i_5 
       (.I0(p_0_in14_in),
        .I1(CO),
        .I2(p_0_in16_in),
        .I3(\exception_context_out[cause][2]_i_3_0 ),
        .I4(\exception_context_out[cause][0]_i_2_0 ),
        .I5(\exception_context_out[cause][0]_i_2_1 ),
        .O(\exception_context_out[cause][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF57)) 
    \exception_context_out[cause][0]_i_6 
       (.I0(do_jump0),
        .I1(branch_target[0]),
        .I2(branch_target[1]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(hazard_detected),
        .I5(\exception_context_out[cause][0]_i_9_n_0 ),
        .O(\exception_context_out[cause][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \exception_context_out[cause][0]_i_7 
       (.I0(\mem_op_reg[2]_1 [1]),
        .I1(\mem_op_reg[2]_1 [2]),
        .O(\exception_context_out[cause][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \exception_context_out[cause][0]_i_8 
       (.I0(\mem_op_reg[2]_1 [1]),
        .I1(\mem_op_reg[2]_1 [0]),
        .I2(\mem_op_reg[2]_1 [2]),
        .O(\exception_context_out[cause][0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \exception_context_out[cause][0]_i_9 
       (.I0(\mem_op_reg[2]_1 [2]),
        .I1(\mem_op_reg[2]_1 [1]),
        .I2(\mem_op_reg[2]_1 [0]),
        .O(\exception_context_out[cause][0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \exception_context_out[cause][1]_i_2 
       (.I0(\exception_context_out[cause][4]_i_7_n_0 ),
        .I1(\exception_context_out_reg[cause][2] ),
        .I2(\exception_context_out_reg[ie]__0 ),
        .I3(\ex_exception_context[cause] [4]),
        .I4(decode_exception),
        .O(\exception_context_out[cause][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00005755)) 
    \exception_context_out[cause][1]_i_4 
       (.I0(instr_misaligned),
        .I1(\mem_op_reg[2]_1 [2]),
        .I2(\mem_op_reg[2]_1 [1]),
        .I3(\mem_op_reg[2]_1 [0]),
        .I4(\ex_exception_context[cause] [4]),
        .O(\exception_context_out[cause][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \exception_context_out[cause][2]_i_1 
       (.I0(\exception_context_out[cause][2]_i_2_n_0 ),
        .I1(decode_exception_cause[2]),
        .I2(decode_exception),
        .I3(\ex_exception_context[cause] [4]),
        .I4(\exception_context_out[cause][2]_i_3_n_0 ),
        .I5(to_std_logic35_out),
        .O(\ex_exception_context[cause] [2]));
  LUT6 #(
    .INIT(64'h0000000000005551)) 
    \exception_context_out[cause][2]_i_2 
       (.I0(\ex_exception_context[cause] [4]),
        .I1(\mem_op_reg[2]_1 [0]),
        .I2(\mem_op_reg[2]_1 [1]),
        .I3(\mem_op_reg[2]_1 [2]),
        .I4(decode_exception),
        .I5(instr_misaligned),
        .O(\exception_context_out[cause][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF75)) 
    \exception_context_out[cause][2]_i_3 
       (.I0(p_0_in8_in),
        .I1(prev_error_access[0]),
        .I2(prev_error_access[1]),
        .I3(\exception_context_out[cause][4]_i_7_n_0 ),
        .I4(\exception_context_out_reg[cause][2] ),
        .O(\exception_context_out[cause][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF8A0000)) 
    \exception_context_out[cause][4]_i_5 
       (.I0(p_0_in8_in),
        .I1(prev_error_access[0]),
        .I2(prev_error_access[1]),
        .I3(\exception_context_out_reg[cause][2] ),
        .I4(\exception_context_out_reg[ie]__0 ),
        .I5(\exception_context_out[cause][4]_i_7_n_0 ),
        .O(to_std_logic35_out));
  LUT4 #(
    .INIT(16'hF888)) 
    \exception_context_out[cause][4]_i_7 
       (.I0(p_0_in14_in),
        .I1(CO),
        .I2(p_0_in16_in),
        .I3(\exception_context_out[cause][2]_i_3_0 ),
        .O(\exception_context_out[cause][4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \exception_context_out[cause][5]_i_1 
       (.I0(\exception_context_out[cause][5]_i_2_n_0 ),
        .I1(timer_interrupt),
        .I2(\exception_context_out_reg[ie]__0 ),
        .I3(\mie_reg[27]_0 [1]),
        .O(\ex_exception_context[cause] [4]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \exception_context_out[cause][5]_i_2 
       (.I0(to_std_logic35_out),
        .I1(\exception_context_out_reg[cause][0] ),
        .I2(\exception_context_out_reg[ie]__0 ),
        .I3(\mie_reg[27]_0 [0]),
        .O(\exception_context_out[cause][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \exception_context_out[ie]_i_2 
       (.I0(ex_branch[1]),
        .I1(ex_branch[2]),
        .I2(ex_branch[0]),
        .O(\exception_context_out[ie]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][11]_i_2 
       (.CI(\exception_context_out_reg[badaddr][7]_i_2_n_0 ),
        .CO({\exception_context_out_reg[badaddr][11]_i_2_n_0 ,\exception_context_out_reg[badaddr][11]_i_2_n_1 ,\exception_context_out_reg[badaddr][11]_i_2_n_2 ,\exception_context_out_reg[badaddr][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(immediate[11:8]),
        .O({\exception_context_out_reg[badaddr][11]_i_2_n_4 ,\exception_context_out_reg[badaddr][11]_i_2_n_5 ,\exception_context_out_reg[badaddr][11]_i_2_n_6 ,\exception_context_out_reg[badaddr][11]_i_2_n_7 }),
        .S({\exception_context_out[badaddr][11]_i_3_n_0 ,\exception_context_out[badaddr][11]_i_4_n_0 ,\exception_context_out[badaddr][11]_i_5_n_0 ,\exception_context_out[badaddr][11]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][15]_i_2 
       (.CI(\exception_context_out_reg[badaddr][11]_i_2_n_0 ),
        .CO({\exception_context_out_reg[badaddr][15]_i_2_n_0 ,\exception_context_out_reg[badaddr][15]_i_2_n_1 ,\exception_context_out_reg[badaddr][15]_i_2_n_2 ,\exception_context_out_reg[badaddr][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(immediate[15:12]),
        .O({\exception_context_out_reg[badaddr][15]_i_2_n_4 ,\exception_context_out_reg[badaddr][15]_i_2_n_5 ,\exception_context_out_reg[badaddr][15]_i_2_n_6 ,\exception_context_out_reg[badaddr][15]_i_2_n_7 }),
        .S({\exception_context_out[badaddr][15]_i_3_n_0 ,\exception_context_out[badaddr][15]_i_4_n_0 ,\exception_context_out[badaddr][15]_i_5_n_0 ,\exception_context_out[badaddr][15]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][19]_i_2 
       (.CI(\exception_context_out_reg[badaddr][15]_i_2_n_0 ),
        .CO({\exception_context_out_reg[badaddr][19]_i_2_n_0 ,\exception_context_out_reg[badaddr][19]_i_2_n_1 ,\exception_context_out_reg[badaddr][19]_i_2_n_2 ,\exception_context_out_reg[badaddr][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(immediate[19:16]),
        .O({\exception_context_out_reg[badaddr][19]_i_2_n_4 ,\exception_context_out_reg[badaddr][19]_i_2_n_5 ,\exception_context_out_reg[badaddr][19]_i_2_n_6 ,\exception_context_out_reg[badaddr][19]_i_2_n_7 }),
        .S({\exception_context_out[badaddr][19]_i_3_n_0 ,\exception_context_out[badaddr][19]_i_4_n_0 ,\exception_context_out[badaddr][19]_i_5_n_0 ,\exception_context_out[badaddr][19]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][23]_i_2 
       (.CI(\exception_context_out_reg[badaddr][19]_i_2_n_0 ),
        .CO({\exception_context_out_reg[badaddr][23]_i_2_n_0 ,\exception_context_out_reg[badaddr][23]_i_2_n_1 ,\exception_context_out_reg[badaddr][23]_i_2_n_2 ,\exception_context_out_reg[badaddr][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(immediate[23:20]),
        .O({\exception_context_out_reg[badaddr][23]_i_2_n_4 ,\exception_context_out_reg[badaddr][23]_i_2_n_5 ,\exception_context_out_reg[badaddr][23]_i_2_n_6 ,\exception_context_out_reg[badaddr][23]_i_2_n_7 }),
        .S({\exception_context_out[badaddr][23]_i_3_n_0 ,\exception_context_out[badaddr][23]_i_4_n_0 ,\exception_context_out[badaddr][23]_i_5_n_0 ,\exception_context_out[badaddr][23]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][27]_i_2 
       (.CI(\exception_context_out_reg[badaddr][23]_i_2_n_0 ),
        .CO({\exception_context_out_reg[badaddr][27]_i_2_n_0 ,\exception_context_out_reg[badaddr][27]_i_2_n_1 ,\exception_context_out_reg[badaddr][27]_i_2_n_2 ,\exception_context_out_reg[badaddr][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(immediate[27:24]),
        .O({\exception_context_out_reg[badaddr][27]_i_2_n_4 ,\exception_context_out_reg[badaddr][27]_i_2_n_5 ,\exception_context_out_reg[badaddr][27]_i_2_n_6 ,\exception_context_out_reg[badaddr][27]_i_2_n_7 }),
        .S({\exception_context_out[badaddr][27]_i_3_n_0 ,\exception_context_out[badaddr][27]_i_4_n_0 ,\exception_context_out[badaddr][27]_i_5_n_0 ,\exception_context_out[badaddr][27]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][31]_i_5 
       (.CI(\exception_context_out_reg[badaddr][27]_i_2_n_0 ),
        .CO({\NLW_exception_context_out_reg[badaddr][31]_i_5_CO_UNCONNECTED [3],\exception_context_out_reg[badaddr][31]_i_5_n_1 ,\exception_context_out_reg[badaddr][31]_i_5_n_2 ,\exception_context_out_reg[badaddr][31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,immediate[30:28]}),
        .O({\exception_context_out_reg[badaddr][31]_i_5_n_4 ,\exception_context_out_reg[badaddr][31]_i_5_n_5 ,\exception_context_out_reg[badaddr][31]_i_5_n_6 ,\exception_context_out_reg[badaddr][31]_i_5_n_7 }),
        .S({\exception_context_out[badaddr][31]_i_8_n_0 ,\exception_context_out[badaddr][31]_i_9_n_0 ,\exception_context_out[badaddr][31]_i_10_n_0 ,\exception_context_out[badaddr][31]_i_11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][3]_i_2 
       (.CI(1'b0),
        .CO({\exception_context_out_reg[badaddr][3]_i_2_n_0 ,\exception_context_out_reg[badaddr][3]_i_2_n_1 ,\exception_context_out_reg[badaddr][3]_i_2_n_2 ,\exception_context_out_reg[badaddr][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(immediate[3:0]),
        .O({\exception_context_out_reg[badaddr][3]_i_2_n_4 ,\exception_context_out_reg[badaddr][3]_i_2_n_5 ,\exception_context_out_reg[badaddr][3]_i_2_n_6 ,\exception_context_out_reg[badaddr][3]_i_2_n_7 }),
        .S({\exception_context_out[badaddr][3]_i_3_n_0 ,\exception_context_out[badaddr][3]_i_4_n_0 ,\exception_context_out[badaddr][3]_i_5_n_0 ,\exception_context_out[badaddr][3]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \exception_context_out_reg[badaddr][7]_i_2 
       (.CI(\exception_context_out_reg[badaddr][3]_i_2_n_0 ),
        .CO({\exception_context_out_reg[badaddr][7]_i_2_n_0 ,\exception_context_out_reg[badaddr][7]_i_2_n_1 ,\exception_context_out_reg[badaddr][7]_i_2_n_2 ,\exception_context_out_reg[badaddr][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(immediate[7:4]),
        .O({\exception_context_out_reg[badaddr][7]_i_2_n_4 ,\exception_context_out_reg[badaddr][7]_i_2_n_5 ,\exception_context_out_reg[badaddr][7]_i_2_n_6 ,\exception_context_out_reg[badaddr][7]_i_2_n_7 }),
        .S({\exception_context_out[badaddr][7]_i_3_n_0 ,\exception_context_out[badaddr][7]_i_4_n_0 ,\exception_context_out[badaddr][7]_i_5_n_0 ,\exception_context_out[badaddr][7]_i_6_n_0 }));
  FDRE \funct3_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[5]),
        .Q(funct3[0]),
        .R(1'b0));
  FDRE \funct3_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[6]),
        .Q(funct3[1]),
        .R(1'b0));
  FDRE \funct3_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[7]),
        .Q(funct3[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_10
       (.I0(i__carry__0_i_21_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[15]),
        .I5(immediate[15]),
        .O(alu_y__0[15]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_10__1
       (.I0(\alu_x_mux/data3 [6]),
        .I1(\exception_context_out_reg[badaddr][31] [6]),
        .I2(ex_pc[6]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__0_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_11
       (.I0(i__carry__0_i_22_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[12]),
        .I5(immediate[12]),
        .O(alu_y__0[12]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_11__1
       (.I0(\alu_x_mux/data3 [5]),
        .I1(\exception_context_out_reg[badaddr][31] [5]),
        .I2(ex_pc[5]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__0_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_12
       (.I0(i__carry__0_i_23_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[13]),
        .I5(immediate[13]),
        .O(alu_y__0[13]));
  LUT6 #(
    .INIT(64'hEFAAEEAAABAAAAAA)) 
    i__carry__0_i_12__1
       (.I0(i__carry__0_i_14__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(\alu_x_mux/data3 [4]),
        .I5(\exception_context_out_reg[badaddr][31] [4]),
        .O(i__carry__0_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_13
       (.I0(i__carry__0_i_24_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[10]),
        .I5(immediate[10]),
        .O(alu_y__0[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__0_i_13__1
       (.CI(i__carry_i_14__1_n_0),
        .CO({i__carry__0_i_13__1_n_0,i__carry__0_i_13__1_n_1,i__carry__0_i_13__1_n_2,i__carry__0_i_13__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_x_mux/data3 [8:5]),
        .S(ex_pc[8:5]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_14
       (.I0(i__carry__0_i_25_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[11]),
        .I5(immediate[11]),
        .O(alu_y__0[11]));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    i__carry__0_i_14__1
       (.I0(ex_pc[4]),
        .I1(immediate[4]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(alu_x_src[1]),
        .O(i__carry__0_i_14__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_15
       (.I0(i__carry__0_i_26_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[8]),
        .I5(immediate[8]),
        .O(alu_y__0[8]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_16
       (.I0(i__carry__0_i_27_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[9]),
        .I5(immediate[9]),
        .O(alu_y__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_17
       (.I0(alu_y__0[14]),
        .I1(alu_x[14]),
        .O(i__carry__0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_18
       (.I0(alu_y__0[12]),
        .I1(alu_x[12]),
        .O(i__carry__0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_19
       (.I0(alu_y__0[10]),
        .I1(alu_x[10]),
        .O(i__carry__0_i_19_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_1__1
       (.I0(alu_y__0[14]),
        .I1(alu_x[15]),
        .I2(alu_y__0[15]),
        .I3(alu_x[14]),
        .O(i__carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_1__2
       (.I0(i__carry__0_i_9__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[7]),
        .I5(immediate[7]),
        .O(alu_x[7]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_1__4
       (.I0(alu_y__0[14]),
        .I1(alu_x[15]),
        .I2(alu_y__0[15]),
        .I3(alu_x[14]),
        .O(i__carry__0_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_20
       (.I0(\alu_y_mux/data3 [14]),
        .I1(\exception_context_out_reg[badaddr][31] [14]),
        .I2(ex_pc[14]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_20_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_21
       (.I0(\alu_y_mux/data3 [15]),
        .I1(\exception_context_out_reg[badaddr][31] [15]),
        .I2(ex_pc[15]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_21_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_22
       (.I0(\alu_y_mux/data3 [12]),
        .I1(\exception_context_out_reg[badaddr][31] [12]),
        .I2(ex_pc[12]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_22_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_23
       (.I0(\alu_y_mux/data3 [13]),
        .I1(\exception_context_out_reg[badaddr][31] [13]),
        .I2(ex_pc[13]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_23_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_24
       (.I0(\alu_y_mux/data3 [10]),
        .I1(\exception_context_out_reg[badaddr][31] [10]),
        .I2(ex_pc[10]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_24_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_25
       (.I0(\alu_y_mux/data3 [11]),
        .I1(\exception_context_out_reg[badaddr][31] [11]),
        .I2(ex_pc[11]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_25_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_26
       (.I0(\alu_y_mux/data3 [8]),
        .I1(\exception_context_out_reg[badaddr][31] [8]),
        .I2(ex_pc[8]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_26_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_27
       (.I0(\alu_y_mux/data3 [9]),
        .I1(\exception_context_out_reg[badaddr][31] [9]),
        .I2(ex_pc[9]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__0_i_27_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__0_i_28
       (.CI(i__carry__0_i_29_n_0),
        .CO({i__carry__0_i_28_n_0,i__carry__0_i_28_n_1,i__carry__0_i_28_n_2,i__carry__0_i_28_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_y_mux/data3 [16:13]),
        .S(ex_pc[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__0_i_29
       (.CI(i__carry_i_27_n_0),
        .CO({i__carry__0_i_29_n_0,i__carry__0_i_29_n_1,i__carry__0_i_29_n_2,i__carry__0_i_29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_y_mux/data3 [12:9]),
        .S(ex_pc[12:9]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_2__1
       (.I0(alu_y__0[12]),
        .I1(alu_x[13]),
        .I2(alu_y__0[13]),
        .I3(alu_x[12]),
        .O(i__carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_2__2
       (.I0(i__carry__0_i_10__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[6]),
        .I5(immediate[6]),
        .O(alu_x[6]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_2__4
       (.I0(alu_y__0[12]),
        .I1(alu_x[13]),
        .I2(alu_y__0[13]),
        .I3(alu_x[12]),
        .O(i__carry__0_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_3__1
       (.I0(alu_y__0[10]),
        .I1(alu_x[11]),
        .I2(alu_y__0[11]),
        .I3(alu_x[10]),
        .O(i__carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_3__2
       (.I0(i__carry__0_i_11__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[5]),
        .I5(immediate[5]),
        .O(alu_x[5]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_3__4
       (.I0(alu_y__0[10]),
        .I1(alu_x[11]),
        .I2(alu_y__0[11]),
        .I3(alu_x[10]),
        .O(i__carry__0_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_4__1
       (.I0(alu_y__0[8]),
        .I1(alu_x[9]),
        .I2(alu_y__0[9]),
        .I3(alu_x[8]),
        .O(i__carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry__0_i_4__2
       (.I0(i__carry__0_i_12__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[4]),
        .I5(shamt[4]),
        .O(alu_x[4]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__0_i_4__4
       (.I0(alu_y__0[8]),
        .I1(alu_x[9]),
        .I2(alu_y__0[9]),
        .I3(alu_x[8]),
        .O(i__carry__0_i_4__4_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_5__0
       (.I0(alu_y__0[15]),
        .I1(alu_x[15]),
        .I2(i__carry__0_i_17_n_0),
        .O(i__carry__0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_5__3
       (.I0(alu_y__0[15]),
        .I1(alu_x[15]),
        .I2(i__carry__0_i_17_n_0),
        .O(i__carry__0_i_5__3_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_6__0
       (.I0(alu_y__0[13]),
        .I1(alu_x[13]),
        .I2(i__carry__0_i_18_n_0),
        .O(i__carry__0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_6__3
       (.I0(alu_y__0[13]),
        .I1(alu_x[13]),
        .I2(i__carry__0_i_18_n_0),
        .O(i__carry__0_i_6__3_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_7
       (.I0(alu_y__0[11]),
        .I1(alu_x[11]),
        .I2(i__carry__0_i_19_n_0),
        .O(i__carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_7__3
       (.I0(alu_y__0[11]),
        .I1(alu_x[11]),
        .I2(i__carry__0_i_19_n_0),
        .O(i__carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__0
       (.I0(alu_y__0[8]),
        .I1(alu_x[8]),
        .I2(alu_y__0[9]),
        .I3(alu_x[9]),
        .O(i__carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__3
       (.I0(alu_y__0[8]),
        .I1(alu_x[8]),
        .I2(alu_y__0[9]),
        .I3(alu_x[9]),
        .O(i__carry__0_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__0_i_9
       (.I0(i__carry__0_i_20_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[14]),
        .I5(immediate[14]),
        .O(alu_y__0[14]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__0_i_9__1
       (.I0(\alu_x_mux/data3 [7]),
        .I1(\exception_context_out_reg[badaddr][31] [7]),
        .I2(ex_pc[7]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__0_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_10
       (.I0(i__carry__1_i_21_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[23]),
        .I5(immediate[23]),
        .O(alu_y__0[23]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_10__1
       (.I0(\alu_x_mux/data3 [10]),
        .I1(\exception_context_out_reg[badaddr][31] [10]),
        .I2(ex_pc[10]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__1_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_11
       (.I0(i__carry__1_i_22_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[20]),
        .I5(immediate[20]),
        .O(alu_y__0[20]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_11__1
       (.I0(\alu_x_mux/data3 [9]),
        .I1(\exception_context_out_reg[badaddr][31] [9]),
        .I2(ex_pc[9]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__1_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_12
       (.I0(i__carry__1_i_23_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[21]),
        .I5(immediate[21]),
        .O(alu_y__0[21]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_12__1
       (.I0(\alu_x_mux/data3 [8]),
        .I1(\exception_context_out_reg[badaddr][31] [8]),
        .I2(ex_pc[8]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__1_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_13
       (.I0(i__carry__1_i_24_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[18]),
        .I5(immediate[18]),
        .O(alu_y__0[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__1_i_13__1
       (.CI(i__carry__0_i_13__1_n_0),
        .CO({i__carry__1_i_13__1_n_0,i__carry__1_i_13__1_n_1,i__carry__1_i_13__1_n_2,i__carry__1_i_13__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_x_mux/data3 [12:9]),
        .S(ex_pc[12:9]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_14
       (.I0(i__carry__1_i_25_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[19]),
        .I5(immediate[19]),
        .O(alu_y__0[19]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_15
       (.I0(i__carry__1_i_26_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[16]),
        .I5(immediate[16]),
        .O(alu_y__0[16]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_16
       (.I0(i__carry__1_i_27_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[17]),
        .I5(immediate[17]),
        .O(alu_y__0[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_17
       (.I0(alu_y__0[22]),
        .I1(alu_x[22]),
        .O(i__carry__1_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_18
       (.I0(alu_y__0[20]),
        .I1(alu_x[20]),
        .O(i__carry__1_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_19
       (.I0(alu_y__0[18]),
        .I1(alu_x[18]),
        .O(i__carry__1_i_19_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_1__1
       (.I0(alu_y__0[22]),
        .I1(alu_x[23]),
        .I2(alu_y__0[23]),
        .I3(alu_x[22]),
        .O(i__carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_1__2
       (.I0(i__carry__1_i_9__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[11]),
        .I5(immediate[11]),
        .O(alu_x[11]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_1__4
       (.I0(alu_y__0[22]),
        .I1(alu_x[23]),
        .I2(alu_y__0[23]),
        .I3(alu_x[22]),
        .O(i__carry__1_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_20
       (.I0(\alu_y_mux/data3 [22]),
        .I1(\exception_context_out_reg[badaddr][31] [22]),
        .I2(ex_pc[22]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_20_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_21
       (.I0(\alu_y_mux/data3 [23]),
        .I1(\exception_context_out_reg[badaddr][31] [23]),
        .I2(ex_pc[23]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_21_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_22
       (.I0(\alu_y_mux/data3 [20]),
        .I1(\exception_context_out_reg[badaddr][31] [20]),
        .I2(ex_pc[20]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_22_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_23
       (.I0(\alu_y_mux/data3 [21]),
        .I1(\exception_context_out_reg[badaddr][31] [21]),
        .I2(ex_pc[21]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_23_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_24
       (.I0(\alu_y_mux/data3 [18]),
        .I1(\exception_context_out_reg[badaddr][31] [18]),
        .I2(ex_pc[18]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_24_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_25
       (.I0(\alu_y_mux/data3 [19]),
        .I1(\exception_context_out_reg[badaddr][31] [19]),
        .I2(ex_pc[19]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_25_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_26
       (.I0(\alu_y_mux/data3 [16]),
        .I1(\exception_context_out_reg[badaddr][31] [16]),
        .I2(ex_pc[16]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_26_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_27
       (.I0(\alu_y_mux/data3 [17]),
        .I1(\exception_context_out_reg[badaddr][31] [17]),
        .I2(ex_pc[17]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__1_i_27_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__1_i_28
       (.CI(i__carry__1_i_29_n_0),
        .CO({i__carry__1_i_28_n_0,i__carry__1_i_28_n_1,i__carry__1_i_28_n_2,i__carry__1_i_28_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_y_mux/data3 [24:21]),
        .S(ex_pc[24:21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__1_i_29
       (.CI(i__carry__0_i_28_n_0),
        .CO({i__carry__1_i_29_n_0,i__carry__1_i_29_n_1,i__carry__1_i_29_n_2,i__carry__1_i_29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_y_mux/data3 [20:17]),
        .S(ex_pc[20:17]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_2__1
       (.I0(alu_y__0[20]),
        .I1(alu_x[21]),
        .I2(alu_y__0[21]),
        .I3(alu_x[20]),
        .O(i__carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_2__2
       (.I0(i__carry__1_i_10__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[10]),
        .I5(immediate[10]),
        .O(alu_x[10]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_2__4
       (.I0(alu_y__0[20]),
        .I1(alu_x[21]),
        .I2(alu_y__0[21]),
        .I3(alu_x[20]),
        .O(i__carry__1_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_3__1
       (.I0(alu_y__0[18]),
        .I1(alu_x[19]),
        .I2(alu_y__0[19]),
        .I3(alu_x[18]),
        .O(i__carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_3__2
       (.I0(i__carry__1_i_11__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[9]),
        .I5(immediate[9]),
        .O(alu_x[9]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_3__4
       (.I0(alu_y__0[18]),
        .I1(alu_x[19]),
        .I2(alu_y__0[19]),
        .I3(alu_x[18]),
        .O(i__carry__1_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_4__1
       (.I0(alu_y__0[16]),
        .I1(alu_x[17]),
        .I2(alu_y__0[17]),
        .I3(alu_x[16]),
        .O(i__carry__1_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_4__2
       (.I0(i__carry__1_i_12__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[8]),
        .I5(immediate[8]),
        .O(alu_x[8]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__1_i_4__4
       (.I0(alu_y__0[16]),
        .I1(alu_x[17]),
        .I2(alu_y__0[17]),
        .I3(alu_x[16]),
        .O(i__carry__1_i_4__4_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__1_i_5
       (.I0(alu_y__0[23]),
        .I1(alu_x[23]),
        .I2(i__carry__1_i_17_n_0),
        .O(i__carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__1_i_5__3
       (.I0(alu_y__0[23]),
        .I1(alu_x[23]),
        .I2(i__carry__1_i_17_n_0),
        .O(i__carry__1_i_5__3_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__1_i_6__0
       (.I0(alu_y__0[21]),
        .I1(alu_x[21]),
        .I2(i__carry__1_i_18_n_0),
        .O(i__carry__1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__1_i_6__3
       (.I0(alu_y__0[21]),
        .I1(alu_x[21]),
        .I2(i__carry__1_i_18_n_0),
        .O(i__carry__1_i_6__3_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__1_i_7__0
       (.I0(alu_y__0[19]),
        .I1(alu_x[19]),
        .I2(i__carry__1_i_19_n_0),
        .O(i__carry__1_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__1_i_7__3
       (.I0(alu_y__0[19]),
        .I1(alu_x[19]),
        .I2(i__carry__1_i_19_n_0),
        .O(i__carry__1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(alu_y__0[16]),
        .I1(alu_x[16]),
        .I2(alu_y__0[17]),
        .I3(alu_x[17]),
        .O(i__carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__3
       (.I0(alu_y__0[16]),
        .I1(alu_x[16]),
        .I2(alu_y__0[17]),
        .I3(alu_x[17]),
        .O(i__carry__1_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__1_i_9
       (.I0(i__carry__1_i_20_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[22]),
        .I5(immediate[22]),
        .O(alu_y__0[22]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__1_i_9__1
       (.I0(\alu_x_mux/data3 [11]),
        .I1(\exception_context_out_reg[badaddr][31] [11]),
        .I2(ex_pc[11]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__1_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_10
       (.I0(i__carry__2_i_22_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[31]),
        .I5(immediate[31]),
        .O(alu_x__0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_10__1
       (.I0(\alu_x_mux/data3 [14]),
        .I1(\exception_context_out_reg[badaddr][31] [14]),
        .I2(ex_pc[14]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__2_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_11
       (.I0(i__carry__2_i_23_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[31]),
        .I5(immediate[31]),
        .O(alu_y__0[31]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_11__1
       (.I0(\alu_x_mux/data3 [13]),
        .I1(\exception_context_out_reg[badaddr][31] [13]),
        .I2(ex_pc[13]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__2_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_12
       (.I0(i__carry__2_i_24_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[28]),
        .I5(immediate[28]),
        .O(alu_y__0[28]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_12__1
       (.I0(\alu_x_mux/data3 [12]),
        .I1(\exception_context_out_reg[badaddr][31] [12]),
        .I2(ex_pc[12]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__2_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_13
       (.I0(i__carry__2_i_25_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[29]),
        .I5(immediate[29]),
        .O(alu_y__0[29]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__2_i_13__1
       (.CI(i__carry__1_i_13__1_n_0),
        .CO({i__carry__2_i_13__1_n_0,i__carry__2_i_13__1_n_1,i__carry__2_i_13__1_n_2,i__carry__2_i_13__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_x_mux/data3 [16:13]),
        .S(ex_pc[16:13]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_14
       (.I0(i__carry__2_i_26_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[26]),
        .I5(immediate[26]),
        .O(alu_y__0[26]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_15
       (.I0(i__carry__2_i_27_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[27]),
        .I5(immediate[27]),
        .O(alu_y__0[27]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_16
       (.I0(i__carry__2_i_28_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[24]),
        .I5(immediate[24]),
        .O(alu_y__0[24]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_17
       (.I0(i__carry__2_i_29_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[25]),
        .I5(immediate[25]),
        .O(alu_y__0[25]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_18
       (.I0(alu_x[30]),
        .I1(alu_y__0[30]),
        .O(i__carry__2_i_18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_19
       (.I0(alu_y__0[28]),
        .I1(alu_x[28]),
        .O(i__carry__2_i_19_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_1__2
       (.I0(alu_y__0[30]),
        .I1(alu_x[30]),
        .I2(alu_y__0[31]),
        .I3(alu_x__0),
        .O(i__carry__2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_1__3
       (.I0(alu_y__0[30]),
        .I1(alu_x[30]),
        .I2(alu_x__0),
        .I3(alu_y__0[31]),
        .O(i__carry__2_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_1__4
       (.I0(i__carry__2_i_9__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[15]),
        .I5(immediate[15]),
        .O(alu_x[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_20
       (.I0(alu_y__0[26]),
        .I1(alu_x[26]),
        .O(i__carry__2_i_20_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_21
       (.I0(\alu_y_mux/data3 [30]),
        .I1(\exception_context_out_reg[badaddr][31] [30]),
        .I2(ex_pc[30]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_21_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_22
       (.I0(\alu_x_mux/data3 [31]),
        .I1(\exception_context_out_reg[badaddr][31] [31]),
        .I2(ex_pc[31]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__2_i_22_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_23
       (.I0(\alu_y_mux/data3 [31]),
        .I1(\exception_context_out_reg[badaddr][31] [31]),
        .I2(ex_pc[31]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_23_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_24
       (.I0(\alu_y_mux/data3 [28]),
        .I1(\exception_context_out_reg[badaddr][31] [28]),
        .I2(ex_pc[28]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_24_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_25
       (.I0(\alu_y_mux/data3 [29]),
        .I1(\exception_context_out_reg[badaddr][31] [29]),
        .I2(ex_pc[29]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_25_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_26
       (.I0(\alu_y_mux/data3 [26]),
        .I1(\exception_context_out_reg[badaddr][31] [26]),
        .I2(ex_pc[26]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_26_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_27
       (.I0(\alu_y_mux/data3 [27]),
        .I1(\exception_context_out_reg[badaddr][31] [27]),
        .I2(ex_pc[27]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_27_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_28
       (.I0(\alu_y_mux/data3 [24]),
        .I1(\exception_context_out_reg[badaddr][31] [24]),
        .I2(ex_pc[24]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_28_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_29
       (.I0(\alu_y_mux/data3 [25]),
        .I1(\exception_context_out_reg[badaddr][31] [25]),
        .I2(ex_pc[25]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry__2_i_29_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__2_i_2__1
       (.I0(alu_y__0[28]),
        .I1(alu_x[29]),
        .I2(alu_y__0[29]),
        .I3(alu_x[28]),
        .O(i__carry__2_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_2__2
       (.I0(i__carry__2_i_10__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[14]),
        .I5(immediate[14]),
        .O(alu_x[14]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__2_i_2__4
       (.I0(alu_y__0[28]),
        .I1(alu_x[29]),
        .I2(alu_y__0[29]),
        .I3(alu_x[28]),
        .O(i__carry__2_i_2__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__2_i_30
       (.CI(i__carry__2_i_31_n_0),
        .CO({NLW_i__carry__2_i_30_CO_UNCONNECTED[3:2],i__carry__2_i_30_n_2,i__carry__2_i_30_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__2_i_30_O_UNCONNECTED[3],\alu_y_mux/data3 [31:29]}),
        .S({1'b0,ex_pc[31:29]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__2_i_31
       (.CI(i__carry__1_i_28_n_0),
        .CO({i__carry__2_i_31_n_0,i__carry__2_i_31_n_1,i__carry__2_i_31_n_2,i__carry__2_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_y_mux/data3 [28:25]),
        .S(ex_pc[28:25]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__2_i_3__1
       (.I0(alu_y__0[26]),
        .I1(alu_x[27]),
        .I2(alu_y__0[27]),
        .I3(alu_x[26]),
        .O(i__carry__2_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_3__2
       (.I0(i__carry__2_i_11__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[13]),
        .I5(immediate[13]),
        .O(alu_x[13]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__2_i_3__4
       (.I0(alu_y__0[26]),
        .I1(alu_x[27]),
        .I2(alu_y__0[27]),
        .I3(alu_x[26]),
        .O(i__carry__2_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__2_i_4__1
       (.I0(alu_y__0[24]),
        .I1(alu_x[25]),
        .I2(alu_y__0[25]),
        .I3(alu_x[24]),
        .O(i__carry__2_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_4__2
       (.I0(i__carry__2_i_12__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[12]),
        .I5(immediate[12]),
        .O(alu_x[12]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__2_i_4__4
       (.I0(alu_y__0[24]),
        .I1(alu_x[25]),
        .I2(alu_y__0[25]),
        .I3(alu_x[24]),
        .O(i__carry__2_i_4__4_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__2_i_5
       (.I0(alu_x__0),
        .I1(alu_y__0[31]),
        .I2(i__carry__2_i_18_n_0),
        .O(i__carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__2_i_5__0
       (.I0(alu_x__0),
        .I1(alu_y__0[31]),
        .I2(i__carry__2_i_18_n_0),
        .O(i__carry__2_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__2_i_6
       (.I0(alu_y__0[29]),
        .I1(alu_x[29]),
        .I2(i__carry__2_i_19_n_0),
        .O(i__carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__2_i_6__3
       (.I0(alu_y__0[29]),
        .I1(alu_x[29]),
        .I2(i__carry__2_i_19_n_0),
        .O(i__carry__2_i_6__3_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__2_i_7__0
       (.I0(alu_y__0[27]),
        .I1(alu_x[27]),
        .I2(i__carry__2_i_20_n_0),
        .O(i__carry__2_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__2_i_7__3
       (.I0(alu_y__0[27]),
        .I1(alu_x[27]),
        .I2(i__carry__2_i_20_n_0),
        .O(i__carry__2_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__0
       (.I0(alu_y__0[24]),
        .I1(alu_x[24]),
        .I2(alu_y__0[25]),
        .I3(alu_x[25]),
        .O(i__carry__2_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__3
       (.I0(alu_y__0[24]),
        .I1(alu_x[24]),
        .I2(alu_y__0[25]),
        .I3(alu_x[25]),
        .O(i__carry__2_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__2_i_9
       (.I0(i__carry__2_i_21_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[30]),
        .I5(immediate[30]),
        .O(alu_y__0[30]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__2_i_9__1
       (.I0(\alu_x_mux/data3 [15]),
        .I1(\exception_context_out_reg[badaddr][31] [15]),
        .I2(ex_pc[15]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__2_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__3_i_1
       (.I0(i__carry__3_i_9_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[19]),
        .I5(immediate[19]),
        .O(alu_x[19]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__3_i_10
       (.I0(\alu_x_mux/data3 [18]),
        .I1(\exception_context_out_reg[badaddr][31] [18]),
        .I2(ex_pc[18]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__3_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__3_i_11
       (.I0(\alu_x_mux/data3 [17]),
        .I1(\exception_context_out_reg[badaddr][31] [17]),
        .I2(ex_pc[17]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__3_i_11_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__3_i_12
       (.I0(\alu_x_mux/data3 [16]),
        .I1(\exception_context_out_reg[badaddr][31] [16]),
        .I2(ex_pc[16]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__3_i_12_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__3_i_13
       (.CI(i__carry__2_i_13__1_n_0),
        .CO({i__carry__3_i_13_n_0,i__carry__3_i_13_n_1,i__carry__3_i_13_n_2,i__carry__3_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_x_mux/data3 [20:17]),
        .S(ex_pc[20:17]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__3_i_2
       (.I0(i__carry__3_i_10_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[18]),
        .I5(immediate[18]),
        .O(alu_x[18]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__3_i_3
       (.I0(i__carry__3_i_11_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[17]),
        .I5(immediate[17]),
        .O(alu_x[17]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__3_i_4
       (.I0(i__carry__3_i_12_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[16]),
        .I5(immediate[16]),
        .O(alu_x[16]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__3_i_9
       (.I0(\alu_x_mux/data3 [19]),
        .I1(\exception_context_out_reg[badaddr][31] [19]),
        .I2(ex_pc[19]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__3_i_9_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__4_i_1
       (.I0(i__carry__4_i_9_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[23]),
        .I5(immediate[23]),
        .O(alu_x[23]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__4_i_10
       (.I0(\alu_x_mux/data3 [22]),
        .I1(\exception_context_out_reg[badaddr][31] [22]),
        .I2(ex_pc[22]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__4_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__4_i_11
       (.I0(\alu_x_mux/data3 [21]),
        .I1(\exception_context_out_reg[badaddr][31] [21]),
        .I2(ex_pc[21]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__4_i_11_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__4_i_12
       (.I0(\alu_x_mux/data3 [20]),
        .I1(\exception_context_out_reg[badaddr][31] [20]),
        .I2(ex_pc[20]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__4_i_12_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__4_i_13
       (.CI(i__carry__3_i_13_n_0),
        .CO({i__carry__4_i_13_n_0,i__carry__4_i_13_n_1,i__carry__4_i_13_n_2,i__carry__4_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_x_mux/data3 [24:21]),
        .S(ex_pc[24:21]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__4_i_2
       (.I0(i__carry__4_i_10_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[22]),
        .I5(immediate[22]),
        .O(alu_x[22]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__4_i_3
       (.I0(i__carry__4_i_11_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[21]),
        .I5(immediate[21]),
        .O(alu_x[21]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__4_i_4
       (.I0(i__carry__4_i_12_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[20]),
        .I5(immediate[20]),
        .O(alu_x[20]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__4_i_9
       (.I0(\alu_x_mux/data3 [23]),
        .I1(\exception_context_out_reg[badaddr][31] [23]),
        .I2(ex_pc[23]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__4_i_9_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__5_i_1
       (.I0(i__carry__5_i_9_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[27]),
        .I5(immediate[27]),
        .O(alu_x[27]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__5_i_10
       (.I0(\alu_x_mux/data3 [26]),
        .I1(\exception_context_out_reg[badaddr][31] [26]),
        .I2(ex_pc[26]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__5_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__5_i_11
       (.I0(\alu_x_mux/data3 [25]),
        .I1(\exception_context_out_reg[badaddr][31] [25]),
        .I2(ex_pc[25]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__5_i_11_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__5_i_12
       (.I0(\alu_x_mux/data3 [24]),
        .I1(\exception_context_out_reg[badaddr][31] [24]),
        .I2(ex_pc[24]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__5_i_12_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__5_i_13
       (.CI(i__carry__4_i_13_n_0),
        .CO({i__carry__5_i_13_n_0,i__carry__5_i_13_n_1,i__carry__5_i_13_n_2,i__carry__5_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_x_mux/data3 [28:25]),
        .S(ex_pc[28:25]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__5_i_2
       (.I0(i__carry__5_i_10_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[26]),
        .I5(immediate[26]),
        .O(alu_x[26]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__5_i_3
       (.I0(i__carry__5_i_11_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[25]),
        .I5(immediate[25]),
        .O(alu_x[25]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__5_i_4
       (.I0(i__carry__5_i_12_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[24]),
        .I5(immediate[24]),
        .O(alu_x[24]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__5_i_9
       (.I0(\alu_x_mux/data3 [27]),
        .I1(\exception_context_out_reg[badaddr][31] [27]),
        .I2(ex_pc[27]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__5_i_9_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__6_i_1
       (.I0(i__carry__6_i_8_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[30]),
        .I5(immediate[30]),
        .O(alu_x[30]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__6_i_10
       (.I0(\alu_x_mux/data3 [28]),
        .I1(\exception_context_out_reg[badaddr][31] [28]),
        .I2(ex_pc[28]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__6_i_10_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__6_i_11
       (.CI(i__carry__5_i_13_n_0),
        .CO({NLW_i__carry__6_i_11_CO_UNCONNECTED[3:2],i__carry__6_i_11_n_2,i__carry__6_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__6_i_11_O_UNCONNECTED[3],\alu_x_mux/data3 [31:29]}),
        .S({1'b0,ex_pc[31:29]}));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__6_i_2
       (.I0(i__carry__6_i_9_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[29]),
        .I5(immediate[29]),
        .O(alu_x[29]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry__6_i_3
       (.I0(i__carry__6_i_10_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[28]),
        .I5(immediate[28]),
        .O(alu_x[28]));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__6_i_8
       (.I0(\alu_x_mux/data3 [30]),
        .I1(\exception_context_out_reg[badaddr][31] [30]),
        .I2(ex_pc[30]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__6_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry__6_i_9
       (.I0(\alu_x_mux/data3 [29]),
        .I1(\exception_context_out_reg[badaddr][31] [29]),
        .I2(ex_pc[29]),
        .I3(alu_x_src[0]),
        .I4(alu_x_src[2]),
        .I5(alu_x_src[1]),
        .O(i__carry__6_i_9_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry_i_10
       (.I0(i__carry_i_20_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[7]),
        .I5(immediate[7]),
        .O(alu_y__0[7]));
  LUT6 #(
    .INIT(64'hEFAAEEAAABAAAAAA)) 
    i__carry_i_10__1
       (.I0(i__carry_i_15__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(\alu_x_mux/data3 [2]),
        .I5(\exception_context_out_reg[badaddr][31] [2]),
        .O(i__carry_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_11
       (.I0(i__carry_i_21_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[4]),
        .I5(shamt[4]),
        .O(alu_y__0[4]));
  LUT6 #(
    .INIT(64'hEFAAEEAAABAAAAAA)) 
    i__carry_i_11__1
       (.I0(i__carry_i_16__0_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(\alu_x_mux/data3 [1]),
        .I5(\exception_context_out_reg[badaddr][31] [1]),
        .O(i__carry_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry_i_12
       (.I0(i__carry_i_22_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[5]),
        .I5(immediate[5]),
        .O(alu_y__0[5]));
  LUT6 #(
    .INIT(64'hCFE0CC2003E00020)) 
    i__carry_i_12__1
       (.I0(immediate[0]),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(ex_pc[0]),
        .I5(\exception_context_out_reg[badaddr][31] [0]),
        .O(i__carry_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_13
       (.I0(i__carry_i_23_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[2]),
        .I5(shamt[2]),
        .O(alu_y__0[2]));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    i__carry_i_13__1
       (.I0(ex_pc[3]),
        .I1(immediate[3]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(alu_x_src[1]),
        .O(i__carry_i_13__1_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_14
       (.I0(i__carry_i_24_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[3]),
        .I5(shamt[3]),
        .O(alu_y__0[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry_i_14__1
       (.CI(1'b0),
        .CO({i__carry_i_14__1_n_0,i__carry_i_14__1_n_1,i__carry_i_14__1_n_2,i__carry_i_14__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ex_pc[2],1'b0}),
        .O(\alu_x_mux/data3 [4:1]),
        .S({ex_pc[4:3],i__carry_i_17__1_n_0,\alu_y_mux/data3 [1]}));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_15
       (.I0(i__carry_i_25_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[0]),
        .I5(shamt[0]),
        .O(alu_y[0]));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    i__carry_i_15__1
       (.I0(ex_pc[2]),
        .I1(immediate[2]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(alu_x_src[1]),
        .O(i__carry_i_15__1_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_16
       (.I0(i__carry_i_26_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[1]),
        .I5(shamt[1]),
        .O(alu_y[1]));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    i__carry_i_16__0
       (.I0(\alu_y_mux/data3 [1]),
        .I1(immediate[1]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(alu_x_src[1]),
        .O(i__carry_i_16__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_17
       (.I0(alu_y__0[6]),
        .I1(alu_x[6]),
        .O(i__carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_17__1
       (.I0(ex_pc[2]),
        .O(i__carry_i_17__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_18__0
       (.I0(alu_x[4]),
        .I1(alu_y__0[4]),
        .O(i__carry_i_18__0_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry_i_19
       (.I0(\alu_y_mux/data3 [6]),
        .I1(\exception_context_out_reg[badaddr][31] [6]),
        .I2(ex_pc[6]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry_i_19_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry_i_1__1
       (.I0(alu_y__0[6]),
        .I1(alu_x[7]),
        .I2(alu_y__0[7]),
        .I3(alu_x[6]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_1__2
       (.I0(i__carry_i_9__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[3]),
        .I5(shamt[3]),
        .O(alu_x[3]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry_i_1__4
       (.I0(alu_y__0[6]),
        .I1(alu_x[7]),
        .I2(alu_y__0[7]),
        .I3(alu_x[6]),
        .O(i__carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry_i_20
       (.I0(\alu_y_mux/data3 [7]),
        .I1(\exception_context_out_reg[badaddr][31] [7]),
        .I2(ex_pc[7]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry_i_20_n_0));
  LUT6 #(
    .INIT(64'hEFAAEEAAABAAAAAA)) 
    i__carry_i_21
       (.I0(i__carry_i_28_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(\alu_y_mux/data3 [4]),
        .I5(\exception_context_out_reg[badaddr][31] [4]),
        .O(i__carry_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_21__0
       (.I0(\rs1_addr_reg[4]_0 [3]),
        .I1(\mem_op[2]_i_13_0 [3]),
        .I2(\mem_op[2]_i_13_0 [1]),
        .I3(\rs1_addr_reg[4]_0 [1]),
        .I4(\rs1_addr_reg[4]_0 [2]),
        .I5(\mem_op[2]_i_13_0 [2]),
        .O(\rs1_addr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCCCCF00000AA0000)) 
    i__carry_i_22
       (.I0(\alu_y_mux/data3 [5]),
        .I1(\exception_context_out_reg[badaddr][31] [5]),
        .I2(ex_pc[5]),
        .I3(alu_y_src[0]),
        .I4(alu_y_src[2]),
        .I5(alu_y_src[1]),
        .O(i__carry_i_22_n_0));
  LUT6 #(
    .INIT(64'hEFAAEEAAABAAAAAA)) 
    i__carry_i_23
       (.I0(i__carry_i_30_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(\alu_y_mux/data3 [2]),
        .I5(\exception_context_out_reg[badaddr][31] [2]),
        .O(i__carry_i_23_n_0));
  LUT6 #(
    .INIT(64'hEFAAEEAAABAAAAAA)) 
    i__carry_i_24
       (.I0(i__carry_i_31_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(\alu_y_mux/data3 [3]),
        .I5(\exception_context_out_reg[badaddr][31] [3]),
        .O(i__carry_i_24_n_0));
  LUT6 #(
    .INIT(64'hCFE0CC2003E00020)) 
    i__carry_i_25
       (.I0(immediate[0]),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(ex_pc[0]),
        .I5(\exception_context_out_reg[badaddr][31] [0]),
        .O(i__carry_i_25_n_0));
  LUT6 #(
    .INIT(64'hCFE0CC2003E00020)) 
    i__carry_i_26
       (.I0(immediate[1]),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(\alu_y_mux/data3 [1]),
        .I5(\exception_context_out_reg[badaddr][31] [1]),
        .O(i__carry_i_26_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry_i_27
       (.CI(i__carry_i_29_n_0),
        .CO({i__carry_i_27_n_0,i__carry_i_27_n_1,i__carry_i_27_n_2,i__carry_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu_y_mux/data3 [8:5]),
        .S(ex_pc[8:5]));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    i__carry_i_28
       (.I0(ex_pc[4]),
        .I1(immediate[4]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(alu_y_src[1]),
        .O(i__carry_i_28_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry_i_29
       (.CI(1'b0),
        .CO({i__carry_i_29_n_0,i__carry_i_29_n_1,i__carry_i_29_n_2,i__carry_i_29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ex_pc[2],1'b0}),
        .O({\alu_y_mux/data3 [4:2],NLW_i__carry_i_29_O_UNCONNECTED[0]}),
        .S({ex_pc[4:3],i__carry_i_32_n_0,\alu_y_mux/data3 [1]}));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_2__1
       (.I0(alu_x[4]),
        .I1(alu_y__0[4]),
        .I2(alu_x[5]),
        .I3(alu_y__0[5]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_2__2
       (.I0(i__carry_i_10__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[2]),
        .I5(shamt[2]),
        .O(alu_x[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_2__4
       (.I0(alu_x[4]),
        .I1(alu_y__0[4]),
        .I2(alu_x[5]),
        .I3(alu_y__0[5]),
        .O(i__carry_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_3
       (.I0(alu_x[2]),
        .I1(alu_y__0[2]),
        .I2(alu_x[3]),
        .I3(alu_y__0[3]),
        .O(i__carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    i__carry_i_30
       (.I0(ex_pc[2]),
        .I1(immediate[2]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(alu_y_src[1]),
        .O(i__carry_i_30_n_0));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    i__carry_i_31
       (.I0(ex_pc[3]),
        .I1(immediate[3]),
        .I2(alu_y_src[0]),
        .I3(alu_y_src[2]),
        .I4(alu_y_src[1]),
        .O(i__carry_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_32
       (.I0(ex_pc[2]),
        .O(i__carry_i_32_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_3__2
       (.I0(i__carry_i_11__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[1]),
        .I5(shamt[1]),
        .O(alu_x[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_3__4
       (.I0(alu_x[2]),
        .I1(alu_y__0[2]),
        .I2(alu_x[3]),
        .I3(alu_y__0[3]),
        .O(i__carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry_i_4
       (.I0(alu_y[0]),
        .I1(alu_x[1]),
        .I2(alu_y[1]),
        .I3(alu_x[0]),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    i__carry_i_4__2
       (.I0(i__carry_i_12__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[2]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded[0]),
        .I5(shamt[0]),
        .O(alu_x[0]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry_i_4__4
       (.I0(alu_y[0]),
        .I1(alu_x[1]),
        .I2(alu_y[1]),
        .I3(alu_x[0]),
        .O(i__carry_i_4__4_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry_i_5__0
       (.I0(alu_y__0[7]),
        .I1(alu_x[7]),
        .I2(i__carry_i_17_n_0),
        .O(i__carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry_i_5__3
       (.I0(alu_y__0[7]),
        .I1(alu_x[7]),
        .I2(i__carry_i_17_n_0),
        .O(i__carry_i_5__3_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry_i_6
       (.I0(alu_y__0[5]),
        .I1(alu_x[5]),
        .I2(i__carry_i_18__0_n_0),
        .O(i__carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry_i_6__3
       (.I0(alu_y__0[5]),
        .I1(alu_x[5]),
        .I2(i__carry_i_18__0_n_0),
        .O(i__carry_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__3
       (.I0(alu_x[3]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[2]),
        .I3(alu_x[2]),
        .O(i__carry_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__4
       (.I0(alu_x[3]),
        .I1(alu_y__0[3]),
        .I2(alu_y__0[2]),
        .I3(alu_x[2]),
        .O(i__carry_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(alu_y[0]),
        .I1(alu_x[0]),
        .I2(alu_y[1]),
        .I3(alu_x[1]),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__3
       (.I0(alu_y[0]),
        .I1(alu_x[0]),
        .I2(alu_y[1]),
        .I3(alu_x[1]),
        .O(i__carry_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    i__carry_i_9
       (.I0(i__carry_i_19_n_0),
        .I1(alu_y_src[1]),
        .I2(alu_y_src[2]),
        .I3(alu_y_src[0]),
        .I4(ex_dmem_data_out[6]),
        .I5(immediate[6]),
        .O(alu_y__0[6]));
  LUT6 #(
    .INIT(64'hEFAAEEAAABAAAAAA)) 
    i__carry_i_9__1
       (.I0(i__carry_i_13__1_n_0),
        .I1(alu_x_src[1]),
        .I2(alu_x_src[0]),
        .I3(alu_x_src[2]),
        .I4(\alu_x_mux/data3 [3]),
        .I5(\exception_context_out_reg[badaddr][31] [3]),
        .O(i__carry_i_9__1_n_0));
  FDRE \immediate_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [0]),
        .Q(immediate[0]),
        .R(1'b0));
  FDRE \immediate_reg[10] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [10]),
        .Q(immediate[10]),
        .R(1'b0));
  FDRE \immediate_reg[11] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [11]),
        .Q(immediate[11]),
        .R(1'b0));
  FDSE \immediate_reg[12] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[12]_1 ),
        .Q(immediate[12]),
        .S(\immediate_reg[12]_0 ));
  FDSE \immediate_reg[13] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[13]_0 ),
        .Q(immediate[13]),
        .S(\immediate_reg[12]_0 ));
  FDSE \immediate_reg[14] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[14]_0 ),
        .Q(immediate[14]),
        .S(\immediate_reg[12]_0 ));
  FDSE \immediate_reg[15] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[15]_0 ),
        .Q(immediate[15]),
        .S(\immediate_reg[12]_0 ));
  FDSE \immediate_reg[16] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[16]_0 ),
        .Q(immediate[16]),
        .S(\immediate_reg[12]_0 ));
  FDSE \immediate_reg[17] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[17]_0 ),
        .Q(immediate[17]),
        .S(\immediate_reg[12]_0 ));
  FDSE \immediate_reg[18] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[18]_0 ),
        .Q(immediate[18]),
        .S(\immediate_reg[12]_0 ));
  FDSE \immediate_reg[19] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[19]_0 ),
        .Q(immediate[19]),
        .S(\immediate_reg[12]_0 ));
  FDRE \immediate_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [1]),
        .Q(immediate[1]),
        .R(1'b0));
  FDSE \immediate_reg[20] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[20]_1 ),
        .Q(immediate[20]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[21] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[21]_0 ),
        .Q(immediate[21]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[22] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[22]_0 ),
        .Q(immediate[22]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[23] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[23]_0 ),
        .Q(immediate[23]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[24] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[24]_0 ),
        .Q(immediate[24]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[25] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[25]_0 ),
        .Q(immediate[25]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[26] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[26]_0 ),
        .Q(immediate[26]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[27] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[27]_0 ),
        .Q(immediate[27]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[28] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[28]_0 ),
        .Q(immediate[28]),
        .S(\immediate_reg[20]_0 ));
  FDSE \immediate_reg[29] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[29]_0 ),
        .Q(immediate[29]),
        .S(\immediate_reg[20]_0 ));
  FDRE \immediate_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [2]),
        .Q(immediate[2]),
        .R(1'b0));
  FDSE \immediate_reg[30] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[30]_0 ),
        .Q(immediate[30]),
        .S(\immediate_reg[20]_0 ));
  FDRE \immediate_reg[31] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [12]),
        .Q(immediate[31]),
        .R(1'b0));
  FDRE \immediate_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [3]),
        .Q(immediate[3]),
        .R(1'b0));
  FDRE \immediate_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [4]),
        .Q(immediate[4]),
        .R(1'b0));
  FDRE \immediate_reg[5] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [5]),
        .Q(immediate[5]),
        .R(1'b0));
  FDRE \immediate_reg[6] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [6]),
        .Q(immediate[6]),
        .R(1'b0));
  FDRE \immediate_reg[7] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [7]),
        .Q(immediate[7]),
        .R(1'b0));
  FDRE \immediate_reg[8] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [8]),
        .Q(immediate[8]),
        .R(1'b0));
  FDRE \immediate_reg[9] 
       (.C(system_clk),
        .CE(pc),
        .D(\immediate_reg[31]_0 [9]),
        .Q(immediate[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \input_address_word[0]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][3]_i_2_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [2]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_29 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \input_address_word[1]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][3]_i_2_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [3]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hAAFCFFFC)) 
    \mem_data_out[15]_i_4 
       (.I0(\wb_outputs_reg[sel][0] [1]),
        .I1(\mem_size_reg[1]_0 [1]),
        .I2(\mem_size_reg[1]_0 [0]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(\wb_outputs_reg[sel][0] [0]),
        .O(\mem_data_out[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \mem_data_out[7]_i_4 
       (.I0(\mem_size_reg[1]_0 [1]),
        .I1(\wb_outputs_reg[sel][0] [0]),
        .I2(\mem_size_reg[1]_0 [0]),
        .I3(\csr_addr_out_reg[1] ),
        .I4(\wb_outputs_reg[sel][0] [1]),
        .O(\mem_data_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2828AAA028280A00)) 
    \mem_op[2]_i_10 
       (.I0(funct3[2]),
        .I1(data4_0),
        .I2(funct3[0]),
        .I3(data2),
        .I4(funct3[1]),
        .I5(data3_1),
        .O(\mem_op[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \mem_op[2]_i_11 
       (.I0(funct3[2]),
        .I1(funct3[1]),
        .I2(\mem_op[2]_i_8_0 ),
        .I3(funct3[0]),
        .I4(\mem_op[2]_i_8_1 ),
        .I5(ex_branch[0]),
        .O(\mem_op[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \mem_op[2]_i_12 
       (.I0(\mem_op[2]_i_16_n_0 ),
        .I1(alu_y_src[2]),
        .I2(alu_y_src[1]),
        .I3(alu_y_src[0]),
        .I4(rs2_forwarded30_out),
        .O(\alu_y_src_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \mem_op[2]_i_13 
       (.I0(hazard_detected317_in),
        .I1(alu_x_src[2]),
        .I2(alu_x_src[1]),
        .I3(alu_x_src[0]),
        .I4(rs1_forwarded31_out),
        .O(\alu_x_src_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_op[2]_i_16 
       (.I0(\rs2_addr_reg[4]_0 [3]),
        .I1(\rs2_addr_reg[4]_0 [4]),
        .I2(\rs2_addr_reg[4]_0 [2]),
        .I3(\rs2_addr_reg[4]_0 [0]),
        .I4(\rs2_addr_reg[4]_0 [1]),
        .O(\mem_op[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \mem_op[2]_i_17 
       (.I0(\rs2_addr_reg[3]_0 ),
        .I1(\rs2_addr_reg[4]_0 [0]),
        .I2(\mem_op[2]_i_13_0 [0]),
        .I3(\rs2_addr_reg[4]_0 [4]),
        .I4(\mem_op[2]_i_13_0 [4]),
        .O(rs2_forwarded30_out));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_op[2]_i_18 
       (.I0(\rs1_addr_reg[4]_0 [3]),
        .I1(\rs1_addr_reg[4]_0 [4]),
        .I2(\rs1_addr_reg[4]_0 [2]),
        .I3(\rs1_addr_reg[4]_0 [0]),
        .I4(\rs1_addr_reg[4]_0 [1]),
        .O(hazard_detected317_in));
  LUT5 #(
    .INIT(32'h82000082)) 
    \mem_op[2]_i_19 
       (.I0(\rs1_addr_reg[3]_0 ),
        .I1(\rs1_addr_reg[4]_0 [0]),
        .I2(\mem_op[2]_i_13_0 [0]),
        .I3(\rs1_addr_reg[4]_0 [4]),
        .I4(\mem_op[2]_i_13_0 [4]),
        .O(rs1_forwarded31_out));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_op[2]_i_4 
       (.I0(do_jump0),
        .I1(stall_ex),
        .O(\branch_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0055FCAA)) 
    \mem_op[2]_i_8 
       (.I0(ex_branch[0]),
        .I1(\mem_op[2]_i_10_n_0 ),
        .I2(\mem_op[2]_i_11_n_0 ),
        .I3(ex_branch[1]),
        .I4(ex_branch[2]),
        .O(do_jump0));
  FDRE \mem_op_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(\mem_op_reg[2]_3 [0]),
        .Q(\mem_op_reg[2]_1 [0]),
        .R(alu_instance_n_53));
  FDRE \mem_op_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(\mem_op_reg[2]_3 [1]),
        .Q(\mem_op_reg[2]_1 [1]),
        .R(alu_instance_n_53));
  FDRE \mem_op_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(\mem_op_reg[2]_3 [2]),
        .Q(\mem_op_reg[2]_1 [2]),
        .R(alu_instance_n_53));
  FDRE \mem_size_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\mem_size_reg[1]_1 [0]),
        .Q(\mem_size_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \mem_size_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\mem_size_reg[1]_1 [1]),
        .Q(\mem_size_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \mie_reg[24] 
       (.C(system_clk),
        .CE(pc),
        .D(\mie_reg[28]_0 [2]),
        .Q(p_0_in16_in),
        .R(1'b0));
  FDRE \mie_reg[25] 
       (.C(system_clk),
        .CE(pc),
        .D(\mie_reg[28]_0 [3]),
        .Q(p_0_in14_in),
        .R(1'b0));
  FDRE \mie_reg[26] 
       (.C(system_clk),
        .CE(pc),
        .D(\mie_reg[28]_0 [4]),
        .Q(\mie_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \mie_reg[27] 
       (.C(system_clk),
        .CE(pc),
        .D(\mie_reg[28]_0 [5]),
        .Q(\mie_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \mie_reg[28] 
       (.C(system_clk),
        .CE(pc),
        .D(\mie_reg[28]_0 [6]),
        .Q(p_0_in8_in),
        .R(1'b0));
  FDRE \mie_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\mie_reg[28]_0 [0]),
        .Q(\mie_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \mie_reg[7] 
       (.C(system_clk),
        .CE(pc),
        .D(\mie_reg[28]_0 [1]),
        .Q(\mie_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \mtvec_reg[10] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [8]),
        .Q(\mtvec_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \mtvec_reg[11] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [9]),
        .Q(\mtvec_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \mtvec_reg[12] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [10]),
        .Q(exception_target[12]),
        .R(1'b0));
  FDRE \mtvec_reg[13] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [11]),
        .Q(exception_target[13]),
        .R(1'b0));
  FDRE \mtvec_reg[14] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [12]),
        .Q(\mtvec_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \mtvec_reg[15] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [13]),
        .Q(exception_target[15]),
        .R(1'b0));
  FDRE \mtvec_reg[16] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [14]),
        .Q(exception_target[16]),
        .R(1'b0));
  FDRE \mtvec_reg[17] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [15]),
        .Q(\mtvec_reg[29]_0 [9]),
        .R(1'b0));
  FDRE \mtvec_reg[18] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [16]),
        .Q(exception_target[18]),
        .R(1'b0));
  FDRE \mtvec_reg[19] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [17]),
        .Q(exception_target[19]),
        .R(1'b0));
  FDRE \mtvec_reg[20] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [18]),
        .Q(\mtvec_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \mtvec_reg[21] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [19]),
        .Q(exception_target[21]),
        .R(1'b0));
  FDRE \mtvec_reg[22] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [20]),
        .Q(exception_target[22]),
        .R(1'b0));
  FDRE \mtvec_reg[23] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [21]),
        .Q(\mtvec_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \mtvec_reg[24] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [22]),
        .Q(exception_target[24]),
        .R(1'b0));
  FDRE \mtvec_reg[25] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [23]),
        .Q(exception_target[25]),
        .R(1'b0));
  FDRE \mtvec_reg[26] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [24]),
        .Q(\mtvec_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \mtvec_reg[27] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [25]),
        .Q(exception_target[27]),
        .R(1'b0));
  FDRE \mtvec_reg[28] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [26]),
        .Q(exception_target[28]),
        .R(1'b0));
  FDRE \mtvec_reg[29] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [27]),
        .Q(\mtvec_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \mtvec_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [0]),
        .Q(\mtvec_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \mtvec_reg[30] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [28]),
        .Q(exception_target[30]),
        .R(1'b0));
  FDRE \mtvec_reg[31] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [29]),
        .Q(exception_target[31]),
        .R(1'b0));
  FDRE \mtvec_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [1]),
        .Q(\mtvec_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \mtvec_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [2]),
        .Q(\mtvec_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \mtvec_reg[5] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [3]),
        .Q(\mtvec_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \mtvec_reg[6] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [4]),
        .Q(exception_target[6]),
        .R(1'b0));
  FDRE \mtvec_reg[7] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [5]),
        .Q(exception_target[7]),
        .R(1'b0));
  FDRE \mtvec_reg[8] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [6]),
        .Q(\mtvec_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \mtvec_reg[9] 
       (.C(system_clk),
        .CE(pc),
        .D(\mtvec_reg[31]_0 [7]),
        .Q(\mtvec_reg[29]_0 [5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h0A0A0AC0)) 
    \pc[0]_i_2 
       (.I0(\exception_context_out_reg[badaddr][3]_i_2_n_7 ),
        .I1(\exception_context_out_reg[badaddr][31] [0]),
        .I2(ex_branch[2]),
        .I3(ex_branch[0]),
        .I4(ex_branch[1]),
        .O(branch_target[0]));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[12]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][15]_i_2_n_7 ),
        .I4(\exception_context_out_reg[badaddr][31] [12]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_19 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[13]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][15]_i_2_n_6 ),
        .I4(\exception_context_out_reg[badaddr][31] [13]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_18 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[15]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][15]_i_2_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [15]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_16 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[16]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][19]_i_2_n_7 ),
        .I4(\exception_context_out_reg[badaddr][31] [16]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_15 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[18]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][19]_i_2_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [18]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_13 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[19]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][19]_i_2_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [19]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_12 ));
  LUT5 #(
    .INIT(32'h0A0A0AC0)) 
    \pc[1]_i_2 
       (.I0(\exception_context_out_reg[badaddr][3]_i_2_n_6 ),
        .I1(\exception_context_out_reg[badaddr][31] [1]),
        .I2(ex_branch[2]),
        .I3(ex_branch[0]),
        .I4(ex_branch[1]),
        .O(branch_target[1]));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[21]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][23]_i_2_n_6 ),
        .I4(\exception_context_out_reg[badaddr][31] [21]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_10 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[22]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][23]_i_2_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [22]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_9 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[24]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][27]_i_2_n_7 ),
        .I4(\exception_context_out_reg[badaddr][31] [24]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_7 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[25]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][27]_i_2_n_6 ),
        .I4(\exception_context_out_reg[badaddr][31] [25]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_6 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[27]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][27]_i_2_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [27]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[28]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][31]_i_5_n_7 ),
        .I4(\exception_context_out_reg[badaddr][31] [28]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[30]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][31]_i_5_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [30]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[31]_i_5 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][31]_i_5_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [31]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[6]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][7]_i_2_n_5 ),
        .I4(\exception_context_out_reg[badaddr][31] [6]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_25 ));
  LUT6 #(
    .INIT(64'h5602540000000000)) 
    \pc[7]_i_3 
       (.I0(ex_branch[2]),
        .I1(ex_branch[1]),
        .I2(ex_branch[0]),
        .I3(\exception_context_out_reg[badaddr][7]_i_2_n_4 ),
        .I4(\exception_context_out_reg[badaddr][31] [7]),
        .I5(\branch_reg[0]_0 ),
        .O(\branch_reg[2]_24 ));
  FDRE \pc_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [0]),
        .Q(ex_pc[0]),
        .R(1'b0));
  FDRE \pc_reg[10] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [10]),
        .Q(ex_pc[10]),
        .R(1'b0));
  FDRE \pc_reg[11] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [11]),
        .Q(ex_pc[11]),
        .R(1'b0));
  FDRE \pc_reg[12] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [12]),
        .Q(ex_pc[12]),
        .R(1'b0));
  FDRE \pc_reg[13] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [13]),
        .Q(ex_pc[13]),
        .R(1'b0));
  FDRE \pc_reg[14] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [14]),
        .Q(ex_pc[14]),
        .R(1'b0));
  FDRE \pc_reg[15] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [15]),
        .Q(ex_pc[15]),
        .R(1'b0));
  FDRE \pc_reg[16] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [16]),
        .Q(ex_pc[16]),
        .R(1'b0));
  FDRE \pc_reg[17] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [17]),
        .Q(ex_pc[17]),
        .R(1'b0));
  FDRE \pc_reg[18] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [18]),
        .Q(ex_pc[18]),
        .R(1'b0));
  FDRE \pc_reg[19] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [19]),
        .Q(ex_pc[19]),
        .R(1'b0));
  FDRE \pc_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [1]),
        .Q(\alu_y_mux/data3 [1]),
        .R(1'b0));
  FDRE \pc_reg[20] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [20]),
        .Q(ex_pc[20]),
        .R(1'b0));
  FDRE \pc_reg[21] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [21]),
        .Q(ex_pc[21]),
        .R(1'b0));
  FDRE \pc_reg[22] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [22]),
        .Q(ex_pc[22]),
        .R(1'b0));
  FDRE \pc_reg[23] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [23]),
        .Q(ex_pc[23]),
        .R(1'b0));
  FDRE \pc_reg[24] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [24]),
        .Q(ex_pc[24]),
        .R(1'b0));
  FDRE \pc_reg[25] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [25]),
        .Q(ex_pc[25]),
        .R(1'b0));
  FDRE \pc_reg[26] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [26]),
        .Q(ex_pc[26]),
        .R(1'b0));
  FDRE \pc_reg[27] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [27]),
        .Q(ex_pc[27]),
        .R(1'b0));
  FDRE \pc_reg[28] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [28]),
        .Q(ex_pc[28]),
        .R(1'b0));
  FDRE \pc_reg[29] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [29]),
        .Q(ex_pc[29]),
        .R(1'b0));
  FDRE \pc_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [2]),
        .Q(ex_pc[2]),
        .R(1'b0));
  FDRE \pc_reg[30] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [30]),
        .Q(ex_pc[30]),
        .R(1'b0));
  FDRE \pc_reg[31] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [31]),
        .Q(ex_pc[31]),
        .R(1'b0));
  FDRE \pc_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [3]),
        .Q(ex_pc[3]),
        .R(1'b0));
  FDRE \pc_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [4]),
        .Q(ex_pc[4]),
        .R(1'b0));
  FDRE \pc_reg[5] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [5]),
        .Q(ex_pc[5]),
        .R(1'b0));
  FDRE \pc_reg[6] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [6]),
        .Q(ex_pc[6]),
        .R(1'b0));
  FDRE \pc_reg[7] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [7]),
        .Q(ex_pc[7]),
        .R(1'b0));
  FDRE \pc_reg[8] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [8]),
        .Q(ex_pc[8]),
        .R(1'b0));
  FDRE \pc_reg[9] 
       (.C(system_clk),
        .CE(pc),
        .D(\pc_reg[31]_2 [9]),
        .Q(ex_pc[9]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[0]),
        .Q(\rd_addr_out_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[1]),
        .Q(\rd_addr_out_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[2]),
        .Q(\rd_addr_out_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[3]),
        .Q(\rd_addr_out_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[4]),
        .Q(\rd_addr_out_reg[4]_0 [4]),
        .R(1'b0));
  FDRE rd_write_out_reg
       (.C(system_clk),
        .CE(E),
        .D(id_rd_write),
        .Q(ex_rd_write),
        .R(alu_instance_n_53));
  FDRE \rs1_addr_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(ADDRA[0]),
        .Q(\rs1_addr_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \rs1_addr_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(ADDRA[1]),
        .Q(\rs1_addr_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \rs1_addr_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(ADDRA[2]),
        .Q(\rs1_addr_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \rs1_addr_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(ADDRA[3]),
        .Q(\rs1_addr_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \rs1_addr_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(ADDRA[4]),
        .Q(\rs1_addr_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \rs2_addr_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(\rs2_addr_reg[4]_1 [0]),
        .Q(\rs2_addr_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \rs2_addr_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(\rs2_addr_reg[4]_1 [1]),
        .Q(\rs2_addr_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \rs2_addr_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(\rs2_addr_reg[4]_1 [2]),
        .Q(\rs2_addr_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \rs2_addr_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(\rs2_addr_reg[4]_1 [3]),
        .Q(\rs2_addr_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \rs2_addr_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(\rs2_addr_reg[4]_1 [4]),
        .Q(\rs2_addr_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \shamt_reg[0] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[8]),
        .Q(shamt[0]),
        .R(1'b0));
  FDRE \shamt_reg[1] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[9]),
        .Q(shamt[1]),
        .R(1'b0));
  FDRE \shamt_reg[2] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[10]),
        .Q(shamt[2]),
        .R(1'b0));
  FDRE \shamt_reg[3] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[11]),
        .Q(shamt[3]),
        .R(1'b0));
  FDRE \shamt_reg[4] 
       (.C(system_clk),
        .CE(pc),
        .D(Q[12]),
        .Q(shamt[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \wb_outputs[sel][3]_i_3 
       (.I0(\wb_outputs_reg[sel][0] [0]),
        .I1(\csr_addr_out_reg[1] ),
        .I2(\mem_size_reg[1]_0 [0]),
        .I3(\mem_size_reg[1]_0 [1]),
        .O(dmem_data_size));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fetch
   (cancel_fetch_reg_0,
    O,
    Q,
    imem_address,
    \pc_reg[2]_0 ,
    \pc_reg[3]_0 ,
    \pc_reg[31]_0 ,
    \pc_reg[8]_0 ,
    \pc_reg[9]_0 ,
    \pc_reg[10]_0 ,
    \pc_reg[11]_0 ,
    \pc_reg[14]_0 ,
    \pc_reg[17]_0 ,
    \pc_reg[20]_0 ,
    \pc_reg[23]_0 ,
    \pc_reg[26]_0 ,
    \pc_reg[29]_0 ,
    pc_next1,
    \pc_reg[4]_0 ,
    \pc_reg[5]_0 ,
    \pc_reg[6]_0 ,
    \pc_reg[7]_0 ,
    \pc_reg[12]_0 ,
    \pc_reg[13]_0 ,
    \pc_reg[15]_0 ,
    \pc_reg[16]_0 ,
    \pc_reg[18]_0 ,
    \pc_reg[19]_0 ,
    \pc_reg[21]_0 ,
    \pc_reg[22]_0 ,
    \pc_reg[24]_0 ,
    \pc_reg[25]_0 ,
    \pc_reg[27]_0 ,
    \pc_reg[28]_0 ,
    \pc_reg[30]_0 ,
    \pc_reg[31]_1 ,
    cache_hit_i_16_0,
    reset,
    cancel_fetch_reg_1,
    system_clk,
    \cl_load_address_reg[29] ,
    \cl_load_address_reg[29]_0 ,
    D,
    \wb_outputs_reg[adr][31] ,
    \wb_outputs_reg[adr][31]_0 ,
    cache_hit_i_36_0,
    cache_hit_i_36_1,
    cache_hit_i_36_2,
    cache_hit_i_36_3,
    cache_hit_i_35_0,
    cache_hit_i_35_1,
    cache_hit_i_35_2,
    cache_hit_i_35_3,
    cache_hit_i_34_0,
    cache_hit_i_34_1,
    cache_hit_i_34_2,
    cache_hit_i_34_3,
    cache_hit_i_33_0,
    cache_hit_i_33_1,
    cache_hit_i_33_2,
    cache_hit_i_33_3,
    cache_hit_i_16_1,
    cache_hit_i_16_2,
    cache_hit_i_16_3,
    cache_hit_i_16_4,
    cache_hit_i_15_0,
    cache_hit_i_15_1,
    cache_hit_i_15_2,
    cache_hit_i_15_3,
    cache_hit_i_14_0,
    cache_hit_i_14_1,
    cache_hit_i_14_2,
    cache_hit_i_14_3,
    \pc_reg[31]_2 ,
    \input_address_word_reg[0] ,
    \input_address_word_reg[1] ,
    \cl_load_address_reg[4] ,
    \cl_load_address_reg[5] ,
    \pc_reg[6]_1 ,
    \pc_reg[7]_1 ,
    \cl_load_address_reg[8] ,
    \cl_load_address_reg[9] ,
    \cl_load_address_reg[10] ,
    \cl_load_address_reg[11] ,
    \pc_reg[12]_1 ,
    \pc_reg[13]_1 ,
    \cl_load_address_reg[14] ,
    \pc_reg[15]_1 ,
    \pc_reg[16]_1 ,
    \cl_load_address_reg[17] ,
    \pc_reg[18]_1 ,
    \pc_reg[19]_1 ,
    \cl_load_address_reg[20] ,
    \pc_reg[21]_1 ,
    \pc_reg[22]_1 ,
    \cl_load_address_reg[23] ,
    \pc_reg[24]_1 ,
    \pc_reg[25]_1 ,
    \cl_load_address_reg[26] ,
    \pc_reg[27]_1 ,
    \pc_reg[28]_1 ,
    \cl_load_address_reg[29]_1 ,
    \pc_reg[30]_1 ,
    \pc_reg[31]_3 ,
    \pc_reg[1]_0 ,
    stall_ex,
    cache_hit_reg_i_4_0,
    cache_hit_reg_i_4_1,
    cache_hit_reg_i_4_2,
    cache_hit_reg_i_4_3,
    cache_hit_reg_i_4_4,
    cache_hit_reg_i_4_5,
    cache_hit_reg_i_13_0,
    cache_hit_reg_i_13_1,
    cache_hit_reg_i_13_2,
    cache_hit_reg_i_13_3,
    cache_hit_reg_i_13_4,
    cache_hit_reg_i_13_5,
    cache_hit_reg_i_13_6,
    cache_hit_reg_i_13_7,
    E);
  output cancel_fetch_reg_0;
  output [0:0]O;
  output [31:0]Q;
  output [29:0]imem_address;
  output \pc_reg[2]_0 ;
  output \pc_reg[3]_0 ;
  output [15:0]\pc_reg[31]_0 ;
  output \pc_reg[8]_0 ;
  output \pc_reg[9]_0 ;
  output \pc_reg[10]_0 ;
  output \pc_reg[11]_0 ;
  output \pc_reg[14]_0 ;
  output \pc_reg[17]_0 ;
  output \pc_reg[20]_0 ;
  output \pc_reg[23]_0 ;
  output \pc_reg[26]_0 ;
  output \pc_reg[29]_0 ;
  output pc_next1;
  output \pc_reg[4]_0 ;
  output \pc_reg[5]_0 ;
  output \pc_reg[6]_0 ;
  output \pc_reg[7]_0 ;
  output \pc_reg[12]_0 ;
  output \pc_reg[13]_0 ;
  output \pc_reg[15]_0 ;
  output \pc_reg[16]_0 ;
  output \pc_reg[18]_0 ;
  output \pc_reg[19]_0 ;
  output \pc_reg[21]_0 ;
  output \pc_reg[22]_0 ;
  output \pc_reg[24]_0 ;
  output \pc_reg[25]_0 ;
  output \pc_reg[27]_0 ;
  output \pc_reg[28]_0 ;
  output \pc_reg[30]_0 ;
  output \pc_reg[31]_1 ;
  output [0:0]cache_hit_i_16_0;
  input reset;
  input cancel_fetch_reg_1;
  input system_clk;
  input \cl_load_address_reg[29] ;
  input [13:0]\cl_load_address_reg[29]_0 ;
  input [31:0]D;
  input [15:0]\wb_outputs_reg[adr][31] ;
  input \wb_outputs_reg[adr][31]_0 ;
  input cache_hit_i_36_0;
  input cache_hit_i_36_1;
  input cache_hit_i_36_2;
  input cache_hit_i_36_3;
  input cache_hit_i_35_0;
  input cache_hit_i_35_1;
  input cache_hit_i_35_2;
  input cache_hit_i_35_3;
  input cache_hit_i_34_0;
  input cache_hit_i_34_1;
  input cache_hit_i_34_2;
  input cache_hit_i_34_3;
  input cache_hit_i_33_0;
  input cache_hit_i_33_1;
  input cache_hit_i_33_2;
  input cache_hit_i_33_3;
  input cache_hit_i_16_1;
  input cache_hit_i_16_2;
  input cache_hit_i_16_3;
  input cache_hit_i_16_4;
  input cache_hit_i_15_0;
  input cache_hit_i_15_1;
  input cache_hit_i_15_2;
  input cache_hit_i_15_3;
  input cache_hit_i_14_0;
  input cache_hit_i_14_1;
  input cache_hit_i_14_2;
  input cache_hit_i_14_3;
  input \pc_reg[31]_2 ;
  input \input_address_word_reg[0] ;
  input \input_address_word_reg[1] ;
  input \cl_load_address_reg[4] ;
  input \cl_load_address_reg[5] ;
  input \pc_reg[6]_1 ;
  input \pc_reg[7]_1 ;
  input \cl_load_address_reg[8] ;
  input \cl_load_address_reg[9] ;
  input \cl_load_address_reg[10] ;
  input \cl_load_address_reg[11] ;
  input \pc_reg[12]_1 ;
  input \pc_reg[13]_1 ;
  input \cl_load_address_reg[14] ;
  input \pc_reg[15]_1 ;
  input \pc_reg[16]_1 ;
  input \cl_load_address_reg[17] ;
  input \pc_reg[18]_1 ;
  input \pc_reg[19]_1 ;
  input \cl_load_address_reg[20] ;
  input \pc_reg[21]_1 ;
  input \pc_reg[22]_1 ;
  input \cl_load_address_reg[23] ;
  input \pc_reg[24]_1 ;
  input \pc_reg[25]_1 ;
  input \cl_load_address_reg[26] ;
  input \pc_reg[27]_1 ;
  input \pc_reg[28]_1 ;
  input \cl_load_address_reg[29]_1 ;
  input \pc_reg[30]_1 ;
  input \pc_reg[31]_3 ;
  input \pc_reg[1]_0 ;
  input stall_ex;
  input cache_hit_reg_i_4_0;
  input cache_hit_reg_i_4_1;
  input cache_hit_reg_i_4_2;
  input cache_hit_reg_i_4_3;
  input cache_hit_reg_i_4_4;
  input cache_hit_reg_i_4_5;
  input cache_hit_reg_i_13_0;
  input cache_hit_reg_i_13_1;
  input cache_hit_reg_i_13_2;
  input cache_hit_reg_i_13_3;
  input cache_hit_reg_i_13_4;
  input cache_hit_reg_i_13_5;
  input cache_hit_reg_i_13_6;
  input cache_hit_reg_i_13_7;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [31:0]Q;
  wire cache_hit_i_14_0;
  wire cache_hit_i_14_1;
  wire cache_hit_i_14_2;
  wire cache_hit_i_14_3;
  wire cache_hit_i_14_n_0;
  wire cache_hit_i_15_0;
  wire cache_hit_i_15_1;
  wire cache_hit_i_15_2;
  wire cache_hit_i_15_3;
  wire cache_hit_i_15_n_0;
  wire [0:0]cache_hit_i_16_0;
  wire cache_hit_i_16_1;
  wire cache_hit_i_16_2;
  wire cache_hit_i_16_3;
  wire cache_hit_i_16_4;
  wire cache_hit_i_16_n_0;
  wire cache_hit_i_33_0;
  wire cache_hit_i_33_1;
  wire cache_hit_i_33_2;
  wire cache_hit_i_33_3;
  wire cache_hit_i_33_n_0;
  wire cache_hit_i_34_0;
  wire cache_hit_i_34_1;
  wire cache_hit_i_34_2;
  wire cache_hit_i_34_3;
  wire cache_hit_i_34_n_0;
  wire cache_hit_i_35_0;
  wire cache_hit_i_35_1;
  wire cache_hit_i_35_2;
  wire cache_hit_i_35_3;
  wire cache_hit_i_35_n_0;
  wire cache_hit_i_36_0;
  wire cache_hit_i_36_1;
  wire cache_hit_i_36_2;
  wire cache_hit_i_36_3;
  wire cache_hit_i_36_n_0;
  wire cache_hit_i_37_n_0;
  wire cache_hit_i_38_n_0;
  wire cache_hit_i_39_n_0;
  wire cache_hit_i_40_n_0;
  wire cache_hit_i_41_n_0;
  wire cache_hit_i_42_n_0;
  wire cache_hit_i_75_n_0;
  wire cache_hit_i_76_n_0;
  wire cache_hit_i_77_n_0;
  wire cache_hit_i_78_n_0;
  wire cache_hit_i_79_n_0;
  wire cache_hit_i_80_n_0;
  wire cache_hit_i_81_n_0;
  wire cache_hit_i_82_n_0;
  wire cache_hit_reg_i_13_0;
  wire cache_hit_reg_i_13_1;
  wire cache_hit_reg_i_13_2;
  wire cache_hit_reg_i_13_3;
  wire cache_hit_reg_i_13_4;
  wire cache_hit_reg_i_13_5;
  wire cache_hit_reg_i_13_6;
  wire cache_hit_reg_i_13_7;
  wire cache_hit_reg_i_13_n_0;
  wire cache_hit_reg_i_13_n_1;
  wire cache_hit_reg_i_13_n_2;
  wire cache_hit_reg_i_13_n_3;
  wire cache_hit_reg_i_4_0;
  wire cache_hit_reg_i_4_1;
  wire cache_hit_reg_i_4_2;
  wire cache_hit_reg_i_4_3;
  wire cache_hit_reg_i_4_4;
  wire cache_hit_reg_i_4_5;
  wire cache_hit_reg_i_4_n_2;
  wire cache_hit_reg_i_4_n_3;
  wire cancel_fetch_reg_0;
  wire cancel_fetch_reg_1;
  wire \cl_load_address_reg[10] ;
  wire \cl_load_address_reg[11] ;
  wire \cl_load_address_reg[14] ;
  wire \cl_load_address_reg[17] ;
  wire \cl_load_address_reg[20] ;
  wire \cl_load_address_reg[23] ;
  wire \cl_load_address_reg[26] ;
  wire \cl_load_address_reg[29] ;
  wire [13:0]\cl_load_address_reg[29]_0 ;
  wire \cl_load_address_reg[29]_1 ;
  wire \cl_load_address_reg[4] ;
  wire \cl_load_address_reg[5] ;
  wire \cl_load_address_reg[8] ;
  wire \cl_load_address_reg[9] ;
  wire [29:0]imem_address;
  wire \input_address_word_reg[0] ;
  wire \input_address_word_reg[1] ;
  wire pc_next1;
  wire \pc_reg[10]_0 ;
  wire \pc_reg[11]_0 ;
  wire \pc_reg[12]_0 ;
  wire \pc_reg[12]_1 ;
  wire \pc_reg[13]_0 ;
  wire \pc_reg[13]_1 ;
  wire \pc_reg[14]_0 ;
  wire \pc_reg[15]_0 ;
  wire \pc_reg[15]_1 ;
  wire \pc_reg[16]_0 ;
  wire \pc_reg[16]_1 ;
  wire \pc_reg[17]_0 ;
  wire \pc_reg[18]_0 ;
  wire \pc_reg[18]_1 ;
  wire \pc_reg[19]_0 ;
  wire \pc_reg[19]_1 ;
  wire \pc_reg[1]_0 ;
  wire \pc_reg[20]_0 ;
  wire \pc_reg[21]_0 ;
  wire \pc_reg[21]_1 ;
  wire \pc_reg[22]_0 ;
  wire \pc_reg[22]_1 ;
  wire \pc_reg[23]_0 ;
  wire \pc_reg[24]_0 ;
  wire \pc_reg[24]_1 ;
  wire \pc_reg[25]_0 ;
  wire \pc_reg[25]_1 ;
  wire \pc_reg[26]_0 ;
  wire \pc_reg[27]_0 ;
  wire \pc_reg[27]_1 ;
  wire \pc_reg[28]_0 ;
  wire \pc_reg[28]_1 ;
  wire \pc_reg[29]_0 ;
  wire \pc_reg[2]_0 ;
  wire \pc_reg[30]_0 ;
  wire \pc_reg[30]_1 ;
  wire [15:0]\pc_reg[31]_0 ;
  wire \pc_reg[31]_1 ;
  wire \pc_reg[31]_2 ;
  wire \pc_reg[31]_3 ;
  wire \pc_reg[3]_0 ;
  wire \pc_reg[4]_0 ;
  wire \pc_reg[5]_0 ;
  wire \pc_reg[6]_0 ;
  wire \pc_reg[6]_1 ;
  wire \pc_reg[7]_0 ;
  wire \pc_reg[7]_1 ;
  wire \pc_reg[8]_0 ;
  wire \pc_reg[9]_0 ;
  wire [31:2]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire reset;
  wire stall_ex;
  wire system_clk;
  wire [15:0]\wb_outputs_reg[adr][31] ;
  wire \wb_outputs_reg[adr][31]_0 ;
  wire [3:0]NLW_cache_hit_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_cache_hit_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_cache_hit_reg_i_4_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB847000000000000)) 
    cache_hit_i_14
       (.I0(cache_hit_reg_i_4_0),
        .I1(imem_address[8]),
        .I2(cache_hit_reg_i_4_1),
        .I3(imem_address[27]),
        .I4(cache_hit_i_37_n_0),
        .I5(cache_hit_i_38_n_0),
        .O(cache_hit_i_14_n_0));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    cache_hit_i_15
       (.I0(cache_hit_reg_i_4_2),
        .I1(imem_address[8]),
        .I2(cache_hit_reg_i_4_3),
        .I3(imem_address[24]),
        .I4(cache_hit_i_39_n_0),
        .I5(cache_hit_i_40_n_0),
        .O(cache_hit_i_15_n_0));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    cache_hit_i_16
       (.I0(cache_hit_reg_i_4_4),
        .I1(imem_address[8]),
        .I2(cache_hit_reg_i_4_5),
        .I3(imem_address[21]),
        .I4(cache_hit_i_41_n_0),
        .I5(cache_hit_i_42_n_0),
        .O(cache_hit_i_16_n_0));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    cache_hit_i_33
       (.I0(cache_hit_reg_i_13_0),
        .I1(imem_address[8]),
        .I2(cache_hit_reg_i_13_1),
        .I3(imem_address[18]),
        .I4(cache_hit_i_75_n_0),
        .I5(cache_hit_i_76_n_0),
        .O(cache_hit_i_33_n_0));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    cache_hit_i_34
       (.I0(cache_hit_reg_i_13_2),
        .I1(imem_address[8]),
        .I2(cache_hit_reg_i_13_3),
        .I3(imem_address[15]),
        .I4(cache_hit_i_77_n_0),
        .I5(cache_hit_i_78_n_0),
        .O(cache_hit_i_34_n_0));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    cache_hit_i_35
       (.I0(cache_hit_reg_i_13_4),
        .I1(imem_address[8]),
        .I2(cache_hit_reg_i_13_5),
        .I3(imem_address[12]),
        .I4(cache_hit_i_79_n_0),
        .I5(cache_hit_i_80_n_0),
        .O(cache_hit_i_35_n_0));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    cache_hit_i_36
       (.I0(cache_hit_reg_i_13_6),
        .I1(imem_address[8]),
        .I2(cache_hit_reg_i_13_7),
        .I3(imem_address[9]),
        .I4(cache_hit_i_81_n_0),
        .I5(cache_hit_i_82_n_0),
        .O(cache_hit_i_36_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_37
       (.I0(Q[31]),
        .I1(cancel_fetch_reg_0),
        .I2(D[31]),
        .I3(cache_hit_i_14_2),
        .I4(imem_address[8]),
        .I5(cache_hit_i_14_3),
        .O(cache_hit_i_37_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_38
       (.I0(Q[30]),
        .I1(cancel_fetch_reg_0),
        .I2(D[30]),
        .I3(cache_hit_i_14_0),
        .I4(imem_address[8]),
        .I5(cache_hit_i_14_1),
        .O(cache_hit_i_38_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_39
       (.I0(Q[28]),
        .I1(cancel_fetch_reg_0),
        .I2(D[28]),
        .I3(cache_hit_i_15_2),
        .I4(imem_address[8]),
        .I5(cache_hit_i_15_3),
        .O(cache_hit_i_39_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_40
       (.I0(Q[27]),
        .I1(cancel_fetch_reg_0),
        .I2(D[27]),
        .I3(cache_hit_i_15_0),
        .I4(imem_address[8]),
        .I5(cache_hit_i_15_1),
        .O(cache_hit_i_40_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_41
       (.I0(Q[25]),
        .I1(cancel_fetch_reg_0),
        .I2(D[25]),
        .I3(cache_hit_i_16_3),
        .I4(imem_address[8]),
        .I5(cache_hit_i_16_4),
        .O(cache_hit_i_41_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_42
       (.I0(Q[24]),
        .I1(cancel_fetch_reg_0),
        .I2(D[24]),
        .I3(cache_hit_i_16_1),
        .I4(imem_address[8]),
        .I5(cache_hit_i_16_2),
        .O(cache_hit_i_42_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_75
       (.I0(Q[22]),
        .I1(cancel_fetch_reg_0),
        .I2(D[22]),
        .I3(cache_hit_i_33_2),
        .I4(imem_address[8]),
        .I5(cache_hit_i_33_3),
        .O(cache_hit_i_75_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_76
       (.I0(Q[21]),
        .I1(cancel_fetch_reg_0),
        .I2(D[21]),
        .I3(cache_hit_i_33_0),
        .I4(imem_address[8]),
        .I5(cache_hit_i_33_1),
        .O(cache_hit_i_76_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_77
       (.I0(Q[19]),
        .I1(cancel_fetch_reg_0),
        .I2(D[19]),
        .I3(cache_hit_i_34_2),
        .I4(imem_address[8]),
        .I5(cache_hit_i_34_3),
        .O(cache_hit_i_77_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_78
       (.I0(Q[18]),
        .I1(cancel_fetch_reg_0),
        .I2(D[18]),
        .I3(cache_hit_i_34_0),
        .I4(imem_address[8]),
        .I5(cache_hit_i_34_1),
        .O(cache_hit_i_78_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_79
       (.I0(Q[16]),
        .I1(cancel_fetch_reg_0),
        .I2(D[16]),
        .I3(cache_hit_i_35_2),
        .I4(imem_address[8]),
        .I5(cache_hit_i_35_3),
        .O(cache_hit_i_79_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_80
       (.I0(Q[15]),
        .I1(cancel_fetch_reg_0),
        .I2(D[15]),
        .I3(cache_hit_i_35_0),
        .I4(imem_address[8]),
        .I5(cache_hit_i_35_1),
        .O(cache_hit_i_80_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_81
       (.I0(Q[13]),
        .I1(cancel_fetch_reg_0),
        .I2(D[13]),
        .I3(cache_hit_i_36_2),
        .I4(imem_address[8]),
        .I5(cache_hit_i_36_3),
        .O(cache_hit_i_81_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8474747B847)) 
    cache_hit_i_82
       (.I0(Q[12]),
        .I1(cancel_fetch_reg_0),
        .I2(D[12]),
        .I3(cache_hit_i_36_0),
        .I4(imem_address[8]),
        .I5(cache_hit_i_36_1),
        .O(cache_hit_i_82_n_0));
  CARRY4 cache_hit_reg_i_13
       (.CI(1'b0),
        .CO({cache_hit_reg_i_13_n_0,cache_hit_reg_i_13_n_1,cache_hit_reg_i_13_n_2,cache_hit_reg_i_13_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cache_hit_reg_i_13_O_UNCONNECTED[3:0]),
        .S({cache_hit_i_33_n_0,cache_hit_i_34_n_0,cache_hit_i_35_n_0,cache_hit_i_36_n_0}));
  CARRY4 cache_hit_reg_i_4
       (.CI(cache_hit_reg_i_13_n_0),
        .CO({NLW_cache_hit_reg_i_4_CO_UNCONNECTED[3],cache_hit_i_16_0,cache_hit_reg_i_4_n_2,cache_hit_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cache_hit_reg_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,cache_hit_i_14_n_0,cache_hit_i_15_n_0,cache_hit_i_16_n_0}));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    cache_memory_reg_0_i_1
       (.I0(\pc_reg[10]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [6]),
        .I3(Q[10]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[8]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    cache_memory_reg_0_i_10
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[8]),
        .I3(Q[8]),
        .I4(\cl_load_address_reg[8] ),
        .O(\pc_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    cache_memory_reg_0_i_11
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[5]),
        .I3(Q[5]),
        .I4(\cl_load_address_reg[5] ),
        .O(\pc_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    cache_memory_reg_0_i_12
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[4]),
        .I3(Q[4]),
        .I4(\cl_load_address_reg[4] ),
        .O(\pc_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    cache_memory_reg_0_i_2
       (.I0(\pc_reg[9]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [5]),
        .I3(Q[9]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[7]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    cache_memory_reg_0_i_3
       (.I0(\pc_reg[8]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [4]),
        .I3(Q[8]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    cache_memory_reg_0_i_4
       (.I0(Q[7]),
        .I1(cancel_fetch_reg_0),
        .I2(D[7]),
        .O(imem_address[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    cache_memory_reg_0_i_5
       (.I0(Q[6]),
        .I1(cancel_fetch_reg_0),
        .I2(D[6]),
        .O(imem_address[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cache_memory_reg_0_i_6
       (.I0(Q[5]),
        .I1(cancel_fetch_reg_0),
        .I2(\pc_reg[5]_0 ),
        .I3(\cl_load_address_reg[29] ),
        .I4(\cl_load_address_reg[29]_0 [3]),
        .O(imem_address[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cache_memory_reg_0_i_7
       (.I0(Q[4]),
        .I1(cancel_fetch_reg_0),
        .I2(\pc_reg[4]_0 ),
        .I3(\cl_load_address_reg[29] ),
        .I4(\cl_load_address_reg[29]_0 [2]),
        .O(imem_address[2]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    cache_memory_reg_0_i_8
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[10]),
        .I3(Q[10]),
        .I4(\cl_load_address_reg[10] ),
        .O(\pc_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    cache_memory_reg_0_i_9
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[9]),
        .I3(Q[9]),
        .I4(\cl_load_address_reg[9] ),
        .O(\pc_reg[9]_0 ));
  FDRE cancel_fetch_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(cancel_fetch_reg_1),
        .Q(cancel_fetch_reg_0),
        .R(reset));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \cl_load_address[11]_i_1 
       (.I0(\pc_reg[11]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [7]),
        .I3(Q[11]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[9]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \cl_load_address[11]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[11]),
        .I3(Q[11]),
        .I4(\cl_load_address_reg[11] ),
        .O(\pc_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[12]_i_1 
       (.I0(Q[12]),
        .I1(cancel_fetch_reg_0),
        .I2(D[12]),
        .O(imem_address[10]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[13]_i_2 
       (.I0(Q[13]),
        .I1(cancel_fetch_reg_0),
        .I2(D[13]),
        .O(imem_address[11]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \cl_load_address[14]_i_1 
       (.I0(\pc_reg[14]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [8]),
        .I3(Q[14]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[12]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \cl_load_address[14]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[14]),
        .I3(Q[14]),
        .I4(\cl_load_address_reg[14] ),
        .O(\pc_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[15]_i_1 
       (.I0(Q[15]),
        .I1(cancel_fetch_reg_0),
        .I2(D[15]),
        .O(imem_address[13]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[16]_i_1 
       (.I0(Q[16]),
        .I1(cancel_fetch_reg_0),
        .I2(D[16]),
        .O(imem_address[14]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \cl_load_address[17]_i_1 
       (.I0(\pc_reg[17]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [9]),
        .I3(Q[17]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[15]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \cl_load_address[17]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[17]),
        .I3(Q[17]),
        .I4(\cl_load_address_reg[17] ),
        .O(\pc_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[18]_i_1 
       (.I0(Q[18]),
        .I1(cancel_fetch_reg_0),
        .I2(D[18]),
        .O(imem_address[16]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[19]_i_1 
       (.I0(Q[19]),
        .I1(cancel_fetch_reg_0),
        .I2(D[19]),
        .O(imem_address[17]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \cl_load_address[20]_i_1 
       (.I0(\pc_reg[20]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [10]),
        .I3(Q[20]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[18]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \cl_load_address[20]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[20]),
        .I3(Q[20]),
        .I4(\cl_load_address_reg[20] ),
        .O(\pc_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[21]_i_1 
       (.I0(Q[21]),
        .I1(cancel_fetch_reg_0),
        .I2(D[21]),
        .O(imem_address[19]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[22]_i_1 
       (.I0(Q[22]),
        .I1(cancel_fetch_reg_0),
        .I2(D[22]),
        .O(imem_address[20]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \cl_load_address[23]_i_1 
       (.I0(\pc_reg[23]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [11]),
        .I3(Q[23]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[21]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \cl_load_address[23]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[23]),
        .I3(Q[23]),
        .I4(\cl_load_address_reg[23] ),
        .O(\pc_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[24]_i_1 
       (.I0(Q[24]),
        .I1(cancel_fetch_reg_0),
        .I2(D[24]),
        .O(imem_address[22]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[25]_i_1 
       (.I0(Q[25]),
        .I1(cancel_fetch_reg_0),
        .I2(D[25]),
        .O(imem_address[23]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \cl_load_address[26]_i_1 
       (.I0(\pc_reg[26]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [12]),
        .I3(Q[26]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[24]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \cl_load_address[26]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[26]),
        .I3(Q[26]),
        .I4(\cl_load_address_reg[26] ),
        .O(\pc_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[27]_i_1 
       (.I0(Q[27]),
        .I1(cancel_fetch_reg_0),
        .I2(D[27]),
        .O(imem_address[25]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[28]_i_1 
       (.I0(Q[28]),
        .I1(cancel_fetch_reg_0),
        .I2(D[28]),
        .O(imem_address[26]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \cl_load_address[29]_i_1 
       (.I0(\pc_reg[29]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [13]),
        .I3(Q[29]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[27]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \cl_load_address[29]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[29]),
        .I3(Q[29]),
        .I4(\cl_load_address_reg[29]_1 ),
        .O(\pc_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[30]_i_1 
       (.I0(Q[30]),
        .I1(cancel_fetch_reg_0),
        .I2(D[30]),
        .O(imem_address[28]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cl_load_address[31]_i_1 
       (.I0(Q[31]),
        .I1(cancel_fetch_reg_0),
        .I2(D[31]),
        .O(imem_address[29]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \input_address_word[0]_i_1 
       (.I0(\pc_reg[2]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [0]),
        .I3(Q[2]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[0]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \input_address_word[0]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[2]),
        .I3(Q[2]),
        .I4(\input_address_word_reg[0] ),
        .O(\pc_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \input_address_word[1]_i_1 
       (.I0(\pc_reg[3]_0 ),
        .I1(\cl_load_address_reg[29] ),
        .I2(\cl_load_address_reg[29]_0 [1]),
        .I3(Q[3]),
        .I4(cancel_fetch_reg_0),
        .O(imem_address[1]));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \input_address_word[1]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[3]),
        .I3(Q[3]),
        .I4(\input_address_word_reg[1] ),
        .O(\pc_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[12]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[12]),
        .I3(Q[12]),
        .I4(\pc_reg[12]_1 ),
        .O(\pc_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[13]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[13]),
        .I3(Q[13]),
        .I4(\pc_reg[13]_1 ),
        .O(\pc_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[15]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[15]),
        .I3(Q[15]),
        .I4(\pc_reg[15]_1 ),
        .O(\pc_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[16]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[16]),
        .I3(Q[16]),
        .I4(\pc_reg[16]_1 ),
        .O(\pc_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[18]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[18]),
        .I3(Q[18]),
        .I4(\pc_reg[18]_1 ),
        .O(\pc_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[19]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[19]),
        .I3(Q[19]),
        .I4(\pc_reg[19]_1 ),
        .O(\pc_reg[19]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \pc[1]_i_3 
       (.I0(cancel_fetch_reg_0),
        .I1(\pc_reg[1]_0 ),
        .I2(stall_ex),
        .O(pc_next1));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[21]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[21]),
        .I3(Q[21]),
        .I4(\pc_reg[21]_1 ),
        .O(\pc_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[22]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[22]),
        .I3(Q[22]),
        .I4(\pc_reg[22]_1 ),
        .O(\pc_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[24]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[24]),
        .I3(Q[24]),
        .I4(\pc_reg[24]_1 ),
        .O(\pc_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[25]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[25]),
        .I3(Q[25]),
        .I4(\pc_reg[25]_1 ),
        .O(\pc_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[27]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[27]),
        .I3(Q[27]),
        .I4(\pc_reg[27]_1 ),
        .O(\pc_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[28]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[28]),
        .I3(Q[28]),
        .I4(\pc_reg[28]_1 ),
        .O(\pc_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[30]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[30]),
        .I3(Q[30]),
        .I4(\pc_reg[30]_1 ),
        .O(\pc_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[31]_i_4 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[31]),
        .I3(Q[31]),
        .I4(\pc_reg[31]_3 ),
        .O(\pc_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[6]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[6]),
        .I3(Q[6]),
        .I4(\pc_reg[6]_1 ),
        .O(\pc_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFF3120)) 
    \pc[7]_i_2 
       (.I0(pc_next1),
        .I1(\pc_reg[31]_2 ),
        .I2(plusOp[7]),
        .I3(Q[7]),
        .I4(\pc_reg[7]_1 ),
        .O(\pc_reg[7]_0 ));
  FDRE \pc_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(reset));
  FDRE \pc_reg[10] 
       (.C(system_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(reset));
  FDRE \pc_reg[11] 
       (.C(system_clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(reset));
  FDRE \pc_reg[12] 
       (.C(system_clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(reset));
  FDRE \pc_reg[13] 
       (.C(system_clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(reset));
  FDRE \pc_reg[14] 
       (.C(system_clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(reset));
  FDSE \pc_reg[15] 
       (.C(system_clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .S(reset));
  FDSE \pc_reg[16] 
       (.C(system_clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .S(reset));
  FDSE \pc_reg[17] 
       (.C(system_clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .S(reset));
  FDSE \pc_reg[18] 
       (.C(system_clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .S(reset));
  FDSE \pc_reg[19] 
       (.C(system_clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .S(reset));
  FDRE \pc_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(reset));
  FDSE \pc_reg[20] 
       (.C(system_clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .S(reset));
  FDSE \pc_reg[21] 
       (.C(system_clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .S(reset));
  FDSE \pc_reg[22] 
       (.C(system_clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .S(reset));
  FDSE \pc_reg[23] 
       (.C(system_clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .S(reset));
  FDSE \pc_reg[24] 
       (.C(system_clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .S(reset));
  FDSE \pc_reg[25] 
       (.C(system_clk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .S(reset));
  FDSE \pc_reg[26] 
       (.C(system_clk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .S(reset));
  FDSE \pc_reg[27] 
       (.C(system_clk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .S(reset));
  FDSE \pc_reg[28] 
       (.C(system_clk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .S(reset));
  FDSE \pc_reg[29] 
       (.C(system_clk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .S(reset));
  FDRE \pc_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(reset));
  FDSE \pc_reg[30] 
       (.C(system_clk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .S(reset));
  FDSE \pc_reg[31] 
       (.C(system_clk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .S(reset));
  FDRE \pc_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(reset));
  FDRE \pc_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(reset));
  FDRE \pc_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(reset));
  FDRE \pc_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(reset));
  FDRE \pc_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(reset));
  FDRE \pc_reg[8] 
       (.C(system_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(reset));
  FDRE \pc_reg[9] 
       (.C(system_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(reset));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2],1'b0}),
        .O({plusOp[4:2],O}),
        .S({Q[4:3],plusOp_carry_i_1_n_0,Q[1]}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(Q[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(Q[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(Q[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(Q[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({NLW_plusOp_carry__6_CO_UNCONNECTED[3:2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp[31:29]}),
        .S({1'b0,Q[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_1
       (.I0(Q[2]),
        .O(plusOp_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][12]_i_1__0 
       (.I0(Q[12]),
        .I1(cancel_fetch_reg_0),
        .I2(D[12]),
        .I3(\wb_outputs_reg[adr][31] [2]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][13]_i_1__0 
       (.I0(Q[13]),
        .I1(cancel_fetch_reg_0),
        .I2(D[13]),
        .I3(\wb_outputs_reg[adr][31] [3]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][15]_i_1__0 
       (.I0(Q[15]),
        .I1(cancel_fetch_reg_0),
        .I2(D[15]),
        .I3(\wb_outputs_reg[adr][31] [4]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][16]_i_1__0 
       (.I0(Q[16]),
        .I1(cancel_fetch_reg_0),
        .I2(D[16]),
        .I3(\wb_outputs_reg[adr][31] [5]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][18]_i_1__0 
       (.I0(Q[18]),
        .I1(cancel_fetch_reg_0),
        .I2(D[18]),
        .I3(\wb_outputs_reg[adr][31] [6]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][19]_i_1__0 
       (.I0(Q[19]),
        .I1(cancel_fetch_reg_0),
        .I2(D[19]),
        .I3(\wb_outputs_reg[adr][31] [7]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][21]_i_1__0 
       (.I0(Q[21]),
        .I1(cancel_fetch_reg_0),
        .I2(D[21]),
        .I3(\wb_outputs_reg[adr][31] [8]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][22]_i_1__0 
       (.I0(Q[22]),
        .I1(cancel_fetch_reg_0),
        .I2(D[22]),
        .I3(\wb_outputs_reg[adr][31] [9]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][24]_i_1__0 
       (.I0(Q[24]),
        .I1(cancel_fetch_reg_0),
        .I2(D[24]),
        .I3(\wb_outputs_reg[adr][31] [10]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][25]_i_1__0 
       (.I0(Q[25]),
        .I1(cancel_fetch_reg_0),
        .I2(D[25]),
        .I3(\wb_outputs_reg[adr][31] [11]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][27]_i_1__0 
       (.I0(Q[27]),
        .I1(cancel_fetch_reg_0),
        .I2(D[27]),
        .I3(\wb_outputs_reg[adr][31] [12]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][28]_i_1__0 
       (.I0(Q[28]),
        .I1(cancel_fetch_reg_0),
        .I2(D[28]),
        .I3(\wb_outputs_reg[adr][31] [13]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][30]_i_1__0 
       (.I0(Q[30]),
        .I1(cancel_fetch_reg_0),
        .I2(D[30]),
        .I3(\wb_outputs_reg[adr][31] [14]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][31]_i_2 
       (.I0(Q[31]),
        .I1(cancel_fetch_reg_0),
        .I2(D[31]),
        .I3(\wb_outputs_reg[adr][31] [15]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][6]_i_1__0 
       (.I0(Q[6]),
        .I1(cancel_fetch_reg_0),
        .I2(D[6]),
        .I3(\wb_outputs_reg[adr][31] [0]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wb_outputs[adr][7]_i_1__0 
       (.I0(Q[7]),
        .I1(cancel_fetch_reg_0),
        .I2(D[7]),
        .I3(\wb_outputs_reg[adr][31] [1]),
        .I4(\wb_outputs_reg[adr][31]_0 ),
        .O(\pc_reg[31]_0 [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo
   (\mie_reg[27] ,
    \mie_reg[27]_0 ,
    irq_array,
    D,
    prev_op_reg_0,
    \bottom_reg[1]_0 ,
    recv_buffer_push_reg,
    data_out,
    reset,
    \bottom_reg[0]_0 ,
    system_clk,
    \top_reg[4]_0 ,
    \exception_context_out[cause][1]_i_2 ,
    \exception_context_out[cause][0]_i_5 ,
    Q,
    \wb_dat_out_reg[2] ,
    \wb_dat_out_reg[2]_0 ,
    \wb_dat_out_reg[2]_1 ,
    \wb_dat_out_reg[0] ,
    \wb_dat_out_reg[1] ,
    \wb_dat_out_reg[2]_2 ,
    \data_out_reg[0]_0 ,
    \read_data_out[27]_i_5 ,
    \read_data_out[27]_i_5_0 ,
    \read_data_out[27]_i_5_1 ,
    rx_state__0,
    recv_buffer_push_reg_0,
    rx_byte);
  output \mie_reg[27] ;
  output \mie_reg[27]_0 ;
  output [0:0]irq_array;
  output [2:0]D;
  output prev_op_reg_0;
  output \bottom_reg[1]_0 ;
  output recv_buffer_push_reg;
  output [4:0]data_out;
  input reset;
  input \bottom_reg[0]_0 ;
  input system_clk;
  input \top_reg[4]_0 ;
  input \exception_context_out[cause][1]_i_2 ;
  input [0:0]\exception_context_out[cause][0]_i_5 ;
  input [2:0]Q;
  input \wb_dat_out_reg[2] ;
  input \wb_dat_out_reg[2]_0 ;
  input \wb_dat_out_reg[2]_1 ;
  input \wb_dat_out_reg[0] ;
  input \wb_dat_out_reg[1] ;
  input \wb_dat_out_reg[2]_2 ;
  input \data_out_reg[0]_0 ;
  input \read_data_out[27]_i_5 ;
  input \read_data_out[27]_i_5_0 ;
  input \read_data_out[27]_i_5_1 ;
  input [1:0]rx_state__0;
  input recv_buffer_push_reg_0;
  input [7:0]rx_byte;

  wire [2:0]D;
  wire [2:0]Q;
  wire \bottom[0]_i_1__2_n_0 ;
  wire \bottom[1]_i_1__2_n_0 ;
  wire \bottom[2]_i_1__2_n_0 ;
  wire \bottom[3]_i_1__2_n_0 ;
  wire \bottom[4]_i_1__2_n_0 ;
  wire [4:0]bottom_reg;
  wire \bottom_reg[0]_0 ;
  wire \bottom_reg[1]_0 ;
  wire [4:0]data_out;
  wire [7:0]data_out0__2;
  wire \data_out[7]_i_1_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg_n_0_[0] ;
  wire \data_out_reg_n_0_[1] ;
  wire \data_out_reg_n_0_[2] ;
  wire [0:0]\exception_context_out[cause][0]_i_5 ;
  wire \exception_context_out[cause][1]_i_2 ;
  wire [0:0]irq_array;
  wire \mie_reg[27] ;
  wire \mie_reg[27]_0 ;
  wire p_0_in__2;
  wire [4:0]p_0_in__6;
  wire prev_op;
  wire prev_op_i_1__2_n_0;
  wire prev_op_reg_0;
  wire \read_data_out[27]_i_5 ;
  wire \read_data_out[27]_i_5_0 ;
  wire \read_data_out[27]_i_5_1 ;
  wire recv_buffer_push_i_3_n_0;
  wire recv_buffer_push_reg;
  wire recv_buffer_push_reg_0;
  wire reset;
  wire [7:0]rx_byte;
  wire [1:0]rx_state__0;
  wire system_clk;
  wire \top_reg[4]_0 ;
  wire \top_reg_n_0_[0] ;
  wire \top_reg_n_0_[1] ;
  wire \top_reg_n_0_[2] ;
  wire \top_reg_n_0_[3] ;
  wire \top_reg_n_0_[4] ;
  wire \wb_dat_out_reg[0] ;
  wire \wb_dat_out_reg[1] ;
  wire \wb_dat_out_reg[2] ;
  wire \wb_dat_out_reg[2]_0 ;
  wire \wb_dat_out_reg[2]_1 ;
  wire \wb_dat_out_reg[2]_2 ;
  wire [1:0]NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bottom[0]_i_1__2 
       (.I0(bottom_reg[0]),
        .O(\bottom[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bottom[1]_i_1__2 
       (.I0(bottom_reg[0]),
        .I1(bottom_reg[1]),
        .O(\bottom[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bottom[2]_i_1__2 
       (.I0(bottom_reg[2]),
        .I1(bottom_reg[1]),
        .I2(bottom_reg[0]),
        .O(\bottom[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bottom[3]_i_1__2 
       (.I0(bottom_reg[3]),
        .I1(bottom_reg[0]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[2]),
        .O(\bottom[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bottom[4]_i_1__2 
       (.I0(bottom_reg[4]),
        .I1(bottom_reg[2]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[0]),
        .I4(bottom_reg[3]),
        .O(\bottom[4]_i_1__2_n_0 ));
  FDRE \bottom_reg[0] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[0]_i_1__2_n_0 ),
        .Q(bottom_reg[0]),
        .R(reset));
  FDRE \bottom_reg[1] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[1]_i_1__2_n_0 ),
        .Q(bottom_reg[1]),
        .R(reset));
  FDRE \bottom_reg[2] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[2]_i_1__2_n_0 ),
        .Q(bottom_reg[2]),
        .R(reset));
  FDRE \bottom_reg[3] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[3]_i_1__2_n_0 ),
        .Q(bottom_reg[3]),
        .R(reset));
  FDRE \bottom_reg[4] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[4]_i_1__2_n_0 ),
        .Q(bottom_reg[4]),
        .R(reset));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[7]_i_1 
       (.I0(\bottom_reg[0]_0 ),
        .I1(\data_out_reg[0]_0 ),
        .O(\data_out[7]_i_1_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[0]),
        .Q(\data_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[1]),
        .Q(\data_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[2]),
        .Q(\data_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[3]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[4]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[5]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[6]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(data_out0__2[7]),
        .Q(data_out[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \exception_context_out[cause][4]_i_6 
       (.I0(\mie_reg[27]_0 ),
        .I1(\exception_context_out[cause][1]_i_2 ),
        .O(\mie_reg[27] ));
  LUT2 #(
    .INIT(4'h8)) 
    \exception_context_out[cause][4]_i_8 
       (.I0(irq_array),
        .I1(\exception_context_out[cause][0]_i_5 ),
        .O(\mie_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_0_5
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD({\top_reg_n_0_[4] ,\top_reg_n_0_[3] ,\top_reg_n_0_[2] ,\top_reg_n_0_[1] ,\top_reg_n_0_[0] }),
        .DIA(rx_byte[1:0]),
        .DIB(rx_byte[3:2]),
        .DIC(rx_byte[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_out0__2[1:0]),
        .DOB(data_out0__2[3:2]),
        .DOC(data_out0__2[5:4]),
        .DOD(NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in__2));
  LUT2 #(
    .INIT(4'h8)) 
    memory_reg_0_31_0_5_i_1
       (.I0(\top_reg[4]_0 ),
        .I1(\data_out_reg[0]_0 ),
        .O(p_0_in__2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_6_7
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD({\top_reg_n_0_[4] ,\top_reg_n_0_[3] ,\top_reg_n_0_[2] ,\top_reg_n_0_[1] ,\top_reg_n_0_[0] }),
        .DIA(rx_byte[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_out0__2[7:6]),
        .DOB(NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'h0E)) 
    prev_op_i_1__2
       (.I0(prev_op),
        .I1(\top_reg[4]_0 ),
        .I2(\bottom_reg[0]_0 ),
        .O(prev_op_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_op_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(prev_op_i_1__2_n_0),
        .Q(prev_op),
        .R(reset));
  LUT4 #(
    .INIT(16'h8F88)) 
    \read_data_out[27]_i_8 
       (.I0(prev_op_reg_0),
        .I1(\read_data_out[27]_i_5 ),
        .I2(\read_data_out[27]_i_5_0 ),
        .I3(\read_data_out[27]_i_5_1 ),
        .O(irq_array));
  LUT5 #(
    .INIT(32'hA8E8A8A8)) 
    recv_buffer_push_i_1__0
       (.I0(\top_reg[4]_0 ),
        .I1(rx_state__0[1]),
        .I2(rx_state__0[0]),
        .I3(recv_buffer_push_reg_0),
        .I4(\bottom_reg[1]_0 ),
        .O(recv_buffer_push_reg));
  LUT6 #(
    .INIT(64'hFFFF6FF6FFFFFFFF)) 
    recv_buffer_push_i_2
       (.I0(bottom_reg[1]),
        .I1(\top_reg_n_0_[1] ),
        .I2(bottom_reg[2]),
        .I3(\top_reg_n_0_[2] ),
        .I4(recv_buffer_push_i_3_n_0),
        .I5(prev_op),
        .O(\bottom_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    recv_buffer_push_i_3
       (.I0(\top_reg_n_0_[3] ),
        .I1(bottom_reg[3]),
        .I2(\top_reg_n_0_[4] ),
        .I3(bottom_reg[4]),
        .I4(bottom_reg[0]),
        .I5(\top_reg_n_0_[0] ),
        .O(recv_buffer_push_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \top[0]_i_1__2 
       (.I0(\top_reg_n_0_[0] ),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \top[1]_i_1__2 
       (.I0(\top_reg_n_0_[0] ),
        .I1(\top_reg_n_0_[1] ),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \top[2]_i_1__2 
       (.I0(\top_reg_n_0_[2] ),
        .I1(\top_reg_n_0_[1] ),
        .I2(\top_reg_n_0_[0] ),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \top[3]_i_1__2 
       (.I0(\top_reg_n_0_[3] ),
        .I1(\top_reg_n_0_[0] ),
        .I2(\top_reg_n_0_[1] ),
        .I3(\top_reg_n_0_[2] ),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \top[4]_i_1__2 
       (.I0(\top_reg_n_0_[4] ),
        .I1(\top_reg_n_0_[2] ),
        .I2(\top_reg_n_0_[1] ),
        .I3(\top_reg_n_0_[0] ),
        .I4(\top_reg_n_0_[3] ),
        .O(p_0_in__6[4]));
  FDRE \top_reg[0] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__6[0]),
        .Q(\top_reg_n_0_[0] ),
        .R(reset));
  FDRE \top_reg[1] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__6[1]),
        .Q(\top_reg_n_0_[1] ),
        .R(reset));
  FDRE \top_reg[2] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__6[2]),
        .Q(\top_reg_n_0_[2] ),
        .R(reset));
  FDRE \top_reg[3] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__6[3]),
        .Q(\top_reg_n_0_[3] ),
        .R(reset));
  FDRE \top_reg[4] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__6[4]),
        .Q(\top_reg_n_0_[4] ),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F00200)) 
    \wb_dat_out[0]_i_1 
       (.I0(Q[0]),
        .I1(\wb_dat_out_reg[2] ),
        .I2(\wb_dat_out_reg[2]_0 ),
        .I3(\wb_dat_out_reg[2]_1 ),
        .I4(\data_out_reg_n_0_[0] ),
        .I5(\wb_dat_out_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \wb_dat_out[0]_i_3__0 
       (.I0(prev_op),
        .I1(bottom_reg[1]),
        .I2(\top_reg_n_0_[1] ),
        .I3(bottom_reg[2]),
        .I4(\top_reg_n_0_[2] ),
        .I5(recv_buffer_push_i_3_n_0),
        .O(prev_op_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F00200)) 
    \wb_dat_out[1]_i_1 
       (.I0(Q[1]),
        .I1(\wb_dat_out_reg[2] ),
        .I2(\wb_dat_out_reg[2]_0 ),
        .I3(\wb_dat_out_reg[2]_1 ),
        .I4(\data_out_reg_n_0_[1] ),
        .I5(\wb_dat_out_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAA00AAFCAA00AACC)) 
    \wb_dat_out[2]_i_1__0 
       (.I0(\data_out_reg_n_0_[2] ),
        .I1(\wb_dat_out_reg[2]_2 ),
        .I2(\wb_dat_out_reg[2]_1 ),
        .I3(\wb_dat_out_reg[2]_0 ),
        .I4(\wb_dat_out_reg[2] ),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "pp_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo_2
   (\tx_current_bit_reg[1] ,
    \tx_current_bit_reg[1]_0 ,
    \tx_current_bit_reg[1]_1 ,
    D,
    prev_op_reg_0,
    \FSM_onehot_tx_state_reg[1] ,
    txd_reg,
    \FSM_onehot_tx_state_reg[1]_0 ,
    \FSM_onehot_tx_state_reg[0] ,
    \FSM_onehot_tx_state_reg[2] ,
    reset,
    \bottom_reg[4]_0 ,
    system_clk,
    E,
    \tx_current_bit_reg[0] ,
    \tx_current_bit_reg[0]_0 ,
    \tx_current_bit_reg[0]_1 ,
    txd_reg_0,
    \FSM_onehot_tx_state_reg[2]_0 ,
    \wb_dat_out_reg[3] ,
    \wb_dat_out_reg[3]_0 ,
    data_out,
    \wb_dat_out_reg[3]_1 ,
    \data_out_reg[0]_0 ,
    \FSM_onehot_tx_state_reg[2]_1 ,
    \FSM_onehot_tx_state_reg[0]_0 ,
    \FSM_onehot_tx_state_reg[0]_1 ,
    \FSM_onehot_tx_state_reg[1]_1 ,
    txd_reg_1,
    txd_reg_2,
    uart1_txd,
    send_buffer_input);
  output \tx_current_bit_reg[1] ;
  output \tx_current_bit_reg[1]_0 ;
  output \tx_current_bit_reg[1]_1 ;
  output [0:0]D;
  output prev_op_reg_0;
  output \FSM_onehot_tx_state_reg[1] ;
  output txd_reg;
  output \FSM_onehot_tx_state_reg[1]_0 ;
  output \FSM_onehot_tx_state_reg[0] ;
  output \FSM_onehot_tx_state_reg[2] ;
  input reset;
  input \bottom_reg[4]_0 ;
  input system_clk;
  input [0:0]E;
  input \tx_current_bit_reg[0] ;
  input \tx_current_bit_reg[0]_0 ;
  input \tx_current_bit_reg[0]_1 ;
  input txd_reg_0;
  input \FSM_onehot_tx_state_reg[2]_0 ;
  input \wb_dat_out_reg[3] ;
  input \wb_dat_out_reg[3]_0 ;
  input [0:0]data_out;
  input \wb_dat_out_reg[3]_1 ;
  input \data_out_reg[0]_0 ;
  input \FSM_onehot_tx_state_reg[2]_1 ;
  input \FSM_onehot_tx_state_reg[0]_0 ;
  input \FSM_onehot_tx_state_reg[0]_1 ;
  input \FSM_onehot_tx_state_reg[1]_1 ;
  input txd_reg_1;
  input txd_reg_2;
  input uart1_txd;
  input [7:0]send_buffer_input;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_tx_state[2]_i_2_n_0 ;
  wire \FSM_onehot_tx_state_reg[0] ;
  wire \FSM_onehot_tx_state_reg[0]_0 ;
  wire \FSM_onehot_tx_state_reg[0]_1 ;
  wire \FSM_onehot_tx_state_reg[1] ;
  wire \FSM_onehot_tx_state_reg[1]_0 ;
  wire \FSM_onehot_tx_state_reg[1]_1 ;
  wire \FSM_onehot_tx_state_reg[2] ;
  wire \FSM_onehot_tx_state_reg[2]_0 ;
  wire \FSM_onehot_tx_state_reg[2]_1 ;
  wire \bottom[0]_i_1__1_n_0 ;
  wire \bottom[1]_i_1__1_n_0 ;
  wire \bottom[2]_i_1__1_n_0 ;
  wire \bottom[3]_i_1__1_n_0 ;
  wire \bottom[4]_i_1__1_n_0 ;
  wire [4:0]bottom_reg;
  wire \bottom_reg[4]_0 ;
  wire [0:0]data_out;
  wire [7:0]data_out0__0;
  wire \data_out[7]_i_1__0_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg_n_0_[0] ;
  wire \data_out_reg_n_0_[1] ;
  wire \data_out_reg_n_0_[2] ;
  wire \data_out_reg_n_0_[3] ;
  wire \data_out_reg_n_0_[4] ;
  wire \data_out_reg_n_0_[5] ;
  wire \data_out_reg_n_0_[6] ;
  wire \data_out_reg_n_0_[7] ;
  wire p_0_in__0;
  wire [4:0]p_0_in__5;
  wire prev_op;
  wire prev_op_i_1__1_n_0;
  wire prev_op_reg_0;
  wire reset;
  wire [7:0]send_buffer_input;
  wire system_clk;
  wire \top_reg_n_0_[0] ;
  wire \top_reg_n_0_[1] ;
  wire \top_reg_n_0_[2] ;
  wire \top_reg_n_0_[3] ;
  wire \top_reg_n_0_[4] ;
  wire \tx_current_bit[2]_i_2_n_0 ;
  wire \tx_current_bit_reg[0] ;
  wire \tx_current_bit_reg[0]_0 ;
  wire \tx_current_bit_reg[0]_1 ;
  wire \tx_current_bit_reg[1] ;
  wire \tx_current_bit_reg[1]_0 ;
  wire \tx_current_bit_reg[1]_1 ;
  wire txd_i_2_n_0;
  wire txd_i_7__0_n_0;
  wire txd_i_8__0_n_0;
  wire txd_i_9_n_0;
  wire txd_reg;
  wire txd_reg_0;
  wire txd_reg_1;
  wire txd_reg_2;
  wire uart1_txd;
  wire \wb_dat_out[3]_i_3__0_n_0 ;
  wire \wb_dat_out_reg[3] ;
  wire \wb_dat_out_reg[3]_0 ;
  wire \wb_dat_out_reg[3]_1 ;
  wire [1:0]NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_tx_state[0]_i_1__0 
       (.I0(\FSM_onehot_tx_state_reg[2]_1 ),
        .I1(\FSM_onehot_tx_state[2]_i_2_n_0 ),
        .I2(\FSM_onehot_tx_state_reg[1]_1 ),
        .O(\FSM_onehot_tx_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_tx_state[1]_i_1__0 
       (.I0(\FSM_onehot_tx_state_reg[1]_1 ),
        .I1(\FSM_onehot_tx_state[2]_i_2_n_0 ),
        .I2(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\FSM_onehot_tx_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_tx_state[2]_i_1__0 
       (.I0(\FSM_onehot_tx_state_reg[2]_0 ),
        .I1(\FSM_onehot_tx_state[2]_i_2_n_0 ),
        .I2(\FSM_onehot_tx_state_reg[2]_1 ),
        .O(\FSM_onehot_tx_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEFEECCCCEEEECCCC)) 
    \FSM_onehot_tx_state[2]_i_2 
       (.I0(\FSM_onehot_tx_state_reg[2]_1 ),
        .I1(\tx_current_bit[2]_i_2_n_0 ),
        .I2(\bottom_reg[4]_0 ),
        .I3(\FSM_onehot_tx_state_reg[2]_0 ),
        .I4(\FSM_onehot_tx_state_reg[0]_0 ),
        .I5(\FSM_onehot_tx_state_reg[0]_1 ),
        .O(\FSM_onehot_tx_state[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bottom[0]_i_1__1 
       (.I0(bottom_reg[0]),
        .O(\bottom[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bottom[1]_i_1__1 
       (.I0(bottom_reg[0]),
        .I1(bottom_reg[1]),
        .O(\bottom[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bottom[2]_i_1__1 
       (.I0(bottom_reg[2]),
        .I1(bottom_reg[1]),
        .I2(bottom_reg[0]),
        .O(\bottom[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bottom[3]_i_1__1 
       (.I0(bottom_reg[3]),
        .I1(bottom_reg[0]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[2]),
        .O(\bottom[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bottom[4]_i_1__1 
       (.I0(bottom_reg[4]),
        .I1(bottom_reg[2]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[0]),
        .I4(bottom_reg[3]),
        .O(\bottom[4]_i_1__1_n_0 ));
  FDRE \bottom_reg[0] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[0]_i_1__1_n_0 ),
        .Q(bottom_reg[0]),
        .R(reset));
  FDRE \bottom_reg[1] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[1]_i_1__1_n_0 ),
        .Q(bottom_reg[1]),
        .R(reset));
  FDRE \bottom_reg[2] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[2]_i_1__1_n_0 ),
        .Q(bottom_reg[2]),
        .R(reset));
  FDRE \bottom_reg[3] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[3]_i_1__1_n_0 ),
        .Q(bottom_reg[3]),
        .R(reset));
  FDRE \bottom_reg[4] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[4]_i_1__1_n_0 ),
        .Q(bottom_reg[4]),
        .R(reset));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[7]_i_1__0 
       (.I0(\bottom_reg[4]_0 ),
        .I1(\data_out_reg[0]_0 ),
        .O(\data_out[7]_i_1__0_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[0]),
        .Q(\data_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[1]),
        .Q(\data_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[2]),
        .Q(\data_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[3]),
        .Q(\data_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[4]),
        .Q(\data_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[5]),
        .Q(\data_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[6]),
        .Q(\data_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__0_n_0 ),
        .D(data_out0__0[7]),
        .Q(\data_out_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_0_5
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD({\top_reg_n_0_[4] ,\top_reg_n_0_[3] ,\top_reg_n_0_[2] ,\top_reg_n_0_[1] ,\top_reg_n_0_[0] }),
        .DIA(send_buffer_input[1:0]),
        .DIB(send_buffer_input[3:2]),
        .DIC(send_buffer_input[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_out0__0[1:0]),
        .DOB(data_out0__0[3:2]),
        .DOC(data_out0__0[5:4]),
        .DOD(NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    memory_reg_0_31_0_5_i_1__1
       (.I0(E),
        .I1(\data_out_reg[0]_0 ),
        .O(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_6_7
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD({\top_reg_n_0_[4] ,\top_reg_n_0_[3] ,\top_reg_n_0_[2] ,\top_reg_n_0_[1] ,\top_reg_n_0_[0] }),
        .DIA(send_buffer_input[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_out0__0[7:6]),
        .DOB(NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'h0E)) 
    prev_op_i_1__1
       (.I0(prev_op),
        .I1(E),
        .I2(\bottom_reg[4]_0 ),
        .O(prev_op_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_op_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(prev_op_i_1__1_n_0),
        .Q(prev_op),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    send_buffer_pop_i_1__0
       (.I0(\FSM_onehot_tx_state_reg[2]_0 ),
        .I1(\bottom_reg[4]_0 ),
        .I2(\tx_current_bit[2]_i_2_n_0 ),
        .O(\FSM_onehot_tx_state_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \top[0]_i_1__1 
       (.I0(\top_reg_n_0_[0] ),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \top[1]_i_1__1 
       (.I0(\top_reg_n_0_[0] ),
        .I1(\top_reg_n_0_[1] ),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \top[2]_i_1__1 
       (.I0(\top_reg_n_0_[2] ),
        .I1(\top_reg_n_0_[1] ),
        .I2(\top_reg_n_0_[0] ),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \top[3]_i_1__1 
       (.I0(\top_reg_n_0_[3] ),
        .I1(\top_reg_n_0_[0] ),
        .I2(\top_reg_n_0_[1] ),
        .I3(\top_reg_n_0_[2] ),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \top[4]_i_1__1 
       (.I0(\top_reg_n_0_[4] ),
        .I1(\top_reg_n_0_[2] ),
        .I2(\top_reg_n_0_[1] ),
        .I3(\top_reg_n_0_[0] ),
        .I4(\top_reg_n_0_[3] ),
        .O(p_0_in__5[4]));
  FDRE \top_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__5[0]),
        .Q(\top_reg_n_0_[0] ),
        .R(reset));
  FDRE \top_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__5[1]),
        .Q(\top_reg_n_0_[1] ),
        .R(reset));
  FDRE \top_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__5[2]),
        .Q(\top_reg_n_0_[2] ),
        .R(reset));
  FDRE \top_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__5[3]),
        .Q(\top_reg_n_0_[3] ),
        .R(reset));
  FDRE \top_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__5[4]),
        .Q(\top_reg_n_0_[4] ),
        .R(reset));
  LUT6 #(
    .INIT(64'h3333B3CC000080CC)) 
    \tx_current_bit[0]_i_1 
       (.I0(\tx_current_bit_reg[0] ),
        .I1(\tx_current_bit_reg[0]_0 ),
        .I2(\tx_current_bit_reg[0]_1 ),
        .I3(txd_reg_0),
        .I4(\tx_current_bit[2]_i_2_n_0 ),
        .I5(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\tx_current_bit_reg[1] ));
  LUT6 #(
    .INIT(64'h6666E6AA000080AA)) 
    \tx_current_bit[1]_i_1 
       (.I0(\tx_current_bit_reg[0] ),
        .I1(\tx_current_bit_reg[0]_0 ),
        .I2(\tx_current_bit_reg[0]_1 ),
        .I3(txd_reg_0),
        .I4(\tx_current_bit[2]_i_2_n_0 ),
        .I5(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\tx_current_bit_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7878F8F0000080F0)) 
    \tx_current_bit[2]_i_1 
       (.I0(\tx_current_bit_reg[0] ),
        .I1(\tx_current_bit_reg[0]_0 ),
        .I2(\tx_current_bit_reg[0]_1 ),
        .I3(txd_reg_0),
        .I4(\tx_current_bit[2]_i_2_n_0 ),
        .I5(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\tx_current_bit_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tx_current_bit[2]_i_2 
       (.I0(prev_op_reg_0),
        .I1(\FSM_onehot_tx_state_reg[1]_1 ),
        .I2(\FSM_onehot_tx_state_reg[0]_0 ),
        .O(\tx_current_bit[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFAFBFFFBFAFBF0)) 
    txd_i_1__0
       (.I0(txd_i_2_n_0),
        .I1(prev_op_reg_0),
        .I2(txd_reg_1),
        .I3(txd_reg_2),
        .I4(txd_reg_0),
        .I5(uart1_txd),
        .O(txd_reg));
  LUT4 #(
    .INIT(16'hA0C0)) 
    txd_i_2
       (.I0(txd_i_7__0_n_0),
        .I1(txd_i_8__0_n_0),
        .I2(\FSM_onehot_tx_state_reg[2]_0 ),
        .I3(\tx_current_bit_reg[0]_1 ),
        .O(txd_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    txd_i_3
       (.I0(prev_op),
        .I1(bottom_reg[1]),
        .I2(\top_reg_n_0_[1] ),
        .I3(bottom_reg[2]),
        .I4(\top_reg_n_0_[2] ),
        .I5(txd_i_9_n_0),
        .O(prev_op_reg_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    txd_i_7__0
       (.I0(\data_out_reg_n_0_[5] ),
        .I1(\data_out_reg_n_0_[7] ),
        .I2(\tx_current_bit_reg[0] ),
        .I3(\data_out_reg_n_0_[4] ),
        .I4(\tx_current_bit_reg[0]_0 ),
        .I5(\data_out_reg_n_0_[6] ),
        .O(txd_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    txd_i_8__0
       (.I0(\data_out_reg_n_0_[1] ),
        .I1(\data_out_reg_n_0_[3] ),
        .I2(\tx_current_bit_reg[0] ),
        .I3(\data_out_reg_n_0_[0] ),
        .I4(\tx_current_bit_reg[0]_0 ),
        .I5(\data_out_reg_n_0_[2] ),
        .O(txd_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    txd_i_9
       (.I0(\top_reg_n_0_[3] ),
        .I1(bottom_reg[3]),
        .I2(\top_reg_n_0_[4] ),
        .I3(bottom_reg[4]),
        .I4(bottom_reg[0]),
        .I5(\top_reg_n_0_[0] ),
        .O(txd_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAAABAAABAAA)) 
    \wb_dat_out[3]_i_1__0 
       (.I0(\wb_dat_out_reg[3] ),
        .I1(\wb_dat_out[3]_i_3__0_n_0 ),
        .I2(prev_op),
        .I3(\wb_dat_out_reg[3]_0 ),
        .I4(data_out),
        .I5(\wb_dat_out_reg[3]_1 ),
        .O(D));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \wb_dat_out[3]_i_3__0 
       (.I0(txd_i_9_n_0),
        .I1(\top_reg_n_0_[2] ),
        .I2(bottom_reg[2]),
        .I3(\top_reg_n_0_[1] ),
        .I4(bottom_reg[1]),
        .O(\wb_dat_out[3]_i_3__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "pp_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo_3
   (\mie_reg[26] ,
    irq_array,
    D,
    prev_op_reg_0,
    \bottom_reg[1]_0 ,
    \FSM_sequential_rx_state_reg[0] ,
    data_out,
    reset,
    \bottom_reg[0]_0 ,
    system_clk,
    \top_reg[4]_0 ,
    \exception_context_out[cause][0]_i_5 ,
    Q,
    \wb_dat_out_reg[2] ,
    \wb_dat_out_reg[2]_0 ,
    \wb_dat_out_reg[2]_1 ,
    \wb_dat_out_reg[0] ,
    \wb_dat_out_reg[1] ,
    \wb_dat_out_reg[2]_2 ,
    \data_out_reg[0]_0 ,
    \read_data_out[26]_i_9 ,
    \read_data_out[26]_i_9_0 ,
    \read_data_out[26]_i_9_1 ,
    recv_buffer_push,
    rx_state__0,
    rx_byte);
  output \mie_reg[26] ;
  output [0:0]irq_array;
  output [2:0]D;
  output prev_op_reg_0;
  output \bottom_reg[1]_0 ;
  output \FSM_sequential_rx_state_reg[0] ;
  output [4:0]data_out;
  input reset;
  input \bottom_reg[0]_0 ;
  input system_clk;
  input \top_reg[4]_0 ;
  input [0:0]\exception_context_out[cause][0]_i_5 ;
  input [2:0]Q;
  input \wb_dat_out_reg[2] ;
  input \wb_dat_out_reg[2]_0 ;
  input \wb_dat_out_reg[2]_1 ;
  input \wb_dat_out_reg[0] ;
  input \wb_dat_out_reg[1] ;
  input \wb_dat_out_reg[2]_2 ;
  input \data_out_reg[0]_0 ;
  input \read_data_out[26]_i_9 ;
  input \read_data_out[26]_i_9_0 ;
  input \read_data_out[26]_i_9_1 ;
  input recv_buffer_push;
  input [1:0]rx_state__0;
  input [7:0]rx_byte;

  wire [2:0]D;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire [2:0]Q;
  wire \bottom[0]_i_1__0_n_0 ;
  wire \bottom[1]_i_1__0_n_0 ;
  wire \bottom[2]_i_1__0_n_0 ;
  wire \bottom[3]_i_1__0_n_0 ;
  wire \bottom[4]_i_1__0_n_0 ;
  wire [4:0]bottom_reg;
  wire \bottom_reg[0]_0 ;
  wire \bottom_reg[1]_0 ;
  wire [4:0]data_out;
  wire [7:0]data_out0__1;
  wire \data_out[7]_i_1__1_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg_n_0_[0] ;
  wire \data_out_reg_n_0_[1] ;
  wire \data_out_reg_n_0_[2] ;
  wire [0:0]\exception_context_out[cause][0]_i_5 ;
  wire [0:0]irq_array;
  wire \mie_reg[26] ;
  wire p_0_in__1;
  wire [4:0]p_0_in__4;
  wire prev_op;
  wire prev_op_i_1__0_n_0;
  wire prev_op_reg_0;
  wire \read_data_out[26]_i_9 ;
  wire \read_data_out[26]_i_9_0 ;
  wire \read_data_out[26]_i_9_1 ;
  wire recv_buffer_push;
  wire recv_buffer_push_i_3__0_n_0;
  wire reset;
  wire [7:0]rx_byte;
  wire [1:0]rx_state__0;
  wire system_clk;
  wire \top_reg[4]_0 ;
  wire \top_reg_n_0_[0] ;
  wire \top_reg_n_0_[1] ;
  wire \top_reg_n_0_[2] ;
  wire \top_reg_n_0_[3] ;
  wire \top_reg_n_0_[4] ;
  wire \wb_dat_out_reg[0] ;
  wire \wb_dat_out_reg[1] ;
  wire \wb_dat_out_reg[2] ;
  wire \wb_dat_out_reg[2]_0 ;
  wire \wb_dat_out_reg[2]_1 ;
  wire \wb_dat_out_reg[2]_2 ;
  wire [1:0]NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bottom[0]_i_1__0 
       (.I0(bottom_reg[0]),
        .O(\bottom[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bottom[1]_i_1__0 
       (.I0(bottom_reg[0]),
        .I1(bottom_reg[1]),
        .O(\bottom[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bottom[2]_i_1__0 
       (.I0(bottom_reg[2]),
        .I1(bottom_reg[1]),
        .I2(bottom_reg[0]),
        .O(\bottom[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bottom[3]_i_1__0 
       (.I0(bottom_reg[3]),
        .I1(bottom_reg[0]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[2]),
        .O(\bottom[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bottom[4]_i_1__0 
       (.I0(bottom_reg[4]),
        .I1(bottom_reg[2]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[0]),
        .I4(bottom_reg[3]),
        .O(\bottom[4]_i_1__0_n_0 ));
  FDRE \bottom_reg[0] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[0]_i_1__0_n_0 ),
        .Q(bottom_reg[0]),
        .R(reset));
  FDRE \bottom_reg[1] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[1]_i_1__0_n_0 ),
        .Q(bottom_reg[1]),
        .R(reset));
  FDRE \bottom_reg[2] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[2]_i_1__0_n_0 ),
        .Q(bottom_reg[2]),
        .R(reset));
  FDRE \bottom_reg[3] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[3]_i_1__0_n_0 ),
        .Q(bottom_reg[3]),
        .R(reset));
  FDRE \bottom_reg[4] 
       (.C(system_clk),
        .CE(\bottom_reg[0]_0 ),
        .D(\bottom[4]_i_1__0_n_0 ),
        .Q(bottom_reg[4]),
        .R(reset));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[7]_i_1__1 
       (.I0(\bottom_reg[0]_0 ),
        .I1(\data_out_reg[0]_0 ),
        .O(\data_out[7]_i_1__1_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[0]),
        .Q(\data_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[1]),
        .Q(\data_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[2]),
        .Q(\data_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[3]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[4]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[5]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[6]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__1_n_0 ),
        .D(data_out0__1[7]),
        .Q(data_out[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \exception_context_out[cause][4]_i_9 
       (.I0(irq_array),
        .I1(\exception_context_out[cause][0]_i_5 ),
        .O(\mie_reg[26] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_0_5
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD({\top_reg_n_0_[4] ,\top_reg_n_0_[3] ,\top_reg_n_0_[2] ,\top_reg_n_0_[1] ,\top_reg_n_0_[0] }),
        .DIA(rx_byte[1:0]),
        .DIB(rx_byte[3:2]),
        .DIC(rx_byte[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_out0__1[1:0]),
        .DOB(data_out0__1[3:2]),
        .DOC(data_out0__1[5:4]),
        .DOD(NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'h8)) 
    memory_reg_0_31_0_5_i_1__0
       (.I0(\top_reg[4]_0 ),
        .I1(\data_out_reg[0]_0 ),
        .O(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_6_7
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD({\top_reg_n_0_[4] ,\top_reg_n_0_[3] ,\top_reg_n_0_[2] ,\top_reg_n_0_[1] ,\top_reg_n_0_[0] }),
        .DIA(rx_byte[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_out0__1[7:6]),
        .DOB(NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'h0E)) 
    prev_op_i_1__0
       (.I0(prev_op),
        .I1(\top_reg[4]_0 ),
        .I2(\bottom_reg[0]_0 ),
        .O(prev_op_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_op_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(prev_op_i_1__0_n_0),
        .Q(prev_op),
        .R(reset));
  LUT4 #(
    .INIT(16'h8F88)) 
    \read_data_out[26]_i_10 
       (.I0(prev_op_reg_0),
        .I1(\read_data_out[26]_i_9 ),
        .I2(\read_data_out[26]_i_9_0 ),
        .I3(\read_data_out[26]_i_9_1 ),
        .O(irq_array));
  LUT5 #(
    .INIT(32'hFF80FC80)) 
    recv_buffer_push_i_1
       (.I0(\bottom_reg[1]_0 ),
        .I1(recv_buffer_push),
        .I2(rx_state__0[0]),
        .I3(\top_reg[4]_0 ),
        .I4(rx_state__0[1]),
        .O(\FSM_sequential_rx_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF6FF6FFFFFFFF)) 
    recv_buffer_push_i_2__0
       (.I0(bottom_reg[1]),
        .I1(\top_reg_n_0_[1] ),
        .I2(bottom_reg[2]),
        .I3(\top_reg_n_0_[2] ),
        .I4(recv_buffer_push_i_3__0_n_0),
        .I5(prev_op),
        .O(\bottom_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    recv_buffer_push_i_3__0
       (.I0(\top_reg_n_0_[3] ),
        .I1(bottom_reg[3]),
        .I2(\top_reg_n_0_[4] ),
        .I3(bottom_reg[4]),
        .I4(bottom_reg[0]),
        .I5(\top_reg_n_0_[0] ),
        .O(recv_buffer_push_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \top[0]_i_1__0 
       (.I0(\top_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \top[1]_i_1__0 
       (.I0(\top_reg_n_0_[0] ),
        .I1(\top_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \top[2]_i_1__0 
       (.I0(\top_reg_n_0_[2] ),
        .I1(\top_reg_n_0_[1] ),
        .I2(\top_reg_n_0_[0] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \top[3]_i_1__0 
       (.I0(\top_reg_n_0_[3] ),
        .I1(\top_reg_n_0_[0] ),
        .I2(\top_reg_n_0_[1] ),
        .I3(\top_reg_n_0_[2] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \top[4]_i_1__0 
       (.I0(\top_reg_n_0_[4] ),
        .I1(\top_reg_n_0_[2] ),
        .I2(\top_reg_n_0_[1] ),
        .I3(\top_reg_n_0_[0] ),
        .I4(\top_reg_n_0_[3] ),
        .O(p_0_in__4[4]));
  FDRE \top_reg[0] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__4[0]),
        .Q(\top_reg_n_0_[0] ),
        .R(reset));
  FDRE \top_reg[1] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__4[1]),
        .Q(\top_reg_n_0_[1] ),
        .R(reset));
  FDRE \top_reg[2] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__4[2]),
        .Q(\top_reg_n_0_[2] ),
        .R(reset));
  FDRE \top_reg[3] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__4[3]),
        .Q(\top_reg_n_0_[3] ),
        .R(reset));
  FDRE \top_reg[4] 
       (.C(system_clk),
        .CE(\top_reg[4]_0 ),
        .D(p_0_in__4[4]),
        .Q(\top_reg_n_0_[4] ),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F00200)) 
    \wb_dat_out[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\wb_dat_out_reg[2] ),
        .I2(\wb_dat_out_reg[2]_0 ),
        .I3(\wb_dat_out_reg[2]_1 ),
        .I4(\data_out_reg_n_0_[0] ),
        .I5(\wb_dat_out_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \wb_dat_out[0]_i_3__1 
       (.I0(prev_op),
        .I1(bottom_reg[1]),
        .I2(\top_reg_n_0_[1] ),
        .I3(bottom_reg[2]),
        .I4(\top_reg_n_0_[2] ),
        .I5(recv_buffer_push_i_3__0_n_0),
        .O(prev_op_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F00200)) 
    \wb_dat_out[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\wb_dat_out_reg[2] ),
        .I2(\wb_dat_out_reg[2]_0 ),
        .I3(\wb_dat_out_reg[2]_1 ),
        .I4(\data_out_reg_n_0_[1] ),
        .I5(\wb_dat_out_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAA00AAFCAA00AACC)) 
    \wb_dat_out[2]_i_1__1 
       (.I0(\data_out_reg_n_0_[2] ),
        .I1(\wb_dat_out_reg[2]_2 ),
        .I2(\wb_dat_out_reg[2]_1 ),
        .I3(\wb_dat_out_reg[2]_0 ),
        .I4(\wb_dat_out_reg[2] ),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "pp_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo_4
   (\tx_current_bit_reg[1] ,
    \tx_current_bit_reg[1]_0 ,
    \tx_current_bit_reg[1]_1 ,
    D,
    prev_op_reg_0,
    \FSM_onehot_tx_state_reg[1] ,
    txd_reg,
    \FSM_onehot_tx_state_reg[1]_0 ,
    \FSM_onehot_tx_state_reg[0] ,
    \FSM_onehot_tx_state_reg[2] ,
    reset,
    \bottom_reg[4]_0 ,
    system_clk,
    E,
    tx_current_bit,
    txd_reg_0,
    \FSM_onehot_tx_state_reg[2]_0 ,
    \wb_dat_out_reg[3] ,
    \wb_dat_out_reg[3]_0 ,
    \wb_dat_out_reg[3]_1 ,
    \wb_dat_out_reg[3]_2 ,
    \data_out_reg[0]_0 ,
    \FSM_onehot_tx_state_reg[2]_1 ,
    uart_tx_clk,
    \FSM_onehot_tx_state_reg[0]_0 ,
    \FSM_onehot_tx_state_reg[1]_1 ,
    txd_reg_1,
    txd_reg_2,
    uart0_txd,
    send_buffer_input);
  output \tx_current_bit_reg[1] ;
  output \tx_current_bit_reg[1]_0 ;
  output \tx_current_bit_reg[1]_1 ;
  output [0:0]D;
  output prev_op_reg_0;
  output \FSM_onehot_tx_state_reg[1] ;
  output txd_reg;
  output \FSM_onehot_tx_state_reg[1]_0 ;
  output \FSM_onehot_tx_state_reg[0] ;
  output \FSM_onehot_tx_state_reg[2] ;
  input reset;
  input \bottom_reg[4]_0 ;
  input system_clk;
  input [0:0]E;
  input [2:0]tx_current_bit;
  input txd_reg_0;
  input \FSM_onehot_tx_state_reg[2]_0 ;
  input \wb_dat_out_reg[3] ;
  input \wb_dat_out_reg[3]_0 ;
  input [0:0]\wb_dat_out_reg[3]_1 ;
  input \wb_dat_out_reg[3]_2 ;
  input \data_out_reg[0]_0 ;
  input \FSM_onehot_tx_state_reg[2]_1 ;
  input uart_tx_clk;
  input \FSM_onehot_tx_state_reg[0]_0 ;
  input \FSM_onehot_tx_state_reg[1]_1 ;
  input txd_reg_1;
  input txd_reg_2;
  input uart0_txd;
  input [7:0]send_buffer_input;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_tx_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_tx_state_reg[0] ;
  wire \FSM_onehot_tx_state_reg[0]_0 ;
  wire \FSM_onehot_tx_state_reg[1] ;
  wire \FSM_onehot_tx_state_reg[1]_0 ;
  wire \FSM_onehot_tx_state_reg[1]_1 ;
  wire \FSM_onehot_tx_state_reg[2] ;
  wire \FSM_onehot_tx_state_reg[2]_0 ;
  wire \FSM_onehot_tx_state_reg[2]_1 ;
  wire \bottom[0]_i_1_n_0 ;
  wire \bottom[1]_i_1_n_0 ;
  wire \bottom[2]_i_1_n_0 ;
  wire \bottom[3]_i_1_n_0 ;
  wire \bottom[4]_i_1_n_0 ;
  wire [4:0]bottom_reg;
  wire \bottom_reg[4]_0 ;
  wire [7:0]data_out;
  wire [7:0]data_out0;
  wire \data_out[7]_i_1__2_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire p_0_in;
  wire [4:0]p_0_in__3;
  wire prev_op;
  wire prev_op_i_1_n_0;
  wire prev_op_reg_0;
  wire reset;
  wire [7:0]send_buffer_input;
  wire system_clk;
  wire [4:0]top_reg;
  wire [2:0]tx_current_bit;
  wire \tx_current_bit[2]_i_2__0_n_0 ;
  wire \tx_current_bit_reg[1] ;
  wire \tx_current_bit_reg[1]_0 ;
  wire \tx_current_bit_reg[1]_1 ;
  wire txd_i_10_n_0;
  wire txd_i_3__0_n_0;
  wire txd_i_8_n_0;
  wire txd_i_9__0_n_0;
  wire txd_reg;
  wire txd_reg_0;
  wire txd_reg_1;
  wire txd_reg_2;
  wire uart0_txd;
  wire uart_tx_clk;
  wire \wb_dat_out[3]_i_3__1_n_0 ;
  wire \wb_dat_out_reg[3] ;
  wire \wb_dat_out_reg[3]_0 ;
  wire [0:0]\wb_dat_out_reg[3]_1 ;
  wire \wb_dat_out_reg[3]_2 ;
  wire [1:0]NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_tx_state[0]_i_1 
       (.I0(\FSM_onehot_tx_state_reg[2]_1 ),
        .I1(\FSM_onehot_tx_state[2]_i_2__0_n_0 ),
        .I2(\FSM_onehot_tx_state_reg[1]_1 ),
        .O(\FSM_onehot_tx_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_tx_state[1]_i_1 
       (.I0(\FSM_onehot_tx_state_reg[1]_1 ),
        .I1(\FSM_onehot_tx_state[2]_i_2__0_n_0 ),
        .I2(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\FSM_onehot_tx_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_tx_state[2]_i_1 
       (.I0(\FSM_onehot_tx_state_reg[2]_0 ),
        .I1(\FSM_onehot_tx_state[2]_i_2__0_n_0 ),
        .I2(\FSM_onehot_tx_state_reg[2]_1 ),
        .O(\FSM_onehot_tx_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEFEECCCCEEEECCCC)) 
    \FSM_onehot_tx_state[2]_i_2__0 
       (.I0(\FSM_onehot_tx_state_reg[2]_1 ),
        .I1(\tx_current_bit[2]_i_2__0_n_0 ),
        .I2(\bottom_reg[4]_0 ),
        .I3(\FSM_onehot_tx_state_reg[2]_0 ),
        .I4(uart_tx_clk),
        .I5(\FSM_onehot_tx_state_reg[0]_0 ),
        .O(\FSM_onehot_tx_state[2]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bottom[0]_i_1 
       (.I0(bottom_reg[0]),
        .O(\bottom[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bottom[1]_i_1 
       (.I0(bottom_reg[0]),
        .I1(bottom_reg[1]),
        .O(\bottom[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bottom[2]_i_1 
       (.I0(bottom_reg[2]),
        .I1(bottom_reg[1]),
        .I2(bottom_reg[0]),
        .O(\bottom[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bottom[3]_i_1 
       (.I0(bottom_reg[3]),
        .I1(bottom_reg[0]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[2]),
        .O(\bottom[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bottom[4]_i_1 
       (.I0(bottom_reg[4]),
        .I1(bottom_reg[2]),
        .I2(bottom_reg[1]),
        .I3(bottom_reg[0]),
        .I4(bottom_reg[3]),
        .O(\bottom[4]_i_1_n_0 ));
  FDRE \bottom_reg[0] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[0]_i_1_n_0 ),
        .Q(bottom_reg[0]),
        .R(reset));
  FDRE \bottom_reg[1] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[1]_i_1_n_0 ),
        .Q(bottom_reg[1]),
        .R(reset));
  FDRE \bottom_reg[2] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[2]_i_1_n_0 ),
        .Q(bottom_reg[2]),
        .R(reset));
  FDRE \bottom_reg[3] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[3]_i_1_n_0 ),
        .Q(bottom_reg[3]),
        .R(reset));
  FDRE \bottom_reg[4] 
       (.C(system_clk),
        .CE(\bottom_reg[4]_0 ),
        .D(\bottom[4]_i_1_n_0 ),
        .Q(bottom_reg[4]),
        .R(reset));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[7]_i_1__2 
       (.I0(\bottom_reg[4]_0 ),
        .I1(\data_out_reg[0]_0 ),
        .O(\data_out[7]_i_1__2_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[0]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[1]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[2]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[3]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[4]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[5]),
        .Q(data_out[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[6]),
        .Q(data_out[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(system_clk),
        .CE(\data_out[7]_i_1__2_n_0 ),
        .D(data_out0[7]),
        .Q(data_out[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_0_5
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD(top_reg),
        .DIA(send_buffer_input[1:0]),
        .DIB(send_buffer_input[3:2]),
        .DIC(send_buffer_input[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_out0[1:0]),
        .DOB(data_out0[3:2]),
        .DOC(data_out0[5:4]),
        .DOD(NLW_memory_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    memory_reg_0_31_0_5_i_1__2
       (.I0(E),
        .I1(\data_out_reg[0]_0 ),
        .O(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    memory_reg_0_31_6_7
       (.ADDRA(bottom_reg),
        .ADDRB(bottom_reg),
        .ADDRC(bottom_reg),
        .ADDRD(top_reg),
        .DIA(send_buffer_input[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_out0[7:6]),
        .DOB(NLW_memory_reg_0_31_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_memory_reg_0_31_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_reg_0_31_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'h0E)) 
    prev_op_i_1
       (.I0(prev_op),
        .I1(E),
        .I2(\bottom_reg[4]_0 ),
        .O(prev_op_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_op_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(prev_op_i_1_n_0),
        .Q(prev_op),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    send_buffer_pop_i_1
       (.I0(\FSM_onehot_tx_state_reg[2]_0 ),
        .I1(\bottom_reg[4]_0 ),
        .I2(\tx_current_bit[2]_i_2__0_n_0 ),
        .O(\FSM_onehot_tx_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \top[0]_i_1 
       (.I0(top_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \top[1]_i_1 
       (.I0(top_reg[0]),
        .I1(top_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \top[2]_i_1 
       (.I0(top_reg[2]),
        .I1(top_reg[1]),
        .I2(top_reg[0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \top[3]_i_1 
       (.I0(top_reg[3]),
        .I1(top_reg[0]),
        .I2(top_reg[1]),
        .I3(top_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \top[4]_i_1 
       (.I0(top_reg[4]),
        .I1(top_reg[2]),
        .I2(top_reg[1]),
        .I3(top_reg[0]),
        .I4(top_reg[3]),
        .O(p_0_in__3[4]));
  FDRE \top_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__3[0]),
        .Q(top_reg[0]),
        .R(reset));
  FDRE \top_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(top_reg[1]),
        .R(reset));
  FDRE \top_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(top_reg[2]),
        .R(reset));
  FDRE \top_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(top_reg[3]),
        .R(reset));
  FDRE \top_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(top_reg[4]),
        .R(reset));
  LUT6 #(
    .INIT(64'h3333B3CC000080CC)) 
    \tx_current_bit[0]_i_1__0 
       (.I0(tx_current_bit[1]),
        .I1(tx_current_bit[0]),
        .I2(tx_current_bit[2]),
        .I3(txd_reg_0),
        .I4(\tx_current_bit[2]_i_2__0_n_0 ),
        .I5(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\tx_current_bit_reg[1] ));
  LUT6 #(
    .INIT(64'h6666E6AA000080AA)) 
    \tx_current_bit[1]_i_1__0 
       (.I0(tx_current_bit[1]),
        .I1(tx_current_bit[0]),
        .I2(tx_current_bit[2]),
        .I3(txd_reg_0),
        .I4(\tx_current_bit[2]_i_2__0_n_0 ),
        .I5(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\tx_current_bit_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7878F8F0000080F0)) 
    \tx_current_bit[2]_i_1__0 
       (.I0(tx_current_bit[1]),
        .I1(tx_current_bit[0]),
        .I2(tx_current_bit[2]),
        .I3(txd_reg_0),
        .I4(\tx_current_bit[2]_i_2__0_n_0 ),
        .I5(\FSM_onehot_tx_state_reg[2]_0 ),
        .O(\tx_current_bit_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tx_current_bit[2]_i_2__0 
       (.I0(prev_op_reg_0),
        .I1(\FSM_onehot_tx_state_reg[1]_1 ),
        .I2(uart_tx_clk),
        .O(\tx_current_bit[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    txd_i_10
       (.I0(top_reg[3]),
        .I1(bottom_reg[3]),
        .I2(top_reg[4]),
        .I3(bottom_reg[4]),
        .I4(bottom_reg[1]),
        .I5(top_reg[1]),
        .O(txd_i_10_n_0));
  LUT6 #(
    .INIT(64'hFBFAFBFFFBFAFBF0)) 
    txd_i_2__0
       (.I0(txd_i_3__0_n_0),
        .I1(prev_op_reg_0),
        .I2(txd_reg_1),
        .I3(txd_reg_2),
        .I4(txd_reg_0),
        .I5(uart0_txd),
        .O(txd_reg));
  LUT4 #(
    .INIT(16'hA0C0)) 
    txd_i_3__0
       (.I0(txd_i_8_n_0),
        .I1(txd_i_9__0_n_0),
        .I2(\FSM_onehot_tx_state_reg[2]_0 ),
        .I3(tx_current_bit[2]),
        .O(txd_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    txd_i_4
       (.I0(prev_op),
        .I1(bottom_reg[2]),
        .I2(top_reg[2]),
        .I3(bottom_reg[0]),
        .I4(top_reg[0]),
        .I5(txd_i_10_n_0),
        .O(prev_op_reg_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    txd_i_8
       (.I0(data_out[5]),
        .I1(data_out[7]),
        .I2(tx_current_bit[1]),
        .I3(data_out[4]),
        .I4(tx_current_bit[0]),
        .I5(data_out[6]),
        .O(txd_i_8_n_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    txd_i_9__0
       (.I0(data_out[1]),
        .I1(data_out[3]),
        .I2(tx_current_bit[1]),
        .I3(data_out[0]),
        .I4(tx_current_bit[0]),
        .I5(data_out[2]),
        .O(txd_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAAABAAABAAA)) 
    \wb_dat_out[3]_i_1__1 
       (.I0(\wb_dat_out_reg[3] ),
        .I1(\wb_dat_out[3]_i_3__1_n_0 ),
        .I2(prev_op),
        .I3(\wb_dat_out_reg[3]_0 ),
        .I4(\wb_dat_out_reg[3]_1 ),
        .I5(\wb_dat_out_reg[3]_2 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \wb_dat_out[3]_i_3__1 
       (.I0(txd_i_10_n_0),
        .I1(top_reg[0]),
        .I2(bottom_reg[0]),
        .I3(top_reg[2]),
        .I4(bottom_reg[2]),
        .O(\wb_dat_out[3]_i_3__1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_icache
   (cache_hit_reg_0,
    \cl_load_address_reg[31]_0 ,
    \icache_outputs[cyc] ,
    \icache_outputs[stb] ,
    E,
    pc11_out,
    \state_reg[2]_0 ,
    \state_reg[1]_0 ,
    \wb_state_reg[0] ,
    \wb_outputs_reg[adr][2]_0 ,
    \intercon_peripheral_reg[1] ,
    \wb_outputs_reg[stb]_0 ,
    ack0,
    \wb_outputs_reg[adr][31]_0 ,
    Q,
    \wb_outputs_reg[adr][28]_0 ,
    \wb_outputs_reg[adr][28]_1 ,
    \wb_outputs_reg[adr][20]_0 ,
    \wb_outputs_reg[adr][20]_1 ,
    \wb_outputs_reg[adr][18]_0 ,
    \wb_outputs_reg[adr][2]_1 ,
    \wb_outputs_reg[adr][2]_2 ,
    \intercon_peripheral_reg[2] ,
    \cl_current_word_reg[2]_0 ,
    \cl_current_word_reg[0]_0 ,
    \cl_load_address_reg[11]_0 ,
    \cl_load_address_reg[11]_1 ,
    \cl_load_address_reg[11]_2 ,
    \cl_load_address_reg[11]_3 ,
    \cl_load_address_reg[11]_4 ,
    \cl_load_address_reg[11]_5 ,
    \cl_load_address_reg[14]_0 ,
    \cl_load_address_reg[14]_1 ,
    \cl_load_address_reg[14]_2 ,
    \cl_load_address_reg[14]_3 ,
    \cl_load_address_reg[14]_4 ,
    \cl_load_address_reg[14]_5 ,
    \cl_load_address_reg[17]_0 ,
    \cl_load_address_reg[17]_1 ,
    \cl_load_address_reg[17]_2 ,
    \cl_load_address_reg[17]_3 ,
    \cl_load_address_reg[17]_4 ,
    \cl_load_address_reg[17]_5 ,
    \cl_load_address_reg[20]_0 ,
    \cl_load_address_reg[20]_1 ,
    \cl_load_address_reg[20]_2 ,
    \cl_load_address_reg[20]_3 ,
    \cl_load_address_reg[20]_4 ,
    \cl_load_address_reg[20]_5 ,
    \cl_load_address_reg[23]_0 ,
    \cl_load_address_reg[23]_1 ,
    \cl_load_address_reg[23]_2 ,
    \cl_load_address_reg[23]_3 ,
    \cl_load_address_reg[23]_4 ,
    \cl_load_address_reg[23]_5 ,
    \cl_load_address_reg[26]_0 ,
    \cl_load_address_reg[26]_1 ,
    \cl_load_address_reg[26]_2 ,
    \cl_load_address_reg[26]_3 ,
    \cl_load_address_reg[26]_4 ,
    \cl_load_address_reg[26]_5 ,
    \cl_load_address_reg[29]_0 ,
    \cl_load_address_reg[29]_1 ,
    \cl_load_address_reg[29]_2 ,
    \cl_load_address_reg[29]_3 ,
    \cl_load_address_reg[29]_4 ,
    \cl_load_address_reg[29]_5 ,
    D,
    system_clk,
    imem_address,
    reset,
    \pc_reg[31] ,
    \load_buffer_reg[95]_0 ,
    \icache_inputs[ack] ,
    branch_taken,
    dmem_address2,
    \sample_clk_divisor_reg[7] ,
    \sample_clk_divisor_reg[7]_0 ,
    \sample_clk_divisor_reg[7]_1 ,
    \sample_clk_divisor_reg[7]_2 ,
    ack_reg,
    ack_reg_0,
    ack_reg_1,
    ack_reg_2,
    ack_reg_3,
    \sample_clk_divisor_reg[7]_3 ,
    \dmem_if_outputs[stb] ,
    \intercon_peripheral[1]_i_2 ,
    CO,
    \wb_outputs_reg[cyc]_0 ,
    \load_buffer_reg[127]_0 ,
    \load_buffer_reg[126]_0 ,
    \load_buffer_reg[125]_0 ,
    \load_buffer_reg[124]_0 ,
    \load_buffer_reg[123]_0 ,
    \load_buffer_reg[122]_0 ,
    \load_buffer_reg[121]_0 ,
    \load_buffer_reg[120]_0 ,
    \load_buffer_reg[119]_0 ,
    \load_buffer_reg[118]_0 ,
    \load_buffer_reg[117]_0 ,
    \load_buffer_reg[116]_0 ,
    \load_buffer_reg[115]_0 ,
    \load_buffer_reg[114]_0 ,
    \load_buffer_reg[113]_0 ,
    \load_buffer_reg[112]_0 ,
    \load_buffer_reg[111]_0 ,
    \load_buffer_reg[110]_0 ,
    \load_buffer_reg[109]_0 ,
    \load_buffer_reg[108]_0 ,
    \load_buffer_reg[107]_0 ,
    \load_buffer_reg[106]_0 ,
    \load_buffer_reg[105]_0 ,
    \load_buffer_reg[104]_0 ,
    \load_buffer_reg[103]_0 ,
    \load_buffer_reg[102]_0 ,
    \load_buffer_reg[101]_0 ,
    \load_buffer_reg[100]_0 ,
    \load_buffer_reg[99]_0 ,
    \load_buffer_reg[98]_0 ,
    \load_buffer_reg[97]_0 ,
    \load_buffer_reg[96]_0 ,
    \load_buffer_reg[31]_0 ,
    \load_buffer_reg[30]_0 ,
    \load_buffer_reg[29]_0 ,
    \load_buffer_reg[28]_0 ,
    \load_buffer_reg[27]_0 ,
    \load_buffer_reg[26]_0 ,
    \load_buffer_reg[25]_0 ,
    \load_buffer_reg[24]_0 ,
    \load_buffer_reg[23]_0 ,
    \load_buffer_reg[22]_0 ,
    \load_buffer_reg[21]_0 ,
    \load_buffer_reg[20]_0 ,
    \load_buffer_reg[19]_0 ,
    \load_buffer_reg[18]_0 ,
    \load_buffer_reg[17]_0 ,
    \load_buffer_reg[16]_0 ,
    \load_buffer_reg[15]_0 ,
    \load_buffer_reg[14]_0 ,
    \load_buffer_reg[13]_0 ,
    \load_buffer_reg[12]_0 ,
    \load_buffer_reg[11]_0 ,
    \load_buffer_reg[10]_0 ,
    \load_buffer_reg[9]_0 ,
    \load_buffer_reg[8]_0 ,
    \load_buffer_reg[7]_0 ,
    \load_buffer_reg[6]_0 ,
    \load_buffer_reg[5]_0 ,
    \load_buffer_reg[4]_0 ,
    \load_buffer_reg[3]_0 ,
    \load_buffer_reg[2]_0 ,
    \load_buffer_reg[1]_0 ,
    \load_buffer_reg[0]_0 ,
    \wb_outputs_reg[adr][31]_1 );
  output cache_hit_reg_0;
  output [15:0]\cl_load_address_reg[31]_0 ;
  output \icache_outputs[cyc] ;
  output \icache_outputs[stb] ;
  output [0:0]E;
  output pc11_out;
  output \state_reg[2]_0 ;
  output \state_reg[1]_0 ;
  output [0:0]\wb_state_reg[0] ;
  output \wb_outputs_reg[adr][2]_0 ;
  output \intercon_peripheral_reg[1] ;
  output \wb_outputs_reg[stb]_0 ;
  output ack0;
  output \wb_outputs_reg[adr][31]_0 ;
  output [29:0]Q;
  output \wb_outputs_reg[adr][28]_0 ;
  output \wb_outputs_reg[adr][28]_1 ;
  output \wb_outputs_reg[adr][20]_0 ;
  output \wb_outputs_reg[adr][20]_1 ;
  output \wb_outputs_reg[adr][18]_0 ;
  output \wb_outputs_reg[adr][2]_1 ;
  output \wb_outputs_reg[adr][2]_2 ;
  output \intercon_peripheral_reg[2] ;
  output \cl_current_word_reg[2]_0 ;
  output \cl_current_word_reg[0]_0 ;
  output \cl_load_address_reg[11]_0 ;
  output \cl_load_address_reg[11]_1 ;
  output \cl_load_address_reg[11]_2 ;
  output \cl_load_address_reg[11]_3 ;
  output \cl_load_address_reg[11]_4 ;
  output \cl_load_address_reg[11]_5 ;
  output \cl_load_address_reg[14]_0 ;
  output \cl_load_address_reg[14]_1 ;
  output \cl_load_address_reg[14]_2 ;
  output \cl_load_address_reg[14]_3 ;
  output \cl_load_address_reg[14]_4 ;
  output \cl_load_address_reg[14]_5 ;
  output \cl_load_address_reg[17]_0 ;
  output \cl_load_address_reg[17]_1 ;
  output \cl_load_address_reg[17]_2 ;
  output \cl_load_address_reg[17]_3 ;
  output \cl_load_address_reg[17]_4 ;
  output \cl_load_address_reg[17]_5 ;
  output \cl_load_address_reg[20]_0 ;
  output \cl_load_address_reg[20]_1 ;
  output \cl_load_address_reg[20]_2 ;
  output \cl_load_address_reg[20]_3 ;
  output \cl_load_address_reg[20]_4 ;
  output \cl_load_address_reg[20]_5 ;
  output \cl_load_address_reg[23]_0 ;
  output \cl_load_address_reg[23]_1 ;
  output \cl_load_address_reg[23]_2 ;
  output \cl_load_address_reg[23]_3 ;
  output \cl_load_address_reg[23]_4 ;
  output \cl_load_address_reg[23]_5 ;
  output \cl_load_address_reg[26]_0 ;
  output \cl_load_address_reg[26]_1 ;
  output \cl_load_address_reg[26]_2 ;
  output \cl_load_address_reg[26]_3 ;
  output \cl_load_address_reg[26]_4 ;
  output \cl_load_address_reg[26]_5 ;
  output \cl_load_address_reg[29]_0 ;
  output \cl_load_address_reg[29]_1 ;
  output \cl_load_address_reg[29]_2 ;
  output \cl_load_address_reg[29]_3 ;
  output \cl_load_address_reg[29]_4 ;
  output \cl_load_address_reg[29]_5 ;
  output [29:0]D;
  input system_clk;
  input [29:0]imem_address;
  input reset;
  input \pc_reg[31] ;
  input \load_buffer_reg[95]_0 ;
  input \icache_inputs[ack] ;
  input branch_taken;
  input dmem_address2;
  input \sample_clk_divisor_reg[7] ;
  input \sample_clk_divisor_reg[7]_0 ;
  input \sample_clk_divisor_reg[7]_1 ;
  input \sample_clk_divisor_reg[7]_2 ;
  input ack_reg;
  input ack_reg_0;
  input ack_reg_1;
  input ack_reg_2;
  input [0:0]ack_reg_3;
  input \sample_clk_divisor_reg[7]_3 ;
  input \dmem_if_outputs[stb] ;
  input [9:0]\intercon_peripheral[1]_i_2 ;
  input [0:0]CO;
  input \wb_outputs_reg[cyc]_0 ;
  input \load_buffer_reg[127]_0 ;
  input \load_buffer_reg[126]_0 ;
  input \load_buffer_reg[125]_0 ;
  input \load_buffer_reg[124]_0 ;
  input \load_buffer_reg[123]_0 ;
  input \load_buffer_reg[122]_0 ;
  input \load_buffer_reg[121]_0 ;
  input \load_buffer_reg[120]_0 ;
  input \load_buffer_reg[119]_0 ;
  input \load_buffer_reg[118]_0 ;
  input \load_buffer_reg[117]_0 ;
  input \load_buffer_reg[116]_0 ;
  input \load_buffer_reg[115]_0 ;
  input \load_buffer_reg[114]_0 ;
  input \load_buffer_reg[113]_0 ;
  input \load_buffer_reg[112]_0 ;
  input \load_buffer_reg[111]_0 ;
  input \load_buffer_reg[110]_0 ;
  input \load_buffer_reg[109]_0 ;
  input \load_buffer_reg[108]_0 ;
  input \load_buffer_reg[107]_0 ;
  input \load_buffer_reg[106]_0 ;
  input \load_buffer_reg[105]_0 ;
  input \load_buffer_reg[104]_0 ;
  input \load_buffer_reg[103]_0 ;
  input \load_buffer_reg[102]_0 ;
  input \load_buffer_reg[101]_0 ;
  input \load_buffer_reg[100]_0 ;
  input \load_buffer_reg[99]_0 ;
  input \load_buffer_reg[98]_0 ;
  input \load_buffer_reg[97]_0 ;
  input \load_buffer_reg[96]_0 ;
  input \load_buffer_reg[31]_0 ;
  input \load_buffer_reg[30]_0 ;
  input \load_buffer_reg[29]_0 ;
  input \load_buffer_reg[28]_0 ;
  input \load_buffer_reg[27]_0 ;
  input \load_buffer_reg[26]_0 ;
  input \load_buffer_reg[25]_0 ;
  input \load_buffer_reg[24]_0 ;
  input \load_buffer_reg[23]_0 ;
  input \load_buffer_reg[22]_0 ;
  input \load_buffer_reg[21]_0 ;
  input \load_buffer_reg[20]_0 ;
  input \load_buffer_reg[19]_0 ;
  input \load_buffer_reg[18]_0 ;
  input \load_buffer_reg[17]_0 ;
  input \load_buffer_reg[16]_0 ;
  input \load_buffer_reg[15]_0 ;
  input \load_buffer_reg[14]_0 ;
  input \load_buffer_reg[13]_0 ;
  input \load_buffer_reg[12]_0 ;
  input \load_buffer_reg[11]_0 ;
  input \load_buffer_reg[10]_0 ;
  input \load_buffer_reg[9]_0 ;
  input \load_buffer_reg[8]_0 ;
  input \load_buffer_reg[7]_0 ;
  input \load_buffer_reg[6]_0 ;
  input \load_buffer_reg[5]_0 ;
  input \load_buffer_reg[4]_0 ;
  input \load_buffer_reg[3]_0 ;
  input \load_buffer_reg[2]_0 ;
  input \load_buffer_reg[1]_0 ;
  input \load_buffer_reg[0]_0 ;
  input [15:0]\wb_outputs_reg[adr][31]_1 ;

  wire [0:0]CO;
  wire [29:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire ack0;
  wire ack_reg;
  wire ack_reg_0;
  wire ack_reg_1;
  wire ack_reg_2;
  wire [0:0]ack_reg_3;
  wire branch_taken;
  wire cache_hit_i_2_n_0;
  wire cache_hit_i_3_n_0;
  wire cache_hit_i_43_n_0;
  wire cache_hit_i_44_n_0;
  wire cache_hit_i_45_n_0;
  wire cache_hit_i_46_n_0;
  wire cache_hit_i_47_n_0;
  wire cache_hit_i_48_n_0;
  wire cache_hit_i_49_n_0;
  wire cache_hit_i_50_n_0;
  wire cache_hit_i_51_n_0;
  wire cache_hit_i_52_n_0;
  wire cache_hit_i_53_n_0;
  wire cache_hit_i_54_n_0;
  wire cache_hit_i_55_n_0;
  wire cache_hit_i_56_n_0;
  wire cache_hit_i_57_n_0;
  wire cache_hit_i_58_n_0;
  wire cache_hit_i_59_n_0;
  wire cache_hit_i_60_n_0;
  wire cache_hit_i_61_n_0;
  wire cache_hit_i_62_n_0;
  wire cache_hit_i_63_n_0;
  wire cache_hit_i_64_n_0;
  wire cache_hit_i_65_n_0;
  wire cache_hit_i_66_n_0;
  wire cache_hit_i_67_n_0;
  wire cache_hit_i_68_n_0;
  wire cache_hit_i_69_n_0;
  wire cache_hit_i_70_n_0;
  wire cache_hit_i_71_n_0;
  wire cache_hit_i_72_n_0;
  wire cache_hit_i_73_n_0;
  wire cache_hit_i_74_n_0;
  wire cache_hit_reg_0;
  wire cache_hit_reg_i_10_n_0;
  wire cache_hit_reg_i_11_n_0;
  wire cache_hit_reg_i_12_n_0;
  wire cache_hit_reg_i_17_n_0;
  wire cache_hit_reg_i_18_n_0;
  wire cache_hit_reg_i_19_n_0;
  wire cache_hit_reg_i_20_n_0;
  wire cache_hit_reg_i_21_n_0;
  wire cache_hit_reg_i_22_n_0;
  wire cache_hit_reg_i_23_n_0;
  wire cache_hit_reg_i_24_n_0;
  wire cache_hit_reg_i_25_n_0;
  wire cache_hit_reg_i_26_n_0;
  wire cache_hit_reg_i_27_n_0;
  wire cache_hit_reg_i_28_n_0;
  wire cache_hit_reg_i_29_n_0;
  wire cache_hit_reg_i_30_n_0;
  wire cache_hit_reg_i_31_n_0;
  wire cache_hit_reg_i_32_n_0;
  wire cache_hit_reg_i_5_n_0;
  wire cache_hit_reg_i_6_n_0;
  wire cache_hit_reg_i_7_n_0;
  wire cache_hit_reg_i_8_n_0;
  wire cache_hit_reg_i_9_n_0;
  wire cache_memory_reg_0_n_34;
  wire cache_memory_reg_0_n_35;
  wire cache_memory_reg_0_n_66;
  wire cache_memory_reg_0_n_67;
  wire cache_memory_reg_0_n_70;
  wire cache_memory_reg_0_n_71;
  wire cache_memory_reg_1_n_10;
  wire cache_memory_reg_1_n_11;
  wire \cl_current_word[0]_i_1_n_0 ;
  wire \cl_current_word[1]_i_1_n_0 ;
  wire \cl_current_word[2]_i_1_n_0 ;
  wire \cl_current_word[2]_i_2_n_0 ;
  wire \cl_current_word[2]_i_3_n_0 ;
  wire \cl_current_word_reg[0]_0 ;
  wire \cl_current_word_reg[2]_0 ;
  wire \cl_current_word_reg_n_0_[1] ;
  wire [29:4]cl_load_address;
  wire \cl_load_address[13]_i_1_n_0 ;
  wire \cl_load_address_reg[11]_0 ;
  wire \cl_load_address_reg[11]_1 ;
  wire \cl_load_address_reg[11]_2 ;
  wire \cl_load_address_reg[11]_3 ;
  wire \cl_load_address_reg[11]_4 ;
  wire \cl_load_address_reg[11]_5 ;
  wire \cl_load_address_reg[14]_0 ;
  wire \cl_load_address_reg[14]_1 ;
  wire \cl_load_address_reg[14]_2 ;
  wire \cl_load_address_reg[14]_3 ;
  wire \cl_load_address_reg[14]_4 ;
  wire \cl_load_address_reg[14]_5 ;
  wire \cl_load_address_reg[17]_0 ;
  wire \cl_load_address_reg[17]_1 ;
  wire \cl_load_address_reg[17]_2 ;
  wire \cl_load_address_reg[17]_3 ;
  wire \cl_load_address_reg[17]_4 ;
  wire \cl_load_address_reg[17]_5 ;
  wire \cl_load_address_reg[20]_0 ;
  wire \cl_load_address_reg[20]_1 ;
  wire \cl_load_address_reg[20]_2 ;
  wire \cl_load_address_reg[20]_3 ;
  wire \cl_load_address_reg[20]_4 ;
  wire \cl_load_address_reg[20]_5 ;
  wire \cl_load_address_reg[23]_0 ;
  wire \cl_load_address_reg[23]_1 ;
  wire \cl_load_address_reg[23]_2 ;
  wire \cl_load_address_reg[23]_3 ;
  wire \cl_load_address_reg[23]_4 ;
  wire \cl_load_address_reg[23]_5 ;
  wire \cl_load_address_reg[26]_0 ;
  wire \cl_load_address_reg[26]_1 ;
  wire \cl_load_address_reg[26]_2 ;
  wire \cl_load_address_reg[26]_3 ;
  wire \cl_load_address_reg[26]_4 ;
  wire \cl_load_address_reg[26]_5 ;
  wire \cl_load_address_reg[29]_0 ;
  wire \cl_load_address_reg[29]_1 ;
  wire \cl_load_address_reg[29]_2 ;
  wire \cl_load_address_reg[29]_3 ;
  wire \cl_load_address_reg[29]_4 ;
  wire \cl_load_address_reg[29]_5 ;
  wire [15:0]\cl_load_address_reg[31]_0 ;
  wire [127:2]current_cache_line;
  wire dmem_address2;
  wire \dmem_if_outputs[stb] ;
  wire \icache_inputs[ack] ;
  wire \icache_outputs[cyc] ;
  wire \icache_outputs[stb] ;
  wire [29:0]imem_address;
  wire [1:0]input_address_word;
  wire [9:0]\intercon_peripheral[1]_i_2 ;
  wire \intercon_peripheral_reg[1] ;
  wire \intercon_peripheral_reg[2] ;
  wire [127:0]load_buffer;
  wire \load_buffer[127]_i_1_n_0 ;
  wire \load_buffer[127]_i_3_n_0 ;
  wire \load_buffer[31]_i_1_n_0 ;
  wire \load_buffer[63]_i_1_n_0 ;
  wire \load_buffer[95]_i_1_n_0 ;
  wire \load_buffer[95]_i_3_n_0 ;
  wire \load_buffer_reg[0]_0 ;
  wire \load_buffer_reg[100]_0 ;
  wire \load_buffer_reg[101]_0 ;
  wire \load_buffer_reg[102]_0 ;
  wire \load_buffer_reg[103]_0 ;
  wire \load_buffer_reg[104]_0 ;
  wire \load_buffer_reg[105]_0 ;
  wire \load_buffer_reg[106]_0 ;
  wire \load_buffer_reg[107]_0 ;
  wire \load_buffer_reg[108]_0 ;
  wire \load_buffer_reg[109]_0 ;
  wire \load_buffer_reg[10]_0 ;
  wire \load_buffer_reg[110]_0 ;
  wire \load_buffer_reg[111]_0 ;
  wire \load_buffer_reg[112]_0 ;
  wire \load_buffer_reg[113]_0 ;
  wire \load_buffer_reg[114]_0 ;
  wire \load_buffer_reg[115]_0 ;
  wire \load_buffer_reg[116]_0 ;
  wire \load_buffer_reg[117]_0 ;
  wire \load_buffer_reg[118]_0 ;
  wire \load_buffer_reg[119]_0 ;
  wire \load_buffer_reg[11]_0 ;
  wire \load_buffer_reg[120]_0 ;
  wire \load_buffer_reg[121]_0 ;
  wire \load_buffer_reg[122]_0 ;
  wire \load_buffer_reg[123]_0 ;
  wire \load_buffer_reg[124]_0 ;
  wire \load_buffer_reg[125]_0 ;
  wire \load_buffer_reg[126]_0 ;
  wire \load_buffer_reg[127]_0 ;
  wire \load_buffer_reg[12]_0 ;
  wire \load_buffer_reg[13]_0 ;
  wire \load_buffer_reg[14]_0 ;
  wire \load_buffer_reg[15]_0 ;
  wire \load_buffer_reg[16]_0 ;
  wire \load_buffer_reg[17]_0 ;
  wire \load_buffer_reg[18]_0 ;
  wire \load_buffer_reg[19]_0 ;
  wire \load_buffer_reg[1]_0 ;
  wire \load_buffer_reg[20]_0 ;
  wire \load_buffer_reg[21]_0 ;
  wire \load_buffer_reg[22]_0 ;
  wire \load_buffer_reg[23]_0 ;
  wire \load_buffer_reg[24]_0 ;
  wire \load_buffer_reg[25]_0 ;
  wire \load_buffer_reg[26]_0 ;
  wire \load_buffer_reg[27]_0 ;
  wire \load_buffer_reg[28]_0 ;
  wire \load_buffer_reg[29]_0 ;
  wire \load_buffer_reg[2]_0 ;
  wire \load_buffer_reg[30]_0 ;
  wire \load_buffer_reg[31]_0 ;
  wire \load_buffer_reg[3]_0 ;
  wire \load_buffer_reg[4]_0 ;
  wire \load_buffer_reg[5]_0 ;
  wire \load_buffer_reg[6]_0 ;
  wire \load_buffer_reg[7]_0 ;
  wire \load_buffer_reg[8]_0 ;
  wire \load_buffer_reg[95]_0 ;
  wire \load_buffer_reg[96]_0 ;
  wire \load_buffer_reg[97]_0 ;
  wire \load_buffer_reg[98]_0 ;
  wire \load_buffer_reg[99]_0 ;
  wire \load_buffer_reg[9]_0 ;
  wire p_3_out;
  wire pc11_out;
  wire \pc_reg[31] ;
  wire reset;
  wire \sample_clk_divisor_reg[7] ;
  wire \sample_clk_divisor_reg[7]_0 ;
  wire \sample_clk_divisor_reg[7]_1 ;
  wire \sample_clk_divisor_reg[7]_2 ;
  wire \sample_clk_divisor_reg[7]_3 ;
  wire [2:2]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[2]_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[2] ;
  wire store_cache_line;
  wire store_cache_line_i_1_n_0;
  wire store_cache_line_reg_n_0;
  wire system_clk;
  wire tag_memory_reg_0_63_0_2_i_1_n_0;
  wire tag_memory_reg_64_127_0_2_i_1_n_0;
  wire [127:0]valid;
  wire \valid[0]_i_1_n_0 ;
  wire \valid[100]_i_1_n_0 ;
  wire \valid[101]_i_1_n_0 ;
  wire \valid[102]_i_1_n_0 ;
  wire \valid[103]_i_1_n_0 ;
  wire \valid[104]_i_1_n_0 ;
  wire \valid[105]_i_1_n_0 ;
  wire \valid[106]_i_1_n_0 ;
  wire \valid[107]_i_1_n_0 ;
  wire \valid[108]_i_1_n_0 ;
  wire \valid[109]_i_1_n_0 ;
  wire \valid[10]_i_1_n_0 ;
  wire \valid[110]_i_1_n_0 ;
  wire \valid[111]_i_1_n_0 ;
  wire \valid[112]_i_1_n_0 ;
  wire \valid[112]_i_2_n_0 ;
  wire \valid[113]_i_1_n_0 ;
  wire \valid[113]_i_2_n_0 ;
  wire \valid[114]_i_1_n_0 ;
  wire \valid[114]_i_2_n_0 ;
  wire \valid[115]_i_1_n_0 ;
  wire \valid[115]_i_2_n_0 ;
  wire \valid[116]_i_1_n_0 ;
  wire \valid[116]_i_2_n_0 ;
  wire \valid[117]_i_1_n_0 ;
  wire \valid[117]_i_2_n_0 ;
  wire \valid[118]_i_1_n_0 ;
  wire \valid[118]_i_2_n_0 ;
  wire \valid[119]_i_1_n_0 ;
  wire \valid[119]_i_2_n_0 ;
  wire \valid[11]_i_1_n_0 ;
  wire \valid[120]_i_1_n_0 ;
  wire \valid[120]_i_2_n_0 ;
  wire \valid[121]_i_1_n_0 ;
  wire \valid[121]_i_2_n_0 ;
  wire \valid[122]_i_1_n_0 ;
  wire \valid[122]_i_2_n_0 ;
  wire \valid[123]_i_1_n_0 ;
  wire \valid[123]_i_2_n_0 ;
  wire \valid[124]_i_1_n_0 ;
  wire \valid[124]_i_2_n_0 ;
  wire \valid[125]_i_1_n_0 ;
  wire \valid[125]_i_2_n_0 ;
  wire \valid[126]_i_1_n_0 ;
  wire \valid[126]_i_2_n_0 ;
  wire \valid[127]_i_1_n_0 ;
  wire \valid[127]_i_2_n_0 ;
  wire \valid[12]_i_1_n_0 ;
  wire \valid[13]_i_1_n_0 ;
  wire \valid[14]_i_1_n_0 ;
  wire \valid[15]_i_1_n_0 ;
  wire \valid[16]_i_1_n_0 ;
  wire \valid[17]_i_1_n_0 ;
  wire \valid[18]_i_1_n_0 ;
  wire \valid[19]_i_1_n_0 ;
  wire \valid[1]_i_1_n_0 ;
  wire \valid[20]_i_1_n_0 ;
  wire \valid[21]_i_1_n_0 ;
  wire \valid[22]_i_1_n_0 ;
  wire \valid[23]_i_1_n_0 ;
  wire \valid[24]_i_1_n_0 ;
  wire \valid[25]_i_1_n_0 ;
  wire \valid[26]_i_1_n_0 ;
  wire \valid[27]_i_1_n_0 ;
  wire \valid[28]_i_1_n_0 ;
  wire \valid[29]_i_1_n_0 ;
  wire \valid[2]_i_1_n_0 ;
  wire \valid[30]_i_1_n_0 ;
  wire \valid[31]_i_1_n_0 ;
  wire \valid[32]_i_1_n_0 ;
  wire \valid[33]_i_1_n_0 ;
  wire \valid[34]_i_1_n_0 ;
  wire \valid[35]_i_1_n_0 ;
  wire \valid[36]_i_1_n_0 ;
  wire \valid[37]_i_1_n_0 ;
  wire \valid[38]_i_1_n_0 ;
  wire \valid[39]_i_1_n_0 ;
  wire \valid[3]_i_1_n_0 ;
  wire \valid[40]_i_1_n_0 ;
  wire \valid[41]_i_1_n_0 ;
  wire \valid[42]_i_1_n_0 ;
  wire \valid[43]_i_1_n_0 ;
  wire \valid[44]_i_1_n_0 ;
  wire \valid[45]_i_1_n_0 ;
  wire \valid[46]_i_1_n_0 ;
  wire \valid[47]_i_1_n_0 ;
  wire \valid[48]_i_1_n_0 ;
  wire \valid[49]_i_1_n_0 ;
  wire \valid[4]_i_1_n_0 ;
  wire \valid[50]_i_1_n_0 ;
  wire \valid[51]_i_1_n_0 ;
  wire \valid[52]_i_1_n_0 ;
  wire \valid[53]_i_1_n_0 ;
  wire \valid[54]_i_1_n_0 ;
  wire \valid[55]_i_1_n_0 ;
  wire \valid[56]_i_1_n_0 ;
  wire \valid[57]_i_1_n_0 ;
  wire \valid[58]_i_1_n_0 ;
  wire \valid[59]_i_1_n_0 ;
  wire \valid[5]_i_1_n_0 ;
  wire \valid[60]_i_1_n_0 ;
  wire \valid[61]_i_1_n_0 ;
  wire \valid[62]_i_1_n_0 ;
  wire \valid[63]_i_1_n_0 ;
  wire \valid[64]_i_1_n_0 ;
  wire \valid[65]_i_1_n_0 ;
  wire \valid[66]_i_1_n_0 ;
  wire \valid[67]_i_1_n_0 ;
  wire \valid[68]_i_1_n_0 ;
  wire \valid[69]_i_1_n_0 ;
  wire \valid[6]_i_1_n_0 ;
  wire \valid[70]_i_1_n_0 ;
  wire \valid[71]_i_1_n_0 ;
  wire \valid[72]_i_1_n_0 ;
  wire \valid[73]_i_1_n_0 ;
  wire \valid[74]_i_1_n_0 ;
  wire \valid[75]_i_1_n_0 ;
  wire \valid[76]_i_1_n_0 ;
  wire \valid[77]_i_1_n_0 ;
  wire \valid[78]_i_1_n_0 ;
  wire \valid[79]_i_1_n_0 ;
  wire \valid[7]_i_1_n_0 ;
  wire \valid[80]_i_1_n_0 ;
  wire \valid[81]_i_1_n_0 ;
  wire \valid[82]_i_1_n_0 ;
  wire \valid[83]_i_1_n_0 ;
  wire \valid[84]_i_1_n_0 ;
  wire \valid[85]_i_1_n_0 ;
  wire \valid[86]_i_1_n_0 ;
  wire \valid[87]_i_1_n_0 ;
  wire \valid[88]_i_1_n_0 ;
  wire \valid[89]_i_1_n_0 ;
  wire \valid[8]_i_1_n_0 ;
  wire \valid[90]_i_1_n_0 ;
  wire \valid[91]_i_1_n_0 ;
  wire \valid[92]_i_1_n_0 ;
  wire \valid[93]_i_1_n_0 ;
  wire \valid[94]_i_1_n_0 ;
  wire \valid[95]_i_1_n_0 ;
  wire \valid[96]_i_1_n_0 ;
  wire \valid[97]_i_1_n_0 ;
  wire \valid[98]_i_1_n_0 ;
  wire \valid[99]_i_1_n_0 ;
  wire \valid[9]_i_1_n_0 ;
  wire \wb_outputs[adr][10]_i_1_n_0 ;
  wire \wb_outputs[adr][11]_i_1_n_0 ;
  wire \wb_outputs[adr][14]_i_1_n_0 ;
  wire \wb_outputs[adr][17]_i_1_n_0 ;
  wire \wb_outputs[adr][20]_i_1_n_0 ;
  wire \wb_outputs[adr][23]_i_1_n_0 ;
  wire \wb_outputs[adr][26]_i_1_n_0 ;
  wire \wb_outputs[adr][29]_i_1_n_0 ;
  wire \wb_outputs[adr][2]_i_1_n_0 ;
  wire \wb_outputs[adr][31]_i_1__0_n_0 ;
  wire \wb_outputs[adr][3]_i_1_n_0 ;
  wire \wb_outputs[adr][4]_i_1_n_0 ;
  wire \wb_outputs[adr][5]_i_1_n_0 ;
  wire \wb_outputs[adr][8]_i_1_n_0 ;
  wire \wb_outputs[adr][9]_i_1_n_0 ;
  wire \wb_outputs[cyc]_i_1_n_0 ;
  wire \wb_outputs[cyc]_i_2_n_0 ;
  wire \wb_outputs[stb]_i_1_n_0 ;
  wire \wb_outputs_reg[adr][18]_0 ;
  wire \wb_outputs_reg[adr][20]_0 ;
  wire \wb_outputs_reg[adr][20]_1 ;
  wire \wb_outputs_reg[adr][28]_0 ;
  wire \wb_outputs_reg[adr][28]_1 ;
  wire \wb_outputs_reg[adr][2]_0 ;
  wire \wb_outputs_reg[adr][2]_1 ;
  wire \wb_outputs_reg[adr][2]_2 ;
  wire \wb_outputs_reg[adr][31]_0 ;
  wire [15:0]\wb_outputs_reg[adr][31]_1 ;
  wire \wb_outputs_reg[cyc]_0 ;
  wire \wb_outputs_reg[stb]_0 ;
  wire [0:0]\wb_state_reg[0] ;
  wire NLW_cache_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_cache_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_cache_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_cache_memory_reg_0_SBITERR_UNCONNECTED;
  wire [7:0]NLW_cache_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_cache_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_cache_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_cache_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_cache_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_cache_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:24]NLW_cache_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_cache_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_cache_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_cache_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_cache_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_tag_memory_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_tag_memory_reg_64_127_9_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ack_i_1
       (.I0(\wb_outputs_reg[stb]_0 ),
        .I1(ack_reg),
        .I2(ack_reg_1),
        .I3(ack_reg_0),
        .O(ack0));
  LUT4 #(
    .INIT(16'hE200)) 
    cache_hit_i_1
       (.I0(cache_hit_i_2_n_0),
        .I1(imem_address[8]),
        .I2(cache_hit_i_3_n_0),
        .I3(CO),
        .O(p_3_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_2
       (.I0(cache_hit_reg_i_5_n_0),
        .I1(cache_hit_reg_i_6_n_0),
        .I2(imem_address[7]),
        .I3(cache_hit_reg_i_7_n_0),
        .I4(imem_address[6]),
        .I5(cache_hit_reg_i_8_n_0),
        .O(cache_hit_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_3
       (.I0(cache_hit_reg_i_9_n_0),
        .I1(cache_hit_reg_i_10_n_0),
        .I2(imem_address[7]),
        .I3(cache_hit_reg_i_11_n_0),
        .I4(imem_address[6]),
        .I5(cache_hit_reg_i_12_n_0),
        .O(cache_hit_i_3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_43
       (.I0(valid[51]),
        .I1(valid[50]),
        .I2(imem_address[3]),
        .I3(valid[49]),
        .I4(imem_address[2]),
        .I5(valid[48]),
        .O(cache_hit_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_44
       (.I0(valid[55]),
        .I1(valid[54]),
        .I2(imem_address[3]),
        .I3(valid[53]),
        .I4(imem_address[2]),
        .I5(valid[52]),
        .O(cache_hit_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_45
       (.I0(valid[59]),
        .I1(valid[58]),
        .I2(imem_address[3]),
        .I3(valid[57]),
        .I4(imem_address[2]),
        .I5(valid[56]),
        .O(cache_hit_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_46
       (.I0(valid[63]),
        .I1(valid[62]),
        .I2(imem_address[3]),
        .I3(valid[61]),
        .I4(imem_address[2]),
        .I5(valid[60]),
        .O(cache_hit_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_47
       (.I0(valid[35]),
        .I1(valid[34]),
        .I2(imem_address[3]),
        .I3(valid[33]),
        .I4(imem_address[2]),
        .I5(valid[32]),
        .O(cache_hit_i_47_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_48
       (.I0(valid[39]),
        .I1(valid[38]),
        .I2(imem_address[3]),
        .I3(valid[37]),
        .I4(imem_address[2]),
        .I5(valid[36]),
        .O(cache_hit_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_49
       (.I0(valid[43]),
        .I1(valid[42]),
        .I2(imem_address[3]),
        .I3(valid[41]),
        .I4(imem_address[2]),
        .I5(valid[40]),
        .O(cache_hit_i_49_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_50
       (.I0(valid[47]),
        .I1(valid[46]),
        .I2(imem_address[3]),
        .I3(valid[45]),
        .I4(imem_address[2]),
        .I5(valid[44]),
        .O(cache_hit_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_51
       (.I0(valid[19]),
        .I1(valid[18]),
        .I2(imem_address[3]),
        .I3(valid[17]),
        .I4(imem_address[2]),
        .I5(valid[16]),
        .O(cache_hit_i_51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_52
       (.I0(valid[23]),
        .I1(valid[22]),
        .I2(imem_address[3]),
        .I3(valid[21]),
        .I4(imem_address[2]),
        .I5(valid[20]),
        .O(cache_hit_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_53
       (.I0(valid[27]),
        .I1(valid[26]),
        .I2(imem_address[3]),
        .I3(valid[25]),
        .I4(imem_address[2]),
        .I5(valid[24]),
        .O(cache_hit_i_53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_54
       (.I0(valid[31]),
        .I1(valid[30]),
        .I2(imem_address[3]),
        .I3(valid[29]),
        .I4(imem_address[2]),
        .I5(valid[28]),
        .O(cache_hit_i_54_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_55
       (.I0(valid[3]),
        .I1(valid[2]),
        .I2(imem_address[3]),
        .I3(valid[1]),
        .I4(imem_address[2]),
        .I5(valid[0]),
        .O(cache_hit_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_56
       (.I0(valid[7]),
        .I1(valid[6]),
        .I2(imem_address[3]),
        .I3(valid[5]),
        .I4(imem_address[2]),
        .I5(valid[4]),
        .O(cache_hit_i_56_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_57
       (.I0(valid[11]),
        .I1(valid[10]),
        .I2(imem_address[3]),
        .I3(valid[9]),
        .I4(imem_address[2]),
        .I5(valid[8]),
        .O(cache_hit_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_58
       (.I0(valid[15]),
        .I1(valid[14]),
        .I2(imem_address[3]),
        .I3(valid[13]),
        .I4(imem_address[2]),
        .I5(valid[12]),
        .O(cache_hit_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_59
       (.I0(valid[115]),
        .I1(valid[114]),
        .I2(imem_address[3]),
        .I3(valid[113]),
        .I4(imem_address[2]),
        .I5(valid[112]),
        .O(cache_hit_i_59_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_60
       (.I0(valid[119]),
        .I1(valid[118]),
        .I2(imem_address[3]),
        .I3(valid[117]),
        .I4(imem_address[2]),
        .I5(valid[116]),
        .O(cache_hit_i_60_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_61
       (.I0(valid[123]),
        .I1(valid[122]),
        .I2(imem_address[3]),
        .I3(valid[121]),
        .I4(imem_address[2]),
        .I5(valid[120]),
        .O(cache_hit_i_61_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_62
       (.I0(valid[127]),
        .I1(valid[126]),
        .I2(imem_address[3]),
        .I3(valid[125]),
        .I4(imem_address[2]),
        .I5(valid[124]),
        .O(cache_hit_i_62_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_63
       (.I0(valid[99]),
        .I1(valid[98]),
        .I2(imem_address[3]),
        .I3(valid[97]),
        .I4(imem_address[2]),
        .I5(valid[96]),
        .O(cache_hit_i_63_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_64
       (.I0(valid[103]),
        .I1(valid[102]),
        .I2(imem_address[3]),
        .I3(valid[101]),
        .I4(imem_address[2]),
        .I5(valid[100]),
        .O(cache_hit_i_64_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_65
       (.I0(valid[107]),
        .I1(valid[106]),
        .I2(imem_address[3]),
        .I3(valid[105]),
        .I4(imem_address[2]),
        .I5(valid[104]),
        .O(cache_hit_i_65_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_66
       (.I0(valid[111]),
        .I1(valid[110]),
        .I2(imem_address[3]),
        .I3(valid[109]),
        .I4(imem_address[2]),
        .I5(valid[108]),
        .O(cache_hit_i_66_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_67
       (.I0(valid[83]),
        .I1(valid[82]),
        .I2(imem_address[3]),
        .I3(valid[81]),
        .I4(imem_address[2]),
        .I5(valid[80]),
        .O(cache_hit_i_67_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_68
       (.I0(valid[87]),
        .I1(valid[86]),
        .I2(imem_address[3]),
        .I3(valid[85]),
        .I4(imem_address[2]),
        .I5(valid[84]),
        .O(cache_hit_i_68_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_69
       (.I0(valid[91]),
        .I1(valid[90]),
        .I2(imem_address[3]),
        .I3(valid[89]),
        .I4(imem_address[2]),
        .I5(valid[88]),
        .O(cache_hit_i_69_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_70
       (.I0(valid[95]),
        .I1(valid[94]),
        .I2(imem_address[3]),
        .I3(valid[93]),
        .I4(imem_address[2]),
        .I5(valid[92]),
        .O(cache_hit_i_70_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_71
       (.I0(valid[67]),
        .I1(valid[66]),
        .I2(imem_address[3]),
        .I3(valid[65]),
        .I4(imem_address[2]),
        .I5(valid[64]),
        .O(cache_hit_i_71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_72
       (.I0(valid[71]),
        .I1(valid[70]),
        .I2(imem_address[3]),
        .I3(valid[69]),
        .I4(imem_address[2]),
        .I5(valid[68]),
        .O(cache_hit_i_72_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_73
       (.I0(valid[75]),
        .I1(valid[74]),
        .I2(imem_address[3]),
        .I3(valid[73]),
        .I4(imem_address[2]),
        .I5(valid[72]),
        .O(cache_hit_i_73_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cache_hit_i_74
       (.I0(valid[79]),
        .I1(valid[78]),
        .I2(imem_address[3]),
        .I3(valid[77]),
        .I4(imem_address[2]),
        .I5(valid[76]),
        .O(cache_hit_i_74_n_0));
  FDRE cache_hit_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(cache_hit_reg_0),
        .R(1'b0));
  MUXF8 cache_hit_reg_i_10
       (.I0(cache_hit_reg_i_27_n_0),
        .I1(cache_hit_reg_i_28_n_0),
        .O(cache_hit_reg_i_10_n_0),
        .S(imem_address[5]));
  MUXF8 cache_hit_reg_i_11
       (.I0(cache_hit_reg_i_29_n_0),
        .I1(cache_hit_reg_i_30_n_0),
        .O(cache_hit_reg_i_11_n_0),
        .S(imem_address[5]));
  MUXF8 cache_hit_reg_i_12
       (.I0(cache_hit_reg_i_31_n_0),
        .I1(cache_hit_reg_i_32_n_0),
        .O(cache_hit_reg_i_12_n_0),
        .S(imem_address[5]));
  MUXF7 cache_hit_reg_i_17
       (.I0(cache_hit_i_43_n_0),
        .I1(cache_hit_i_44_n_0),
        .O(cache_hit_reg_i_17_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_18
       (.I0(cache_hit_i_45_n_0),
        .I1(cache_hit_i_46_n_0),
        .O(cache_hit_reg_i_18_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_19
       (.I0(cache_hit_i_47_n_0),
        .I1(cache_hit_i_48_n_0),
        .O(cache_hit_reg_i_19_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_20
       (.I0(cache_hit_i_49_n_0),
        .I1(cache_hit_i_50_n_0),
        .O(cache_hit_reg_i_20_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_21
       (.I0(cache_hit_i_51_n_0),
        .I1(cache_hit_i_52_n_0),
        .O(cache_hit_reg_i_21_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_22
       (.I0(cache_hit_i_53_n_0),
        .I1(cache_hit_i_54_n_0),
        .O(cache_hit_reg_i_22_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_23
       (.I0(cache_hit_i_55_n_0),
        .I1(cache_hit_i_56_n_0),
        .O(cache_hit_reg_i_23_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_24
       (.I0(cache_hit_i_57_n_0),
        .I1(cache_hit_i_58_n_0),
        .O(cache_hit_reg_i_24_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_25
       (.I0(cache_hit_i_59_n_0),
        .I1(cache_hit_i_60_n_0),
        .O(cache_hit_reg_i_25_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_26
       (.I0(cache_hit_i_61_n_0),
        .I1(cache_hit_i_62_n_0),
        .O(cache_hit_reg_i_26_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_27
       (.I0(cache_hit_i_63_n_0),
        .I1(cache_hit_i_64_n_0),
        .O(cache_hit_reg_i_27_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_28
       (.I0(cache_hit_i_65_n_0),
        .I1(cache_hit_i_66_n_0),
        .O(cache_hit_reg_i_28_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_29
       (.I0(cache_hit_i_67_n_0),
        .I1(cache_hit_i_68_n_0),
        .O(cache_hit_reg_i_29_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_30
       (.I0(cache_hit_i_69_n_0),
        .I1(cache_hit_i_70_n_0),
        .O(cache_hit_reg_i_30_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_31
       (.I0(cache_hit_i_71_n_0),
        .I1(cache_hit_i_72_n_0),
        .O(cache_hit_reg_i_31_n_0),
        .S(imem_address[4]));
  MUXF7 cache_hit_reg_i_32
       (.I0(cache_hit_i_73_n_0),
        .I1(cache_hit_i_74_n_0),
        .O(cache_hit_reg_i_32_n_0),
        .S(imem_address[4]));
  MUXF8 cache_hit_reg_i_5
       (.I0(cache_hit_reg_i_17_n_0),
        .I1(cache_hit_reg_i_18_n_0),
        .O(cache_hit_reg_i_5_n_0),
        .S(imem_address[5]));
  MUXF8 cache_hit_reg_i_6
       (.I0(cache_hit_reg_i_19_n_0),
        .I1(cache_hit_reg_i_20_n_0),
        .O(cache_hit_reg_i_6_n_0),
        .S(imem_address[5]));
  MUXF8 cache_hit_reg_i_7
       (.I0(cache_hit_reg_i_21_n_0),
        .I1(cache_hit_reg_i_22_n_0),
        .O(cache_hit_reg_i_7_n_0),
        .S(imem_address[5]));
  MUXF8 cache_hit_reg_i_8
       (.I0(cache_hit_reg_i_23_n_0),
        .I1(cache_hit_reg_i_24_n_0),
        .O(cache_hit_reg_i_8_n_0),
        .S(imem_address[5]));
  MUXF8 cache_hit_reg_i_9
       (.I0(cache_hit_reg_i_25_n_0),
        .I1(cache_hit_reg_i_26_n_0),
        .O(cache_hit_reg_i_9_n_0),
        .S(imem_address[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "cache_memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    cache_memory_reg_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,imem_address[8:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,cl_load_address[10:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_cache_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_cache_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_cache_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI(load_buffer[31:0]),
        .DIBDI(load_buffer[63:32]),
        .DIPADIP(load_buffer[67:64]),
        .DIPBDIP(load_buffer[71:68]),
        .DOADO({current_cache_line[31:2],cache_memory_reg_0_n_34,cache_memory_reg_0_n_35}),
        .DOBDO({current_cache_line[63:34],cache_memory_reg_0_n_66,cache_memory_reg_0_n_67}),
        .DOPADOP({current_cache_line[67:66],cache_memory_reg_0_n_70,cache_memory_reg_0_n_71}),
        .DOPBDOP(current_cache_line[71:68]),
        .ECCPARITY(NLW_cache_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_cache_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_cache_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d56" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d56" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "cache_memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "127" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "127" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    cache_memory_reg_1
       (.ADDRARDADDR({1'b1,1'b1,1'b1,imem_address[8:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,cl_load_address[10:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_cache_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_cache_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_cache_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI(load_buffer[103:72]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,load_buffer[127:104]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({current_cache_line[103:98],cache_memory_reg_1_n_10,cache_memory_reg_1_n_11,current_cache_line[95:72]}),
        .DOBDO({NLW_cache_memory_reg_1_DOBDO_UNCONNECTED[31:24],current_cache_line[127:104]}),
        .DOPADOP(NLW_cache_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_cache_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_cache_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_cache_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_cache_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0,store_cache_line_reg_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \cl_current_word[0]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\cl_current_word[2]_i_2_n_0 ),
        .I2(\cl_current_word_reg[0]_0 ),
        .O(\cl_current_word[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \cl_current_word[1]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\cl_current_word_reg[0]_0 ),
        .I2(\cl_current_word[2]_i_2_n_0 ),
        .I3(\cl_current_word_reg_n_0_[1] ),
        .O(\cl_current_word[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \cl_current_word[2]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\cl_current_word_reg[0]_0 ),
        .I2(\cl_current_word_reg_n_0_[1] ),
        .I3(\cl_current_word[2]_i_2_n_0 ),
        .I4(\cl_current_word_reg[2]_0 ),
        .O(\cl_current_word[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0001000000010)) 
    \cl_current_word[2]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_0 ),
        .I2(\load_buffer_reg[95]_0 ),
        .I3(cache_hit_reg_0),
        .I4(\state_reg_n_0_[0] ),
        .I5(\cl_current_word[2]_i_3_n_0 ),
        .O(\cl_current_word[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAA2A0000)) 
    \cl_current_word[2]_i_3 
       (.I0(\state_reg[1]_0 ),
        .I1(\cl_current_word_reg_n_0_[1] ),
        .I2(\cl_current_word_reg[0]_0 ),
        .I3(\cl_current_word_reg[2]_0 ),
        .I4(\icache_inputs[ack] ),
        .O(\cl_current_word[2]_i_3_n_0 ));
  FDRE \cl_current_word_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\cl_current_word[0]_i_1_n_0 ),
        .Q(\cl_current_word_reg[0]_0 ),
        .R(1'b0));
  FDRE \cl_current_word_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\cl_current_word[1]_i_1_n_0 ),
        .Q(\cl_current_word_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cl_current_word_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\cl_current_word[2]_i_1_n_0 ),
        .Q(\cl_current_word_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \cl_load_address[13]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(cache_hit_reg_0),
        .I2(\load_buffer_reg[95]_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[2] ),
        .O(\cl_load_address[13]_i_1_n_0 ));
  FDRE \cl_load_address_reg[10] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[8]),
        .Q(cl_load_address[10]),
        .R(1'b0));
  FDRE \cl_load_address_reg[11] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[9]),
        .Q(cl_load_address[11]),
        .R(1'b0));
  FDRE \cl_load_address_reg[12] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[10]),
        .Q(\cl_load_address_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \cl_load_address_reg[13] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[11]),
        .Q(\cl_load_address_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \cl_load_address_reg[14] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[12]),
        .Q(cl_load_address[14]),
        .R(1'b0));
  FDRE \cl_load_address_reg[15] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[13]),
        .Q(\cl_load_address_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \cl_load_address_reg[16] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[14]),
        .Q(\cl_load_address_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \cl_load_address_reg[17] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[15]),
        .Q(cl_load_address[17]),
        .R(1'b0));
  FDRE \cl_load_address_reg[18] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[16]),
        .Q(\cl_load_address_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \cl_load_address_reg[19] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[17]),
        .Q(\cl_load_address_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \cl_load_address_reg[20] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[18]),
        .Q(cl_load_address[20]),
        .R(1'b0));
  FDRE \cl_load_address_reg[21] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[19]),
        .Q(\cl_load_address_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \cl_load_address_reg[22] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[20]),
        .Q(\cl_load_address_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \cl_load_address_reg[23] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[21]),
        .Q(cl_load_address[23]),
        .R(1'b0));
  FDRE \cl_load_address_reg[24] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[22]),
        .Q(\cl_load_address_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \cl_load_address_reg[25] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[23]),
        .Q(\cl_load_address_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \cl_load_address_reg[26] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[24]),
        .Q(cl_load_address[26]),
        .R(1'b0));
  FDRE \cl_load_address_reg[27] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[25]),
        .Q(\cl_load_address_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \cl_load_address_reg[28] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[26]),
        .Q(\cl_load_address_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \cl_load_address_reg[29] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[27]),
        .Q(cl_load_address[29]),
        .R(1'b0));
  FDRE \cl_load_address_reg[30] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[28]),
        .Q(\cl_load_address_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \cl_load_address_reg[31] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[29]),
        .Q(\cl_load_address_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \cl_load_address_reg[4] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[2]),
        .Q(cl_load_address[4]),
        .R(1'b0));
  FDRE \cl_load_address_reg[5] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[3]),
        .Q(cl_load_address[5]),
        .R(1'b0));
  FDRE \cl_load_address_reg[6] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[4]),
        .Q(\cl_load_address_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \cl_load_address_reg[7] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[5]),
        .Q(\cl_load_address_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \cl_load_address_reg[8] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[6]),
        .Q(cl_load_address[8]),
        .R(1'b0));
  FDRE \cl_load_address_reg[9] 
       (.C(system_clk),
        .CE(\cl_load_address[13]_i_1_n_0 ),
        .D(imem_address[7]),
        .Q(cl_load_address[9]),
        .R(1'b0));
  FDRE \input_address_word_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(imem_address[0]),
        .Q(input_address_word[0]),
        .R(1'b0));
  FDRE \input_address_word_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(imem_address[1]),
        .Q(input_address_word[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[10]_i_1 
       (.I0(current_cache_line[42]),
        .I1(current_cache_line[10]),
        .I2(current_cache_line[106]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[74]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[11]_i_1 
       (.I0(current_cache_line[43]),
        .I1(current_cache_line[11]),
        .I2(current_cache_line[107]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[75]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[12]_i_1 
       (.I0(current_cache_line[44]),
        .I1(current_cache_line[12]),
        .I2(current_cache_line[108]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[76]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[13]_i_1 
       (.I0(current_cache_line[45]),
        .I1(current_cache_line[13]),
        .I2(current_cache_line[109]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[77]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[14]_i_1 
       (.I0(current_cache_line[46]),
        .I1(current_cache_line[14]),
        .I2(current_cache_line[110]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[78]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[15]_i_1 
       (.I0(current_cache_line[47]),
        .I1(current_cache_line[15]),
        .I2(current_cache_line[111]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[79]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[16]_i_1 
       (.I0(current_cache_line[48]),
        .I1(current_cache_line[16]),
        .I2(current_cache_line[112]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[80]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[17]_i_1 
       (.I0(current_cache_line[49]),
        .I1(current_cache_line[17]),
        .I2(current_cache_line[113]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[81]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[18]_i_1 
       (.I0(current_cache_line[50]),
        .I1(current_cache_line[18]),
        .I2(current_cache_line[114]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[82]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[19]_i_1 
       (.I0(current_cache_line[51]),
        .I1(current_cache_line[19]),
        .I2(current_cache_line[115]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[83]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[20]_i_1 
       (.I0(current_cache_line[52]),
        .I1(current_cache_line[20]),
        .I2(current_cache_line[116]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[84]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[21]_i_1 
       (.I0(current_cache_line[53]),
        .I1(current_cache_line[21]),
        .I2(current_cache_line[117]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[85]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[22]_i_1 
       (.I0(current_cache_line[54]),
        .I1(current_cache_line[22]),
        .I2(current_cache_line[118]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[86]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[23]_i_1 
       (.I0(current_cache_line[55]),
        .I1(current_cache_line[23]),
        .I2(current_cache_line[119]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[87]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[24]_i_1 
       (.I0(current_cache_line[56]),
        .I1(current_cache_line[24]),
        .I2(current_cache_line[120]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[88]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[25]_i_1 
       (.I0(current_cache_line[57]),
        .I1(current_cache_line[25]),
        .I2(current_cache_line[121]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[89]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[26]_i_1 
       (.I0(current_cache_line[58]),
        .I1(current_cache_line[26]),
        .I2(current_cache_line[122]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[90]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[27]_i_1 
       (.I0(current_cache_line[59]),
        .I1(current_cache_line[27]),
        .I2(current_cache_line[123]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[91]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[28]_i_1 
       (.I0(current_cache_line[60]),
        .I1(current_cache_line[28]),
        .I2(current_cache_line[124]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[92]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[29]_i_1 
       (.I0(current_cache_line[61]),
        .I1(current_cache_line[29]),
        .I2(current_cache_line[125]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[93]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[2]_i_1 
       (.I0(current_cache_line[34]),
        .I1(current_cache_line[2]),
        .I2(current_cache_line[98]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[66]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[30]_i_1 
       (.I0(current_cache_line[62]),
        .I1(current_cache_line[30]),
        .I2(current_cache_line[126]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[94]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[31]_i_2 
       (.I0(current_cache_line[63]),
        .I1(current_cache_line[31]),
        .I2(current_cache_line[127]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[95]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \instruction[31]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_0 ),
        .I2(\load_buffer_reg[95]_0 ),
        .I3(cache_hit_reg_0),
        .O(\state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[3]_i_1 
       (.I0(current_cache_line[35]),
        .I1(current_cache_line[3]),
        .I2(current_cache_line[99]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[67]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[4]_i_1 
       (.I0(current_cache_line[36]),
        .I1(current_cache_line[4]),
        .I2(current_cache_line[100]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[68]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[5]_i_1 
       (.I0(current_cache_line[37]),
        .I1(current_cache_line[5]),
        .I2(current_cache_line[101]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[69]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[6]_i_1 
       (.I0(current_cache_line[38]),
        .I1(current_cache_line[6]),
        .I2(current_cache_line[102]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[70]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[7]_i_1 
       (.I0(current_cache_line[39]),
        .I1(current_cache_line[7]),
        .I2(current_cache_line[103]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[71]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[8]_i_1 
       (.I0(current_cache_line[40]),
        .I1(current_cache_line[8]),
        .I2(current_cache_line[104]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[72]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \instruction[9]_i_1 
       (.I0(current_cache_line[41]),
        .I1(current_cache_line[9]),
        .I2(current_cache_line[105]),
        .I3(input_address_word[1]),
        .I4(input_address_word[0]),
        .I5(current_cache_line[73]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFECCFA00FA00)) 
    \intercon_peripheral[3]_i_12 
       (.I0(Q[16]),
        .I1(\intercon_peripheral[1]_i_2 [2]),
        .I2(Q[17]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [3]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFECCFA00FA00)) 
    \intercon_peripheral[3]_i_14 
       (.I0(Q[18]),
        .I1(\intercon_peripheral[1]_i_2 [4]),
        .I2(Q[19]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [5]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][20]_1 ));
  LUT6 #(
    .INIT(64'h11331FFF5FFF5FFF)) 
    \intercon_peripheral[3]_i_16 
       (.I0(Q[18]),
        .I1(\intercon_peripheral[1]_i_2 [4]),
        .I2(Q[19]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [5]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][20]_0 ));
  LUT6 #(
    .INIT(64'h11331FFF5FFF5FFF)) 
    \intercon_peripheral[3]_i_19 
       (.I0(Q[26]),
        .I1(\intercon_peripheral[1]_i_2 [6]),
        .I2(Q[27]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [7]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][28]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFECCFA00FA00)) 
    \intercon_peripheral[3]_i_20 
       (.I0(Q[26]),
        .I1(\intercon_peripheral[1]_i_2 [6]),
        .I2(Q[27]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [7]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][28]_1 ));
  LUT6 #(
    .INIT(64'h11331FFF5FFF5FFF)) 
    \intercon_peripheral[3]_i_7 
       (.I0(Q[29]),
        .I1(\intercon_peripheral[1]_i_2 [9]),
        .I2(Q[28]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [8]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFECCFA00FA00)) 
    irq_reset_i_3
       (.I0(Q[0]),
        .I1(\intercon_peripheral[1]_i_2 [0]),
        .I2(Q[1]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [1]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][2]_2 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \load_buffer[127]_i_1 
       (.I0(\cl_current_word_reg_n_0_[1] ),
        .I1(\load_buffer[127]_i_3_n_0 ),
        .I2(\icache_inputs[ack] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg[1]_0 ),
        .I5(\load_buffer_reg[95]_0 ),
        .O(\load_buffer[127]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \load_buffer[127]_i_3 
       (.I0(\cl_current_word_reg[2]_0 ),
        .I1(\cl_current_word_reg[0]_0 ),
        .O(\load_buffer[127]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \load_buffer[31]_i_1 
       (.I0(\load_buffer[95]_i_3_n_0 ),
        .I1(\cl_current_word_reg_n_0_[1] ),
        .I2(\icache_inputs[ack] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg[1]_0 ),
        .I5(\load_buffer_reg[95]_0 ),
        .O(\load_buffer[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \load_buffer[63]_i_1 
       (.I0(\load_buffer[127]_i_3_n_0 ),
        .I1(\cl_current_word_reg_n_0_[1] ),
        .I2(\icache_inputs[ack] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg[1]_0 ),
        .I5(\load_buffer_reg[95]_0 ),
        .O(\load_buffer[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \load_buffer[95]_i_1 
       (.I0(\cl_current_word_reg_n_0_[1] ),
        .I1(\load_buffer[95]_i_3_n_0 ),
        .I2(\icache_inputs[ack] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg[1]_0 ),
        .I5(\load_buffer_reg[95]_0 ),
        .O(\load_buffer[95]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \load_buffer[95]_i_3 
       (.I0(\cl_current_word_reg[2]_0 ),
        .I1(\cl_current_word_reg[0]_0 ),
        .O(\load_buffer[95]_i_3_n_0 ));
  FDRE \load_buffer_reg[0] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[0]_0 ),
        .Q(load_buffer[0]),
        .R(1'b0));
  FDRE \load_buffer_reg[100] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[100]_0 ),
        .Q(load_buffer[100]),
        .R(1'b0));
  FDRE \load_buffer_reg[101] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[101]_0 ),
        .Q(load_buffer[101]),
        .R(1'b0));
  FDRE \load_buffer_reg[102] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[102]_0 ),
        .Q(load_buffer[102]),
        .R(1'b0));
  FDRE \load_buffer_reg[103] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[103]_0 ),
        .Q(load_buffer[103]),
        .R(1'b0));
  FDRE \load_buffer_reg[104] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[104]_0 ),
        .Q(load_buffer[104]),
        .R(1'b0));
  FDRE \load_buffer_reg[105] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[105]_0 ),
        .Q(load_buffer[105]),
        .R(1'b0));
  FDRE \load_buffer_reg[106] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[106]_0 ),
        .Q(load_buffer[106]),
        .R(1'b0));
  FDRE \load_buffer_reg[107] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[107]_0 ),
        .Q(load_buffer[107]),
        .R(1'b0));
  FDRE \load_buffer_reg[108] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[108]_0 ),
        .Q(load_buffer[108]),
        .R(1'b0));
  FDRE \load_buffer_reg[109] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[109]_0 ),
        .Q(load_buffer[109]),
        .R(1'b0));
  FDRE \load_buffer_reg[10] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[10]_0 ),
        .Q(load_buffer[10]),
        .R(1'b0));
  FDRE \load_buffer_reg[110] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[110]_0 ),
        .Q(load_buffer[110]),
        .R(1'b0));
  FDRE \load_buffer_reg[111] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[111]_0 ),
        .Q(load_buffer[111]),
        .R(1'b0));
  FDRE \load_buffer_reg[112] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[112]_0 ),
        .Q(load_buffer[112]),
        .R(1'b0));
  FDRE \load_buffer_reg[113] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[113]_0 ),
        .Q(load_buffer[113]),
        .R(1'b0));
  FDRE \load_buffer_reg[114] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[114]_0 ),
        .Q(load_buffer[114]),
        .R(1'b0));
  FDRE \load_buffer_reg[115] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[115]_0 ),
        .Q(load_buffer[115]),
        .R(1'b0));
  FDRE \load_buffer_reg[116] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[116]_0 ),
        .Q(load_buffer[116]),
        .R(1'b0));
  FDRE \load_buffer_reg[117] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[117]_0 ),
        .Q(load_buffer[117]),
        .R(1'b0));
  FDRE \load_buffer_reg[118] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[118]_0 ),
        .Q(load_buffer[118]),
        .R(1'b0));
  FDRE \load_buffer_reg[119] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[119]_0 ),
        .Q(load_buffer[119]),
        .R(1'b0));
  FDRE \load_buffer_reg[11] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[11]_0 ),
        .Q(load_buffer[11]),
        .R(1'b0));
  FDRE \load_buffer_reg[120] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[120]_0 ),
        .Q(load_buffer[120]),
        .R(1'b0));
  FDRE \load_buffer_reg[121] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[121]_0 ),
        .Q(load_buffer[121]),
        .R(1'b0));
  FDRE \load_buffer_reg[122] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[122]_0 ),
        .Q(load_buffer[122]),
        .R(1'b0));
  FDRE \load_buffer_reg[123] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[123]_0 ),
        .Q(load_buffer[123]),
        .R(1'b0));
  FDRE \load_buffer_reg[124] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[124]_0 ),
        .Q(load_buffer[124]),
        .R(1'b0));
  FDRE \load_buffer_reg[125] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[125]_0 ),
        .Q(load_buffer[125]),
        .R(1'b0));
  FDRE \load_buffer_reg[126] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[126]_0 ),
        .Q(load_buffer[126]),
        .R(1'b0));
  FDRE \load_buffer_reg[127] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[127]_0 ),
        .Q(load_buffer[127]),
        .R(1'b0));
  FDRE \load_buffer_reg[12] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[12]_0 ),
        .Q(load_buffer[12]),
        .R(1'b0));
  FDRE \load_buffer_reg[13] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[13]_0 ),
        .Q(load_buffer[13]),
        .R(1'b0));
  FDRE \load_buffer_reg[14] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[14]_0 ),
        .Q(load_buffer[14]),
        .R(1'b0));
  FDRE \load_buffer_reg[15] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[15]_0 ),
        .Q(load_buffer[15]),
        .R(1'b0));
  FDRE \load_buffer_reg[16] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[16]_0 ),
        .Q(load_buffer[16]),
        .R(1'b0));
  FDRE \load_buffer_reg[17] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[17]_0 ),
        .Q(load_buffer[17]),
        .R(1'b0));
  FDRE \load_buffer_reg[18] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[18]_0 ),
        .Q(load_buffer[18]),
        .R(1'b0));
  FDRE \load_buffer_reg[19] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[19]_0 ),
        .Q(load_buffer[19]),
        .R(1'b0));
  FDRE \load_buffer_reg[1] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[1]_0 ),
        .Q(load_buffer[1]),
        .R(1'b0));
  FDRE \load_buffer_reg[20] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[20]_0 ),
        .Q(load_buffer[20]),
        .R(1'b0));
  FDRE \load_buffer_reg[21] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[21]_0 ),
        .Q(load_buffer[21]),
        .R(1'b0));
  FDRE \load_buffer_reg[22] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[22]_0 ),
        .Q(load_buffer[22]),
        .R(1'b0));
  FDRE \load_buffer_reg[23] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[23]_0 ),
        .Q(load_buffer[23]),
        .R(1'b0));
  FDRE \load_buffer_reg[24] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[24]_0 ),
        .Q(load_buffer[24]),
        .R(1'b0));
  FDRE \load_buffer_reg[25] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[25]_0 ),
        .Q(load_buffer[25]),
        .R(1'b0));
  FDRE \load_buffer_reg[26] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[26]_0 ),
        .Q(load_buffer[26]),
        .R(1'b0));
  FDRE \load_buffer_reg[27] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[27]_0 ),
        .Q(load_buffer[27]),
        .R(1'b0));
  FDRE \load_buffer_reg[28] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[28]_0 ),
        .Q(load_buffer[28]),
        .R(1'b0));
  FDRE \load_buffer_reg[29] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[29]_0 ),
        .Q(load_buffer[29]),
        .R(1'b0));
  FDRE \load_buffer_reg[2] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[2]_0 ),
        .Q(load_buffer[2]),
        .R(1'b0));
  FDRE \load_buffer_reg[30] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[30]_0 ),
        .Q(load_buffer[30]),
        .R(1'b0));
  FDRE \load_buffer_reg[31] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[31]_0 ),
        .Q(load_buffer[31]),
        .R(1'b0));
  FDRE \load_buffer_reg[32] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[96]_0 ),
        .Q(load_buffer[32]),
        .R(1'b0));
  FDRE \load_buffer_reg[33] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[97]_0 ),
        .Q(load_buffer[33]),
        .R(1'b0));
  FDRE \load_buffer_reg[34] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[98]_0 ),
        .Q(load_buffer[34]),
        .R(1'b0));
  FDRE \load_buffer_reg[35] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[99]_0 ),
        .Q(load_buffer[35]),
        .R(1'b0));
  FDRE \load_buffer_reg[36] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[100]_0 ),
        .Q(load_buffer[36]),
        .R(1'b0));
  FDRE \load_buffer_reg[37] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[101]_0 ),
        .Q(load_buffer[37]),
        .R(1'b0));
  FDRE \load_buffer_reg[38] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[102]_0 ),
        .Q(load_buffer[38]),
        .R(1'b0));
  FDRE \load_buffer_reg[39] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[103]_0 ),
        .Q(load_buffer[39]),
        .R(1'b0));
  FDRE \load_buffer_reg[3] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[3]_0 ),
        .Q(load_buffer[3]),
        .R(1'b0));
  FDRE \load_buffer_reg[40] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[104]_0 ),
        .Q(load_buffer[40]),
        .R(1'b0));
  FDRE \load_buffer_reg[41] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[105]_0 ),
        .Q(load_buffer[41]),
        .R(1'b0));
  FDRE \load_buffer_reg[42] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[106]_0 ),
        .Q(load_buffer[42]),
        .R(1'b0));
  FDRE \load_buffer_reg[43] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[107]_0 ),
        .Q(load_buffer[43]),
        .R(1'b0));
  FDRE \load_buffer_reg[44] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[108]_0 ),
        .Q(load_buffer[44]),
        .R(1'b0));
  FDRE \load_buffer_reg[45] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[109]_0 ),
        .Q(load_buffer[45]),
        .R(1'b0));
  FDRE \load_buffer_reg[46] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[110]_0 ),
        .Q(load_buffer[46]),
        .R(1'b0));
  FDRE \load_buffer_reg[47] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[111]_0 ),
        .Q(load_buffer[47]),
        .R(1'b0));
  FDRE \load_buffer_reg[48] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[112]_0 ),
        .Q(load_buffer[48]),
        .R(1'b0));
  FDRE \load_buffer_reg[49] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[113]_0 ),
        .Q(load_buffer[49]),
        .R(1'b0));
  FDRE \load_buffer_reg[4] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[4]_0 ),
        .Q(load_buffer[4]),
        .R(1'b0));
  FDRE \load_buffer_reg[50] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[114]_0 ),
        .Q(load_buffer[50]),
        .R(1'b0));
  FDRE \load_buffer_reg[51] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[115]_0 ),
        .Q(load_buffer[51]),
        .R(1'b0));
  FDRE \load_buffer_reg[52] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[116]_0 ),
        .Q(load_buffer[52]),
        .R(1'b0));
  FDRE \load_buffer_reg[53] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[117]_0 ),
        .Q(load_buffer[53]),
        .R(1'b0));
  FDRE \load_buffer_reg[54] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[118]_0 ),
        .Q(load_buffer[54]),
        .R(1'b0));
  FDRE \load_buffer_reg[55] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[119]_0 ),
        .Q(load_buffer[55]),
        .R(1'b0));
  FDRE \load_buffer_reg[56] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[120]_0 ),
        .Q(load_buffer[56]),
        .R(1'b0));
  FDRE \load_buffer_reg[57] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[121]_0 ),
        .Q(load_buffer[57]),
        .R(1'b0));
  FDRE \load_buffer_reg[58] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[122]_0 ),
        .Q(load_buffer[58]),
        .R(1'b0));
  FDRE \load_buffer_reg[59] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[123]_0 ),
        .Q(load_buffer[59]),
        .R(1'b0));
  FDRE \load_buffer_reg[5] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[5]_0 ),
        .Q(load_buffer[5]),
        .R(1'b0));
  FDRE \load_buffer_reg[60] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[124]_0 ),
        .Q(load_buffer[60]),
        .R(1'b0));
  FDRE \load_buffer_reg[61] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[125]_0 ),
        .Q(load_buffer[61]),
        .R(1'b0));
  FDRE \load_buffer_reg[62] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[126]_0 ),
        .Q(load_buffer[62]),
        .R(1'b0));
  FDRE \load_buffer_reg[63] 
       (.C(system_clk),
        .CE(\load_buffer[63]_i_1_n_0 ),
        .D(\load_buffer_reg[127]_0 ),
        .Q(load_buffer[63]),
        .R(1'b0));
  FDRE \load_buffer_reg[64] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[0]_0 ),
        .Q(load_buffer[64]),
        .R(1'b0));
  FDRE \load_buffer_reg[65] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[1]_0 ),
        .Q(load_buffer[65]),
        .R(1'b0));
  FDRE \load_buffer_reg[66] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[2]_0 ),
        .Q(load_buffer[66]),
        .R(1'b0));
  FDRE \load_buffer_reg[67] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[3]_0 ),
        .Q(load_buffer[67]),
        .R(1'b0));
  FDRE \load_buffer_reg[68] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[4]_0 ),
        .Q(load_buffer[68]),
        .R(1'b0));
  FDRE \load_buffer_reg[69] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[5]_0 ),
        .Q(load_buffer[69]),
        .R(1'b0));
  FDRE \load_buffer_reg[6] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[6]_0 ),
        .Q(load_buffer[6]),
        .R(1'b0));
  FDRE \load_buffer_reg[70] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[6]_0 ),
        .Q(load_buffer[70]),
        .R(1'b0));
  FDRE \load_buffer_reg[71] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[7]_0 ),
        .Q(load_buffer[71]),
        .R(1'b0));
  FDRE \load_buffer_reg[72] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[8]_0 ),
        .Q(load_buffer[72]),
        .R(1'b0));
  FDRE \load_buffer_reg[73] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[9]_0 ),
        .Q(load_buffer[73]),
        .R(1'b0));
  FDRE \load_buffer_reg[74] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[10]_0 ),
        .Q(load_buffer[74]),
        .R(1'b0));
  FDRE \load_buffer_reg[75] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[11]_0 ),
        .Q(load_buffer[75]),
        .R(1'b0));
  FDRE \load_buffer_reg[76] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[12]_0 ),
        .Q(load_buffer[76]),
        .R(1'b0));
  FDRE \load_buffer_reg[77] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[13]_0 ),
        .Q(load_buffer[77]),
        .R(1'b0));
  FDRE \load_buffer_reg[78] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[14]_0 ),
        .Q(load_buffer[78]),
        .R(1'b0));
  FDRE \load_buffer_reg[79] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[15]_0 ),
        .Q(load_buffer[79]),
        .R(1'b0));
  FDRE \load_buffer_reg[7] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[7]_0 ),
        .Q(load_buffer[7]),
        .R(1'b0));
  FDRE \load_buffer_reg[80] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[16]_0 ),
        .Q(load_buffer[80]),
        .R(1'b0));
  FDRE \load_buffer_reg[81] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[17]_0 ),
        .Q(load_buffer[81]),
        .R(1'b0));
  FDRE \load_buffer_reg[82] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[18]_0 ),
        .Q(load_buffer[82]),
        .R(1'b0));
  FDRE \load_buffer_reg[83] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[19]_0 ),
        .Q(load_buffer[83]),
        .R(1'b0));
  FDRE \load_buffer_reg[84] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[20]_0 ),
        .Q(load_buffer[84]),
        .R(1'b0));
  FDRE \load_buffer_reg[85] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[21]_0 ),
        .Q(load_buffer[85]),
        .R(1'b0));
  FDRE \load_buffer_reg[86] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[22]_0 ),
        .Q(load_buffer[86]),
        .R(1'b0));
  FDRE \load_buffer_reg[87] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[23]_0 ),
        .Q(load_buffer[87]),
        .R(1'b0));
  FDRE \load_buffer_reg[88] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[24]_0 ),
        .Q(load_buffer[88]),
        .R(1'b0));
  FDRE \load_buffer_reg[89] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[25]_0 ),
        .Q(load_buffer[89]),
        .R(1'b0));
  FDRE \load_buffer_reg[8] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[8]_0 ),
        .Q(load_buffer[8]),
        .R(1'b0));
  FDRE \load_buffer_reg[90] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[26]_0 ),
        .Q(load_buffer[90]),
        .R(1'b0));
  FDRE \load_buffer_reg[91] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[27]_0 ),
        .Q(load_buffer[91]),
        .R(1'b0));
  FDRE \load_buffer_reg[92] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[28]_0 ),
        .Q(load_buffer[92]),
        .R(1'b0));
  FDRE \load_buffer_reg[93] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[29]_0 ),
        .Q(load_buffer[93]),
        .R(1'b0));
  FDRE \load_buffer_reg[94] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[30]_0 ),
        .Q(load_buffer[94]),
        .R(1'b0));
  FDRE \load_buffer_reg[95] 
       (.C(system_clk),
        .CE(\load_buffer[95]_i_1_n_0 ),
        .D(\load_buffer_reg[31]_0 ),
        .Q(load_buffer[95]),
        .R(1'b0));
  FDRE \load_buffer_reg[96] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[96]_0 ),
        .Q(load_buffer[96]),
        .R(1'b0));
  FDRE \load_buffer_reg[97] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[97]_0 ),
        .Q(load_buffer[97]),
        .R(1'b0));
  FDRE \load_buffer_reg[98] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[98]_0 ),
        .Q(load_buffer[98]),
        .R(1'b0));
  FDRE \load_buffer_reg[99] 
       (.C(system_clk),
        .CE(\load_buffer[127]_i_1_n_0 ),
        .D(\load_buffer_reg[99]_0 ),
        .Q(load_buffer[99]),
        .R(1'b0));
  FDRE \load_buffer_reg[9] 
       (.C(system_clk),
        .CE(\load_buffer[31]_i_1_n_0 ),
        .D(\load_buffer_reg[9]_0 ),
        .Q(load_buffer[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \pc[31]_i_1 
       (.I0(pc11_out),
        .I1(\state_reg[2]_0 ),
        .I2(\pc_reg[31] ),
        .O(E));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB0BBB)) 
    \pc[31]_i_3 
       (.I0(branch_taken),
        .I1(dmem_address2),
        .I2(cache_hit_reg_0),
        .I3(\load_buffer_reg[95]_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(pc11_out));
  LUT6 #(
    .INIT(64'h33337FFF7FFF7FFF)) 
    processor_ack_in_o_INST_0_i_4
       (.I0(\icache_outputs[stb] ),
        .I1(ack_reg_2),
        .I2(ack_reg_3),
        .I3(\icache_outputs[cyc] ),
        .I4(\sample_clk_divisor_reg[7]_3 ),
        .I5(\dmem_if_outputs[stb] ),
        .O(\wb_outputs_reg[stb]_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \processor_dat_in_o[31]_INST_0_i_2 
       (.I0(ack_reg_1),
        .I1(ack_reg),
        .I2(ack_reg_0),
        .O(\intercon_peripheral_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \sample_clk_divisor[7]_i_1 
       (.I0(\wb_outputs_reg[adr][2]_0 ),
        .I1(\sample_clk_divisor_reg[7] ),
        .I2(\sample_clk_divisor_reg[7]_0 ),
        .I3(\intercon_peripheral_reg[1] ),
        .I4(\sample_clk_divisor_reg[7]_1 ),
        .I5(\sample_clk_divisor_reg[7]_2 ),
        .O(\wb_state_reg[0] ));
  LUT6 #(
    .INIT(64'hEECCE000A000A000)) 
    \sample_clk_divisor[7]_i_2 
       (.I0(Q[0]),
        .I1(\intercon_peripheral[1]_i_2 [0]),
        .I2(Q[1]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [1]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h10FA)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\icache_inputs[ack] ),
        .I2(\state_reg[1]_0 ),
        .I3(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4555FFFF05050000)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\load_buffer[127]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\cl_current_word_reg_n_0_[1] ),
        .I4(\state[2]_i_3_n_0 ),
        .I5(\state_reg[1]_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \state[2]_i_1 
       (.I0(state),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \state[2]_i_2 
       (.I0(\cl_current_word_reg[2]_0 ),
        .I1(\cl_current_word_reg_n_0_[1] ),
        .I2(\cl_current_word_reg[0]_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg[1]_0 ),
        .O(state));
  LUT6 #(
    .INIT(64'hEFEFEFEFFAFAFFFA)) 
    \state[2]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\icache_inputs[ack] ),
        .I2(\state_reg[1]_0 ),
        .I3(\load_buffer_reg[95]_0 ),
        .I4(cache_hit_reg_0),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg[1]_0 ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(reset));
  LUT6 #(
    .INIT(64'h5555555540000000)) 
    store_cache_line_i_1
       (.I0(\state_reg_n_0_[2] ),
        .I1(store_cache_line),
        .I2(\icache_inputs[ack] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg[1]_0 ),
        .I5(store_cache_line_reg_n_0),
        .O(store_cache_line_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h08)) 
    store_cache_line_i_2
       (.I0(\cl_current_word_reg_n_0_[1] ),
        .I1(\cl_current_word_reg[0]_0 ),
        .I2(\cl_current_word_reg[2]_0 ),
        .O(store_cache_line));
  FDRE store_cache_line_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(store_cache_line_i_1_n_0),
        .Q(store_cache_line_reg_n_0),
        .R(reset));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M tag_memory_reg_0_63_0_2
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[11]),
        .DIB(\cl_load_address_reg[31]_0 [2]),
        .DIC(\cl_load_address_reg[31]_0 [3]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[11]_0 ),
        .DOB(\cl_load_address_reg[11]_1 ),
        .DOC(\cl_load_address_reg[11]_2 ),
        .DOD(NLW_tag_memory_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_0_63_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_memory_reg_0_63_0_2_i_1
       (.I0(store_cache_line_reg_n_0),
        .I1(cl_load_address[10]),
        .O(tag_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M tag_memory_reg_0_63_12_14
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[23]),
        .DIB(\cl_load_address_reg[31]_0 [10]),
        .DIC(\cl_load_address_reg[31]_0 [11]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[23]_0 ),
        .DOB(\cl_load_address_reg[23]_1 ),
        .DOC(\cl_load_address_reg[23]_2 ),
        .DOD(NLW_tag_memory_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M tag_memory_reg_0_63_15_17
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[26]),
        .DIB(\cl_load_address_reg[31]_0 [12]),
        .DIC(\cl_load_address_reg[31]_0 [13]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[26]_0 ),
        .DOB(\cl_load_address_reg[26]_1 ),
        .DOC(\cl_load_address_reg[26]_2 ),
        .DOD(NLW_tag_memory_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M tag_memory_reg_0_63_18_20
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[29]),
        .DIB(\cl_load_address_reg[31]_0 [14]),
        .DIC(\cl_load_address_reg[31]_0 [15]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[29]_0 ),
        .DOB(\cl_load_address_reg[29]_1 ),
        .DOC(\cl_load_address_reg[29]_2 ),
        .DOD(NLW_tag_memory_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M tag_memory_reg_0_63_3_5
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[14]),
        .DIB(\cl_load_address_reg[31]_0 [4]),
        .DIC(\cl_load_address_reg[31]_0 [5]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[14]_0 ),
        .DOB(\cl_load_address_reg[14]_1 ),
        .DOC(\cl_load_address_reg[14]_2 ),
        .DOD(NLW_tag_memory_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M tag_memory_reg_0_63_6_8
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[17]),
        .DIB(\cl_load_address_reg[31]_0 [6]),
        .DIC(\cl_load_address_reg[31]_0 [7]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[17]_0 ),
        .DOB(\cl_load_address_reg[17]_1 ),
        .DOC(\cl_load_address_reg[17]_2 ),
        .DOD(NLW_tag_memory_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M tag_memory_reg_0_63_9_11
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[20]),
        .DIB(\cl_load_address_reg[31]_0 [8]),
        .DIC(\cl_load_address_reg[31]_0 [9]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[20]_0 ),
        .DOB(\cl_load_address_reg[20]_1 ),
        .DOC(\cl_load_address_reg[20]_2 ),
        .DOD(NLW_tag_memory_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M tag_memory_reg_64_127_0_2
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[11]),
        .DIB(\cl_load_address_reg[31]_0 [2]),
        .DIC(\cl_load_address_reg[31]_0 [3]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[11]_3 ),
        .DOB(\cl_load_address_reg[11]_4 ),
        .DOC(\cl_load_address_reg[11]_5 ),
        .DOD(NLW_tag_memory_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_64_127_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tag_memory_reg_64_127_0_2_i_1
       (.I0(store_cache_line_reg_n_0),
        .I1(cl_load_address[10]),
        .O(tag_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M tag_memory_reg_64_127_12_14
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[23]),
        .DIB(\cl_load_address_reg[31]_0 [10]),
        .DIC(\cl_load_address_reg[31]_0 [11]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[23]_3 ),
        .DOB(\cl_load_address_reg[23]_4 ),
        .DOC(\cl_load_address_reg[23]_5 ),
        .DOD(NLW_tag_memory_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M tag_memory_reg_64_127_15_17
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[26]),
        .DIB(\cl_load_address_reg[31]_0 [12]),
        .DIC(\cl_load_address_reg[31]_0 [13]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[26]_3 ),
        .DOB(\cl_load_address_reg[26]_4 ),
        .DOC(\cl_load_address_reg[26]_5 ),
        .DOD(NLW_tag_memory_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M tag_memory_reg_64_127_18_20
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[29]),
        .DIB(\cl_load_address_reg[31]_0 [14]),
        .DIC(\cl_load_address_reg[31]_0 [15]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[29]_3 ),
        .DOB(\cl_load_address_reg[29]_4 ),
        .DOC(\cl_load_address_reg[29]_5 ),
        .DOD(NLW_tag_memory_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M tag_memory_reg_64_127_3_5
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[14]),
        .DIB(\cl_load_address_reg[31]_0 [4]),
        .DIC(\cl_load_address_reg[31]_0 [5]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[14]_3 ),
        .DOB(\cl_load_address_reg[14]_4 ),
        .DOC(\cl_load_address_reg[14]_5 ),
        .DOD(NLW_tag_memory_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M tag_memory_reg_64_127_6_8
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[17]),
        .DIB(\cl_load_address_reg[31]_0 [6]),
        .DIC(\cl_load_address_reg[31]_0 [7]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[17]_3 ),
        .DOB(\cl_load_address_reg[17]_4 ),
        .DOC(\cl_load_address_reg[17]_5 ),
        .DOD(NLW_tag_memory_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M tag_memory_reg_64_127_9_11
       (.ADDRA(imem_address[7:2]),
        .ADDRB(imem_address[7:2]),
        .ADDRC(imem_address[7:2]),
        .ADDRD({cl_load_address[9:8],\cl_load_address_reg[31]_0 [1:0],cl_load_address[5:4]}),
        .DIA(cl_load_address[20]),
        .DIB(\cl_load_address_reg[31]_0 [8]),
        .DIC(\cl_load_address_reg[31]_0 [9]),
        .DID(1'b0),
        .DOA(\cl_load_address_reg[20]_3 ),
        .DOB(\cl_load_address_reg[20]_4 ),
        .DOC(\cl_load_address_reg[20]_5 ),
        .DOD(NLW_tag_memory_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(system_clk),
        .WE(tag_memory_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[0]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[0]),
        .O(\valid[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[100]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[100]),
        .O(\valid[100]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[101]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[101]),
        .O(\valid[101]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[102]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[102]),
        .O(\valid[102]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[103]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[103]),
        .O(\valid[103]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[104]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[104]),
        .O(\valid[104]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[105]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[105]),
        .O(\valid[105]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[106]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[106]),
        .O(\valid[106]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[107]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[107]),
        .O(\valid[107]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[108]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[108]),
        .O(\valid[108]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[109]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[109]),
        .O(\valid[109]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[10]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[10]),
        .O(\valid[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[110]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[110]),
        .O(\valid[110]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[111]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[111]),
        .O(\valid[111]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[112]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[112]),
        .O(\valid[112]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid[112]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[112]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[113]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[113]),
        .O(\valid[113]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[113]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[5]),
        .I3(cl_load_address[4]),
        .O(\valid[113]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[114]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[114]),
        .O(\valid[114]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[114]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[114]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[115]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[115]),
        .O(\valid[115]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \valid[115]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[115]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[116]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[116]),
        .O(\valid[116]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[116]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [1]),
        .I1(\cl_load_address_reg[31]_0 [0]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[116]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[117]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[117]),
        .O(\valid[117]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[117]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [1]),
        .I1(\cl_load_address_reg[31]_0 [0]),
        .I2(cl_load_address[5]),
        .I3(cl_load_address[4]),
        .O(\valid[117]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[118]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[118]),
        .O(\valid[118]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[118]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [1]),
        .I1(\cl_load_address_reg[31]_0 [0]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[118]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[119]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[119]),
        .O(\valid[119]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[119]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [1]),
        .I1(\cl_load_address_reg[31]_0 [0]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[119]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[11]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[11]),
        .O(\valid[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[120]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[120]),
        .O(\valid[120]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[120]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[120]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[121]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[121]),
        .O(\valid[121]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[121]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[5]),
        .I3(cl_load_address[4]),
        .O(\valid[121]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[122]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[122]),
        .O(\valid[122]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[122]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[122]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[123]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[123]),
        .O(\valid[123]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[123]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[123]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[124]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[124]),
        .O(\valid[124]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \valid[124]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[124]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[125]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[125]),
        .O(\valid[125]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[125]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[5]),
        .I3(cl_load_address[4]),
        .O(\valid[125]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[126]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[126]),
        .O(\valid[126]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[126]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[126]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[127]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[127]),
        .O(\valid[127]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \valid[127]_i_2 
       (.I0(\cl_load_address_reg[31]_0 [0]),
        .I1(\cl_load_address_reg[31]_0 [1]),
        .I2(cl_load_address[4]),
        .I3(cl_load_address[5]),
        .O(\valid[127]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[12]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[12]),
        .O(\valid[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[13]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[13]),
        .O(\valid[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[14]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[14]),
        .O(\valid[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[15]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[15]),
        .O(\valid[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[16]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[16]),
        .O(\valid[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[17]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[17]),
        .O(\valid[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[18]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[18]),
        .O(\valid[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[19]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[19]),
        .O(\valid[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[1]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[1]),
        .O(\valid[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[20]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[20]),
        .O(\valid[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[21]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[21]),
        .O(\valid[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[22]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[22]),
        .O(\valid[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[23]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[23]),
        .O(\valid[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[24]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[24]),
        .O(\valid[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[25]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[25]),
        .O(\valid[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[26]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[26]),
        .O(\valid[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[27]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[27]),
        .O(\valid[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[28]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[28]),
        .O(\valid[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[29]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[29]),
        .O(\valid[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[2]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[2]),
        .O(\valid[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[30]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[30]),
        .O(\valid[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[31]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[31]),
        .O(\valid[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[32]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[32]),
        .O(\valid[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[33]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[33]),
        .O(\valid[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[34]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[34]),
        .O(\valid[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[35]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[35]),
        .O(\valid[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[36]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[36]),
        .O(\valid[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[37]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[37]),
        .O(\valid[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[38]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[38]),
        .O(\valid[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[39]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[39]),
        .O(\valid[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[3]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[3]),
        .O(\valid[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[40]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[40]),
        .O(\valid[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[41]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[41]),
        .O(\valid[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[42]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[42]),
        .O(\valid[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[43]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[43]),
        .O(\valid[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[44]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[44]),
        .O(\valid[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[45]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[45]),
        .O(\valid[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[46]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[46]),
        .O(\valid[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[47]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[47]),
        .O(\valid[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[48]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[48]),
        .O(\valid[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[49]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[49]),
        .O(\valid[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[4]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[4]),
        .O(\valid[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[50]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[50]),
        .O(\valid[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[51]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[51]),
        .O(\valid[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[52]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[52]),
        .O(\valid[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[53]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[53]),
        .O(\valid[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[54]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[54]),
        .O(\valid[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[55]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[55]),
        .O(\valid[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[56]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[56]),
        .O(\valid[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[57]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[57]),
        .O(\valid[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[58]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[58]),
        .O(\valid[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[59]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[59]),
        .O(\valid[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[5]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[5]),
        .O(\valid[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[60]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[60]),
        .O(\valid[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[61]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[61]),
        .O(\valid[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[62]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[62]),
        .O(\valid[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[63]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[63]),
        .O(\valid[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[64]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[64]),
        .O(\valid[64]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[65]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[65]),
        .O(\valid[65]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[66]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[66]),
        .O(\valid[66]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[67]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[67]),
        .O(\valid[67]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[68]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[68]),
        .O(\valid[68]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[69]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[69]),
        .O(\valid[69]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[6]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[6]),
        .O(\valid[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[70]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[70]),
        .O(\valid[70]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[71]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[71]),
        .O(\valid[71]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[72]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[72]),
        .O(\valid[72]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[73]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[73]),
        .O(\valid[73]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[74]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[74]),
        .O(\valid[74]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[75]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[75]),
        .O(\valid[75]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[76]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[76]),
        .O(\valid[76]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[77]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[77]),
        .O(\valid[77]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[78]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[78]),
        .O(\valid[78]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[79]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[79]),
        .O(\valid[79]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[7]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[7]),
        .O(\valid[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[80]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[80]),
        .O(\valid[80]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[81]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[81]),
        .O(\valid[81]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[82]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[82]),
        .O(\valid[82]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[83]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[83]),
        .O(\valid[83]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[84]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[116]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[84]),
        .O(\valid[84]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[85]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[117]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[85]),
        .O(\valid[85]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[86]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[118]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[86]),
        .O(\valid[86]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[87]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[119]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[87]),
        .O(\valid[87]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[88]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[88]),
        .O(\valid[88]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[89]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[89]),
        .O(\valid[89]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[8]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[120]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[8]),
        .O(\valid[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[90]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[122]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[90]),
        .O(\valid[90]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[91]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[123]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[91]),
        .O(\valid[91]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[92]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[124]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[92]),
        .O(\valid[92]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[93]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[125]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[93]),
        .O(\valid[93]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[94]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[126]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[94]),
        .O(\valid[94]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[95]_i_1 
       (.I0(cl_load_address[8]),
        .I1(cl_load_address[9]),
        .I2(cl_load_address[10]),
        .I3(\valid[127]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[95]),
        .O(\valid[95]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[96]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[112]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[96]),
        .O(\valid[96]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[97]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[113]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[97]),
        .O(\valid[97]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[98]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[114]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[98]),
        .O(\valid[98]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[99]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[115]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[99]),
        .O(\valid[99]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[9]_i_1 
       (.I0(cl_load_address[9]),
        .I1(cl_load_address[8]),
        .I2(cl_load_address[10]),
        .I3(\valid[121]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(valid[9]),
        .O(\valid[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[0]_i_1_n_0 ),
        .Q(valid[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[100] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[100]_i_1_n_0 ),
        .Q(valid[100]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[101] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[101]_i_1_n_0 ),
        .Q(valid[101]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[102] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[102]_i_1_n_0 ),
        .Q(valid[102]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[103] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[103]_i_1_n_0 ),
        .Q(valid[103]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[104] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[104]_i_1_n_0 ),
        .Q(valid[104]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[105] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[105]_i_1_n_0 ),
        .Q(valid[105]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[106] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[106]_i_1_n_0 ),
        .Q(valid[106]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[107] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[107]_i_1_n_0 ),
        .Q(valid[107]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[108] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[108]_i_1_n_0 ),
        .Q(valid[108]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[109] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[109]_i_1_n_0 ),
        .Q(valid[109]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[10]_i_1_n_0 ),
        .Q(valid[10]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[110] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[110]_i_1_n_0 ),
        .Q(valid[110]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[111] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[111]_i_1_n_0 ),
        .Q(valid[111]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[112] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[112]_i_1_n_0 ),
        .Q(valid[112]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[113] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[113]_i_1_n_0 ),
        .Q(valid[113]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[114] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[114]_i_1_n_0 ),
        .Q(valid[114]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[115] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[115]_i_1_n_0 ),
        .Q(valid[115]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[116] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[116]_i_1_n_0 ),
        .Q(valid[116]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[117] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[117]_i_1_n_0 ),
        .Q(valid[117]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[118] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[118]_i_1_n_0 ),
        .Q(valid[118]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[119] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[119]_i_1_n_0 ),
        .Q(valid[119]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[11]_i_1_n_0 ),
        .Q(valid[11]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[120] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[120]_i_1_n_0 ),
        .Q(valid[120]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[121] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[121]_i_1_n_0 ),
        .Q(valid[121]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[122] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[122]_i_1_n_0 ),
        .Q(valid[122]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[123] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[123]_i_1_n_0 ),
        .Q(valid[123]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[124] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[124]_i_1_n_0 ),
        .Q(valid[124]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[125] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[125]_i_1_n_0 ),
        .Q(valid[125]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[126] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[126]_i_1_n_0 ),
        .Q(valid[126]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[127] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[127]_i_1_n_0 ),
        .Q(valid[127]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[12] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[12]_i_1_n_0 ),
        .Q(valid[12]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[13] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[13]_i_1_n_0 ),
        .Q(valid[13]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[14] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[14]_i_1_n_0 ),
        .Q(valid[14]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[15] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[15]_i_1_n_0 ),
        .Q(valid[15]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[16] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[16]_i_1_n_0 ),
        .Q(valid[16]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[17] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[17]_i_1_n_0 ),
        .Q(valid[17]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[18] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[18]_i_1_n_0 ),
        .Q(valid[18]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[19] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[19]_i_1_n_0 ),
        .Q(valid[19]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[1]_i_1_n_0 ),
        .Q(valid[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[20] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[20]_i_1_n_0 ),
        .Q(valid[20]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[21] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[21]_i_1_n_0 ),
        .Q(valid[21]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[22] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[22]_i_1_n_0 ),
        .Q(valid[22]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[23] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[23]_i_1_n_0 ),
        .Q(valid[23]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[24] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[24]_i_1_n_0 ),
        .Q(valid[24]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[25] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[25]_i_1_n_0 ),
        .Q(valid[25]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[26] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[26]_i_1_n_0 ),
        .Q(valid[26]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[27] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[27]_i_1_n_0 ),
        .Q(valid[27]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[28] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[28]_i_1_n_0 ),
        .Q(valid[28]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[29] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[29]_i_1_n_0 ),
        .Q(valid[29]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[2]_i_1_n_0 ),
        .Q(valid[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[30] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[30]_i_1_n_0 ),
        .Q(valid[30]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[31] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[31]_i_1_n_0 ),
        .Q(valid[31]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[32] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[32]_i_1_n_0 ),
        .Q(valid[32]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[33] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[33]_i_1_n_0 ),
        .Q(valid[33]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[34] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[34]_i_1_n_0 ),
        .Q(valid[34]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[35] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[35]_i_1_n_0 ),
        .Q(valid[35]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[36] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[36]_i_1_n_0 ),
        .Q(valid[36]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[37] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[37]_i_1_n_0 ),
        .Q(valid[37]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[38] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[38]_i_1_n_0 ),
        .Q(valid[38]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[39] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[39]_i_1_n_0 ),
        .Q(valid[39]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[3]_i_1_n_0 ),
        .Q(valid[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[40] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[40]_i_1_n_0 ),
        .Q(valid[40]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[41] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[41]_i_1_n_0 ),
        .Q(valid[41]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[42] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[42]_i_1_n_0 ),
        .Q(valid[42]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[43] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[43]_i_1_n_0 ),
        .Q(valid[43]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[44] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[44]_i_1_n_0 ),
        .Q(valid[44]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[45] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[45]_i_1_n_0 ),
        .Q(valid[45]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[46] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[46]_i_1_n_0 ),
        .Q(valid[46]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[47] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[47]_i_1_n_0 ),
        .Q(valid[47]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[48] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[48]_i_1_n_0 ),
        .Q(valid[48]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[49] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[49]_i_1_n_0 ),
        .Q(valid[49]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[4]_i_1_n_0 ),
        .Q(valid[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[50] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[50]_i_1_n_0 ),
        .Q(valid[50]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[51] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[51]_i_1_n_0 ),
        .Q(valid[51]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[52] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[52]_i_1_n_0 ),
        .Q(valid[52]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[53] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[53]_i_1_n_0 ),
        .Q(valid[53]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[54] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[54]_i_1_n_0 ),
        .Q(valid[54]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[55] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[55]_i_1_n_0 ),
        .Q(valid[55]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[56] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[56]_i_1_n_0 ),
        .Q(valid[56]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[57] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[57]_i_1_n_0 ),
        .Q(valid[57]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[58] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[58]_i_1_n_0 ),
        .Q(valid[58]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[59] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[59]_i_1_n_0 ),
        .Q(valid[59]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[5]_i_1_n_0 ),
        .Q(valid[5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[60] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[60]_i_1_n_0 ),
        .Q(valid[60]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[61] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[61]_i_1_n_0 ),
        .Q(valid[61]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[62] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[62]_i_1_n_0 ),
        .Q(valid[62]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[63] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[63]_i_1_n_0 ),
        .Q(valid[63]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[64] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[64]_i_1_n_0 ),
        .Q(valid[64]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[65] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[65]_i_1_n_0 ),
        .Q(valid[65]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[66] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[66]_i_1_n_0 ),
        .Q(valid[66]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[67] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[67]_i_1_n_0 ),
        .Q(valid[67]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[68] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[68]_i_1_n_0 ),
        .Q(valid[68]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[69] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[69]_i_1_n_0 ),
        .Q(valid[69]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[6]_i_1_n_0 ),
        .Q(valid[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[70] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[70]_i_1_n_0 ),
        .Q(valid[70]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[71] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[71]_i_1_n_0 ),
        .Q(valid[71]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[72] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[72]_i_1_n_0 ),
        .Q(valid[72]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[73] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[73]_i_1_n_0 ),
        .Q(valid[73]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[74] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[74]_i_1_n_0 ),
        .Q(valid[74]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[75] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[75]_i_1_n_0 ),
        .Q(valid[75]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[76] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[76]_i_1_n_0 ),
        .Q(valid[76]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[77] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[77]_i_1_n_0 ),
        .Q(valid[77]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[78] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[78]_i_1_n_0 ),
        .Q(valid[78]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[79] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[79]_i_1_n_0 ),
        .Q(valid[79]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[7]_i_1_n_0 ),
        .Q(valid[7]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[80] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[80]_i_1_n_0 ),
        .Q(valid[80]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[81] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[81]_i_1_n_0 ),
        .Q(valid[81]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[82] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[82]_i_1_n_0 ),
        .Q(valid[82]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[83] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[83]_i_1_n_0 ),
        .Q(valid[83]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[84] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[84]_i_1_n_0 ),
        .Q(valid[84]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[85] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[85]_i_1_n_0 ),
        .Q(valid[85]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[86] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[86]_i_1_n_0 ),
        .Q(valid[86]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[87] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[87]_i_1_n_0 ),
        .Q(valid[87]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[88] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[88]_i_1_n_0 ),
        .Q(valid[88]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[89] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[89]_i_1_n_0 ),
        .Q(valid[89]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[8]_i_1_n_0 ),
        .Q(valid[8]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[90] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[90]_i_1_n_0 ),
        .Q(valid[90]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[91] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[91]_i_1_n_0 ),
        .Q(valid[91]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[92] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[92]_i_1_n_0 ),
        .Q(valid[92]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[93] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[93]_i_1_n_0 ),
        .Q(valid[93]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[94] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[94]_i_1_n_0 ),
        .Q(valid[94]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[95] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[95]_i_1_n_0 ),
        .Q(valid[95]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[96] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[96]_i_1_n_0 ),
        .Q(valid[96]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[97] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[97]_i_1_n_0 ),
        .Q(valid[97]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[98] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[98]_i_1_n_0 ),
        .Q(valid[98]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[99] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[99]_i_1_n_0 ),
        .Q(valid[99]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\valid[9]_i_1_n_0 ),
        .Q(valid[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hEECCEFFFAFFFAFFF)) 
    \wb_dat_out[1]_i_3__0 
       (.I0(Q[0]),
        .I1(\intercon_peripheral[1]_i_2 [0]),
        .I2(Q[1]),
        .I3(ack_reg_3),
        .I4(\intercon_peripheral[1]_i_2 [1]),
        .I5(\sample_clk_divisor_reg[7]_3 ),
        .O(\wb_outputs_reg[adr][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][10]_i_1 
       (.I0(cl_load_address[10]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[8]),
        .O(\wb_outputs[adr][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][11]_i_1 
       (.I0(cl_load_address[11]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[9]),
        .O(\wb_outputs[adr][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][14]_i_1 
       (.I0(cl_load_address[14]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[12]),
        .O(\wb_outputs[adr][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][17]_i_1 
       (.I0(cl_load_address[17]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[15]),
        .O(\wb_outputs[adr][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][20]_i_1 
       (.I0(cl_load_address[20]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[18]),
        .O(\wb_outputs[adr][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][23]_i_1 
       (.I0(cl_load_address[23]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[21]),
        .O(\wb_outputs[adr][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][26]_i_1 
       (.I0(cl_load_address[26]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[24]),
        .O(\wb_outputs[adr][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][29]_i_1 
       (.I0(cl_load_address[29]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[27]),
        .O(\wb_outputs[adr][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wb_outputs[adr][2]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\cl_current_word_reg[0]_0 ),
        .O(\wb_outputs[adr][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10110000)) 
    \wb_outputs[adr][31]_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg[1]_0 ),
        .I3(cache_hit_reg_0),
        .I4(\load_buffer_reg[95]_0 ),
        .O(\wb_outputs[adr][31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wb_outputs[adr][3]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\cl_current_word_reg_n_0_[1] ),
        .O(\wb_outputs[adr][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][4]_i_1 
       (.I0(cl_load_address[4]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[2]),
        .O(\wb_outputs[adr][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][5]_i_1 
       (.I0(cl_load_address[5]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[3]),
        .O(\wb_outputs[adr][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][8]_i_1 
       (.I0(cl_load_address[8]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[6]),
        .O(\wb_outputs[adr][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[adr][9]_i_1 
       (.I0(cl_load_address[9]),
        .I1(\state_reg[1]_0 ),
        .I2(imem_address[7]),
        .O(\wb_outputs[adr][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77FF77FF00000030)) 
    \wb_outputs[cyc]_i_1 
       (.I0(\wb_outputs[cyc]_i_2_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\wb_outputs_reg[cyc]_0 ),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\icache_outputs[cyc] ),
        .O(\wb_outputs[cyc]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \wb_outputs[cyc]_i_2 
       (.I0(\icache_inputs[ack] ),
        .I1(\cl_current_word_reg[2]_0 ),
        .I2(\cl_current_word_reg[0]_0 ),
        .I3(\cl_current_word_reg_n_0_[1] ),
        .O(\wb_outputs[cyc]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7F22)) 
    \wb_outputs[stb]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\icache_inputs[ack] ),
        .I3(\icache_outputs[stb] ),
        .O(\wb_outputs[stb]_i_1_n_0 ));
  FDRE \wb_outputs_reg[adr][10] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][11] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][12] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [2]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][13] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [3]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][14] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][15] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [4]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][16] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [5]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][17] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][18] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [6]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][19] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [7]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][20] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][21] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [8]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][22] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [9]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][23] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][24] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [10]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][25] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [11]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][26] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][27] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [12]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][28] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [13]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][29] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][2] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][30] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [14]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][31] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [15]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][3] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][4] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][5] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][6] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [0]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][7] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [1]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][8] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][9] 
       (.C(system_clk),
        .CE(\wb_outputs[adr][31]_i_1__0_n_0 ),
        .D(\wb_outputs[adr][9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \wb_outputs_reg[cyc] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_outputs[cyc]_i_1_n_0 ),
        .Q(\icache_outputs[cyc] ),
        .R(reset));
  FDRE \wb_outputs_reg[stb] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_outputs[stb]_i_1_n_0 ),
        .Q(\icache_outputs[stb] ),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \wb_state[1]_i_3 
       (.I0(\wb_outputs_reg[stb]_0 ),
        .I1(ack_reg),
        .I2(ack_reg_0),
        .I3(ack_reg_1),
        .O(\intercon_peripheral_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_memory
   (mem_exception,
    \exception_context_out_reg[ie1] ,
    count_instr_out,
    mem_rd_write,
    \exception_context_out_reg[ie] ,
    ex_dmem_data_out,
    \rs1_data_reg[9] ,
    \rs2_data_reg[31] ,
    \rs2_data_reg[31]_0 ,
    \rs2_data_reg[31]_1 ,
    rs2_forwarded123_out,
    D,
    rs1_forwarded125_out,
    \csr_write_out_reg[1]_0 ,
    \csr_write_out_reg[1]_1 ,
    \mem_op_reg[2]_0 ,
    \rs2_data_reg[30] ,
    \rs2_data_reg[28] ,
    \rs2_data_reg[22] ,
    \rs2_data_reg[22]_0 ,
    \rs2_data_reg[14] ,
    \rs2_data_reg[14]_0 ,
    \rs1_data_reg[9]_0 ,
    \rs2_data_reg[6] ,
    \rs2_data_reg[6]_0 ,
    \rs2_data_reg[30]_0 ,
    \rd_data_out_reg[1] ,
    \rd_data_out_reg[3] ,
    \rd_data_out_reg[4] ,
    \rd_data_out_reg[2] ,
    \rd_addr_out_reg[4]_0 ,
    DI,
    \rs1_data_reg[9]_1 ,
    \rs2_data_reg[14]_1 ,
    \rs2_data_reg[22]_1 ,
    \rs1_data_reg[9]_2 ,
    \mem_op[2]_i_27_0 ,
    \mem_op[2]_i_23_0 ,
    \dmem_data_out_p_reg[23] ,
    \dmem_data_out_p_reg[16] ,
    \dmem_data_out_p_reg[17] ,
    \dmem_data_out_p_reg[18] ,
    \dmem_data_out_p_reg[19] ,
    \dmem_data_out_p_reg[20] ,
    \dmem_data_out_p_reg[21] ,
    \dmem_data_out_p_reg[22] ,
    \dmem_data_out_p_reg[23]_0 ,
    \dmem_data_out_p_reg[7] ,
    \mem_size_reg[1]_0 ,
    \mem_op_reg[1]_0 ,
    \mem_op_reg[2]_1 ,
    \csr_addr_out_reg[11]_0 ,
    \csr_data_out_reg[31]_0 ,
    \exception_context_out_reg[badaddr][31]_0 ,
    \exception_context_out_reg[cause][5]_0 ,
    reset,
    exception_out_reg_0,
    system_clk,
    \exception_context_out_reg[cause][0]_0 ,
    \exception_context_out_reg[ie1]__0_0 ,
    SR,
    p_1_in,
    ex_count_instruction,
    ex_rd_write,
    \exception_context_out_reg[ie]__0_0 ,
    rs1_forwarded,
    rs2_forwarded1,
    rs2_data,
    Q,
    rs1_forwarded1,
    rs1_data,
    \exception_context_out[badaddr][31]_i_12 ,
    \exception_context_out[badaddr][31]_i_12_0 ,
    \dmem_address_p[31]_i_30 ,
    \wb_outputs_reg[dat][28] ,
    \dmem_data_out_p_reg[29] ,
    \dmem_data_out_p_reg[29]_0 ,
    i__carry_i_15__0,
    i__carry_i_15__0_0,
    S,
    \mem_op_reg[2]_i_15_0 ,
    \mem_op[2]_i_11 ,
    \mem_op_reg[2]_i_20_0 ,
    \mem_op_reg[2]_i_14_0 ,
    \mem_op[2]_i_11_0 ,
    \wb_outputs_reg[dat][31] ,
    \wb_outputs_reg[dat][15] ,
    \wb_outputs_reg[dat][31]_0 ,
    \wb_outputs_reg[dat][8] ,
    \wb_outputs_reg[dat][15]_0 ,
    \wb_outputs_reg[dat][31]_1 ,
    \rd_data_out_reg[23] ,
    \rd_data_out_reg[31] ,
    \rd_data_out_reg[16] ,
    \rd_data_out_reg[24] ,
    \rd_data_out_reg[25] ,
    \rd_data_out_reg[26] ,
    \rd_data_out_reg[27] ,
    \rd_data_out_reg[28] ,
    \rd_data_out_reg[29] ,
    \rd_data_out_reg[30] ,
    \rd_data_out_reg[31]_0 ,
    dmem_read_ack,
    SS,
    \rd_data_reg[0]_0 ,
    \csr_addr_out_reg[11]_1 ,
    \csr_write_out_reg[1]_2 ,
    \csr_write_out_reg[0]_0 ,
    \csr_data_out_reg[31]_1 ,
    \exception_context_out_reg[cause][4]_0 ,
    \ex_exception_context[badaddr] ,
    \ex_exception_context[cause] ,
    \exception_context_out_reg[cause][3]_0 ,
    \rd_addr_out_reg[4]_1 ,
    \mem_op_reg[2]_2 ,
    \mem_size_reg[1]_1 ,
    \rd_data_reg[31]_0 );
  output mem_exception;
  output \exception_context_out_reg[ie1] ;
  output count_instr_out;
  output mem_rd_write;
  output \exception_context_out_reg[ie] ;
  output [27:0]ex_dmem_data_out;
  output [1:0]\rs1_data_reg[9] ;
  output [0:0]\rs2_data_reg[31] ;
  output [0:0]\rs2_data_reg[31]_0 ;
  output [0:0]\rs2_data_reg[31]_1 ;
  output rs2_forwarded123_out;
  output [31:0]D;
  output rs1_forwarded125_out;
  output \csr_write_out_reg[1]_0 ;
  output [1:0]\csr_write_out_reg[1]_1 ;
  output [1:0]\mem_op_reg[2]_0 ;
  output [3:0]\rs2_data_reg[30] ;
  output [2:0]\rs2_data_reg[28] ;
  output [3:0]\rs2_data_reg[22] ;
  output [3:0]\rs2_data_reg[22]_0 ;
  output [3:0]\rs2_data_reg[14] ;
  output [3:0]\rs2_data_reg[14]_0 ;
  output [0:0]\rs1_data_reg[9]_0 ;
  output [1:0]\rs2_data_reg[6] ;
  output [1:0]\rs2_data_reg[6]_0 ;
  output [3:0]\rs2_data_reg[30]_0 ;
  output \rd_data_out_reg[1] ;
  output \rd_data_out_reg[3] ;
  output \rd_data_out_reg[4] ;
  output \rd_data_out_reg[2] ;
  output [4:0]\rd_addr_out_reg[4]_0 ;
  output [1:0]DI;
  output [0:0]\rs1_data_reg[9]_1 ;
  output [3:0]\rs2_data_reg[14]_1 ;
  output [3:0]\rs2_data_reg[22]_1 ;
  output [0:0]\rs1_data_reg[9]_2 ;
  output [0:0]\mem_op[2]_i_27_0 ;
  output [0:0]\mem_op[2]_i_23_0 ;
  output [11:0]\dmem_data_out_p_reg[23] ;
  output \dmem_data_out_p_reg[16] ;
  output \dmem_data_out_p_reg[17] ;
  output \dmem_data_out_p_reg[18] ;
  output \dmem_data_out_p_reg[19] ;
  output \dmem_data_out_p_reg[20] ;
  output \dmem_data_out_p_reg[21] ;
  output \dmem_data_out_p_reg[22] ;
  output \dmem_data_out_p_reg[23]_0 ;
  output [3:0]\dmem_data_out_p_reg[7] ;
  output [1:0]\mem_size_reg[1]_0 ;
  output \mem_op_reg[1]_0 ;
  output \mem_op_reg[2]_1 ;
  output [11:0]\csr_addr_out_reg[11]_0 ;
  output [31:0]\csr_data_out_reg[31]_0 ;
  output [31:0]\exception_context_out_reg[badaddr][31]_0 ;
  output [5:0]\exception_context_out_reg[cause][5]_0 ;
  input reset;
  input exception_out_reg_0;
  input system_clk;
  input \exception_context_out_reg[cause][0]_0 ;
  input \exception_context_out_reg[ie1]__0_0 ;
  input [0:0]SR;
  input p_1_in;
  input ex_count_instruction;
  input ex_rd_write;
  input \exception_context_out_reg[ie]__0_0 ;
  input [25:0]rs1_forwarded;
  input rs2_forwarded1;
  input [31:0]rs2_data;
  input [31:0]Q;
  input rs1_forwarded1;
  input [1:0]rs1_data;
  input \exception_context_out[badaddr][31]_i_12 ;
  input \exception_context_out[badaddr][31]_i_12_0 ;
  input \dmem_address_p[31]_i_30 ;
  input [3:0]\wb_outputs_reg[dat][28] ;
  input [1:0]\dmem_data_out_p_reg[29] ;
  input \dmem_data_out_p_reg[29]_0 ;
  input [1:0]i__carry_i_15__0;
  input i__carry_i_15__0_0;
  input [1:0]S;
  input [1:0]\mem_op_reg[2]_i_15_0 ;
  input [0:0]\mem_op[2]_i_11 ;
  input [1:0]\mem_op_reg[2]_i_20_0 ;
  input [1:0]\mem_op_reg[2]_i_14_0 ;
  input [0:0]\mem_op[2]_i_11_0 ;
  input \wb_outputs_reg[dat][31] ;
  input \wb_outputs_reg[dat][15] ;
  input [31:0]\wb_outputs_reg[dat][31]_0 ;
  input \wb_outputs_reg[dat][8] ;
  input \wb_outputs_reg[dat][15]_0 ;
  input \wb_outputs_reg[dat][31]_1 ;
  input [23:0]\rd_data_out_reg[23] ;
  input \rd_data_out_reg[31] ;
  input \rd_data_out_reg[16] ;
  input \rd_data_out_reg[24] ;
  input \rd_data_out_reg[25] ;
  input \rd_data_out_reg[26] ;
  input \rd_data_out_reg[27] ;
  input \rd_data_out_reg[28] ;
  input \rd_data_out_reg[29] ;
  input \rd_data_out_reg[30] ;
  input \rd_data_out_reg[31]_0 ;
  input dmem_read_ack;
  input [0:0]SS;
  input [0:0]\rd_data_reg[0]_0 ;
  input [11:0]\csr_addr_out_reg[11]_1 ;
  input \csr_write_out_reg[1]_2 ;
  input \csr_write_out_reg[0]_0 ;
  input [31:0]\csr_data_out_reg[31]_1 ;
  input \exception_context_out_reg[cause][4]_0 ;
  input [31:0]\ex_exception_context[badaddr] ;
  input [4:0]\ex_exception_context[cause] ;
  input \exception_context_out_reg[cause][3]_0 ;
  input [4:0]\rd_addr_out_reg[4]_1 ;
  input [2:0]\mem_op_reg[2]_2 ;
  input [1:0]\mem_size_reg[1]_1 ;
  input [31:0]\rd_data_reg[31]_0 ;

  wire [31:0]D;
  wire [1:0]DI;
  wire [31:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire count_instr_out;
  wire [11:0]\csr_addr_out_reg[11]_0 ;
  wire [11:0]\csr_addr_out_reg[11]_1 ;
  wire [31:0]\csr_data_out_reg[31]_0 ;
  wire [31:0]\csr_data_out_reg[31]_1 ;
  wire \csr_write_out_reg[0]_0 ;
  wire \csr_write_out_reg[1]_0 ;
  wire [1:0]\csr_write_out_reg[1]_1 ;
  wire \csr_write_out_reg[1]_2 ;
  wire \dmem_address_p[31]_i_30 ;
  wire \dmem_data_out_p[31]_i_4_n_0 ;
  wire \dmem_data_out_p_reg[16] ;
  wire \dmem_data_out_p_reg[17] ;
  wire \dmem_data_out_p_reg[18] ;
  wire \dmem_data_out_p_reg[19] ;
  wire \dmem_data_out_p_reg[20] ;
  wire \dmem_data_out_p_reg[21] ;
  wire \dmem_data_out_p_reg[22] ;
  wire [11:0]\dmem_data_out_p_reg[23] ;
  wire \dmem_data_out_p_reg[23]_0 ;
  wire [1:0]\dmem_data_out_p_reg[29] ;
  wire \dmem_data_out_p_reg[29]_0 ;
  wire [3:0]\dmem_data_out_p_reg[7] ;
  wire dmem_read_ack;
  wire ex_count_instruction;
  wire [27:0]ex_dmem_data_out;
  wire [31:0]\ex_exception_context[badaddr] ;
  wire [4:0]\ex_exception_context[cause] ;
  wire ex_rd_write;
  wire \exception_context_out[badaddr][31]_i_12 ;
  wire \exception_context_out[badaddr][31]_i_12_0 ;
  wire [31:0]\exception_context_out_reg[badaddr][31]_0 ;
  wire \exception_context_out_reg[cause][0]_0 ;
  wire \exception_context_out_reg[cause][3]_0 ;
  wire \exception_context_out_reg[cause][4]_0 ;
  wire [5:0]\exception_context_out_reg[cause][5]_0 ;
  wire \exception_context_out_reg[ie1] ;
  wire \exception_context_out_reg[ie1]__0_0 ;
  wire \exception_context_out_reg[ie] ;
  wire \exception_context_out_reg[ie]__0_0 ;
  wire exception_out_reg_0;
  wire [1:0]i__carry_i_15__0;
  wire i__carry_i_15__0_0;
  wire [15:8]mem_data_in;
  wire mem_exception;
  wire [0:0]mem_mem_op;
  wire [0:0]\mem_op[2]_i_11 ;
  wire [0:0]\mem_op[2]_i_11_0 ;
  wire \mem_op[2]_i_21_n_0 ;
  wire [0:0]\mem_op[2]_i_23_0 ;
  wire \mem_op[2]_i_23_n_0 ;
  wire \mem_op[2]_i_25_n_0 ;
  wire [0:0]\mem_op[2]_i_27_0 ;
  wire \mem_op[2]_i_27_n_0 ;
  wire \mem_op[2]_i_30_n_0 ;
  wire \mem_op[2]_i_32_n_0 ;
  wire \mem_op[2]_i_35_n_0 ;
  wire \mem_op[2]_i_37_n_0 ;
  wire \mem_op[2]_i_38_n_0 ;
  wire \mem_op[2]_i_39_n_0 ;
  wire \mem_op[2]_i_42_n_0 ;
  wire \mem_op[2]_i_43_n_0 ;
  wire \mem_op_reg[1]_0 ;
  wire [1:0]\mem_op_reg[2]_0 ;
  wire \mem_op_reg[2]_1 ;
  wire [2:0]\mem_op_reg[2]_2 ;
  wire [1:0]\mem_op_reg[2]_i_14_0 ;
  wire \mem_op_reg[2]_i_14_n_2 ;
  wire \mem_op_reg[2]_i_14_n_3 ;
  wire [1:0]\mem_op_reg[2]_i_15_0 ;
  wire \mem_op_reg[2]_i_15_n_2 ;
  wire \mem_op_reg[2]_i_15_n_3 ;
  wire [1:0]\mem_op_reg[2]_i_20_0 ;
  wire \mem_op_reg[2]_i_20_n_0 ;
  wire \mem_op_reg[2]_i_20_n_1 ;
  wire \mem_op_reg[2]_i_20_n_2 ;
  wire \mem_op_reg[2]_i_20_n_3 ;
  wire \mem_op_reg[2]_i_24_n_0 ;
  wire \mem_op_reg[2]_i_24_n_1 ;
  wire \mem_op_reg[2]_i_24_n_2 ;
  wire \mem_op_reg[2]_i_24_n_3 ;
  wire \mem_op_reg[2]_i_28_n_0 ;
  wire \mem_op_reg[2]_i_28_n_1 ;
  wire \mem_op_reg[2]_i_28_n_2 ;
  wire \mem_op_reg[2]_i_28_n_3 ;
  wire \mem_op_reg[2]_i_33_n_0 ;
  wire \mem_op_reg[2]_i_33_n_1 ;
  wire \mem_op_reg[2]_i_33_n_2 ;
  wire \mem_op_reg[2]_i_33_n_3 ;
  wire mem_rd_write;
  wire [1:0]\mem_size_reg[1]_0 ;
  wire [1:0]\mem_size_reg[1]_1 ;
  wire p_1_in;
  wire [4:0]\rd_addr_out_reg[4]_0 ;
  wire [4:0]\rd_addr_out_reg[4]_1 ;
  wire [31:0]rd_data;
  wire rd_data_out1;
  wire \rd_data_out[15]_i_2_n_0 ;
  wire \rd_data_out_reg[16] ;
  wire \rd_data_out_reg[1] ;
  wire [23:0]\rd_data_out_reg[23] ;
  wire \rd_data_out_reg[24] ;
  wire \rd_data_out_reg[25] ;
  wire \rd_data_out_reg[26] ;
  wire \rd_data_out_reg[27] ;
  wire \rd_data_out_reg[28] ;
  wire \rd_data_out_reg[29] ;
  wire \rd_data_out_reg[2] ;
  wire \rd_data_out_reg[30] ;
  wire \rd_data_out_reg[31] ;
  wire \rd_data_out_reg[31]_0 ;
  wire \rd_data_out_reg[3] ;
  wire \rd_data_out_reg[4] ;
  wire [0:0]\rd_data_reg[0]_0 ;
  wire [31:0]\rd_data_reg[31]_0 ;
  wire reset;
  wire [1:0]rs1_data;
  wire [1:0]\rs1_data_reg[9] ;
  wire [0:0]\rs1_data_reg[9]_0 ;
  wire [0:0]\rs1_data_reg[9]_1 ;
  wire [0:0]\rs1_data_reg[9]_2 ;
  wire [25:0]rs1_forwarded;
  wire rs1_forwarded1;
  wire rs1_forwarded125_out;
  wire [31:0]rs2_data;
  wire [3:0]\rs2_data_reg[14] ;
  wire [3:0]\rs2_data_reg[14]_0 ;
  wire [3:0]\rs2_data_reg[14]_1 ;
  wire [3:0]\rs2_data_reg[22] ;
  wire [3:0]\rs2_data_reg[22]_0 ;
  wire [3:0]\rs2_data_reg[22]_1 ;
  wire [2:0]\rs2_data_reg[28] ;
  wire [3:0]\rs2_data_reg[30] ;
  wire [3:0]\rs2_data_reg[30]_0 ;
  wire [0:0]\rs2_data_reg[31] ;
  wire [0:0]\rs2_data_reg[31]_0 ;
  wire [0:0]\rs2_data_reg[31]_1 ;
  wire [1:0]\rs2_data_reg[6] ;
  wire [1:0]\rs2_data_reg[6]_0 ;
  wire rs2_forwarded1;
  wire rs2_forwarded123_out;
  wire system_clk;
  wire \wb_outputs[dat][24]_i_3_n_0 ;
  wire \wb_outputs[dat][25]_i_3_n_0 ;
  wire \wb_outputs[dat][26]_i_3_n_0 ;
  wire \wb_outputs[dat][27]_i_3_n_0 ;
  wire \wb_outputs[dat][28]_i_3_n_0 ;
  wire \wb_outputs[dat][29]_i_3_n_0 ;
  wire \wb_outputs[dat][30]_i_3_n_0 ;
  wire \wb_outputs[dat][31]_i_4_n_0 ;
  wire \wb_outputs_reg[dat][15] ;
  wire \wb_outputs_reg[dat][15]_0 ;
  wire [3:0]\wb_outputs_reg[dat][28] ;
  wire \wb_outputs_reg[dat][31] ;
  wire [31:0]\wb_outputs_reg[dat][31]_0 ;
  wire \wb_outputs_reg[dat][31]_1 ;
  wire \wb_outputs_reg[dat][8] ;
  wire [3:3]\NLW_mem_op_reg[2]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_op_reg[2]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_mem_op_reg[2]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_op_reg[2]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_mem_op_reg[2]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_mem_op_reg[2]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_mem_op_reg[2]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_mem_op_reg[2]_i_33_O_UNCONNECTED ;

  FDRE count_instr_out_reg
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_count_instruction),
        .Q(count_instr_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr_addr_out[11]_i_4 
       (.I0(\mem_op_reg[2]_0 [0]),
        .I1(\mem_op_reg[2]_0 [1]),
        .I2(mem_mem_op),
        .O(\mem_op_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr_addr_out[11]_i_5 
       (.I0(\mem_op_reg[2]_0 [1]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(dmem_read_ack),
        .O(\mem_op_reg[2]_1 ));
  FDSE \csr_addr_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [0]),
        .Q(\csr_addr_out_reg[11]_0 [0]),
        .S(SS));
  FDRE \csr_addr_out_reg[10] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [10]),
        .Q(\csr_addr_out_reg[11]_0 [10]),
        .R(SS));
  FDRE \csr_addr_out_reg[11] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [11]),
        .Q(\csr_addr_out_reg[11]_0 [11]),
        .R(SS));
  FDRE \csr_addr_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [1]),
        .Q(\csr_addr_out_reg[11]_0 [1]),
        .R(SS));
  FDRE \csr_addr_out_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [2]),
        .Q(\csr_addr_out_reg[11]_0 [2]),
        .R(SS));
  FDRE \csr_addr_out_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [3]),
        .Q(\csr_addr_out_reg[11]_0 [3]),
        .R(SS));
  FDRE \csr_addr_out_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [4]),
        .Q(\csr_addr_out_reg[11]_0 [4]),
        .R(SS));
  FDRE \csr_addr_out_reg[5] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [5]),
        .Q(\csr_addr_out_reg[11]_0 [5]),
        .R(SS));
  FDSE \csr_addr_out_reg[6] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [6]),
        .Q(\csr_addr_out_reg[11]_0 [6]),
        .S(SS));
  FDRE \csr_addr_out_reg[7] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [7]),
        .Q(\csr_addr_out_reg[11]_0 [7]),
        .R(SS));
  FDSE \csr_addr_out_reg[8] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [8]),
        .Q(\csr_addr_out_reg[11]_0 [8]),
        .S(SS));
  FDSE \csr_addr_out_reg[9] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_1 [9]),
        .Q(\csr_addr_out_reg[11]_0 [9]),
        .S(SS));
  FDRE \csr_data_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [0]),
        .Q(\csr_data_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \csr_data_out_reg[10] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [10]),
        .Q(\csr_data_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \csr_data_out_reg[11] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [11]),
        .Q(\csr_data_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \csr_data_out_reg[12] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [12]),
        .Q(\csr_data_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \csr_data_out_reg[13] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [13]),
        .Q(\csr_data_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \csr_data_out_reg[14] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [14]),
        .Q(\csr_data_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \csr_data_out_reg[15] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [15]),
        .Q(\csr_data_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \csr_data_out_reg[16] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [16]),
        .Q(\csr_data_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \csr_data_out_reg[17] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [17]),
        .Q(\csr_data_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \csr_data_out_reg[18] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [18]),
        .Q(\csr_data_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \csr_data_out_reg[19] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [19]),
        .Q(\csr_data_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \csr_data_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [1]),
        .Q(\csr_data_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \csr_data_out_reg[20] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [20]),
        .Q(\csr_data_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \csr_data_out_reg[21] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [21]),
        .Q(\csr_data_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \csr_data_out_reg[22] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [22]),
        .Q(\csr_data_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \csr_data_out_reg[23] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [23]),
        .Q(\csr_data_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \csr_data_out_reg[24] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [24]),
        .Q(\csr_data_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \csr_data_out_reg[25] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [25]),
        .Q(\csr_data_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \csr_data_out_reg[26] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [26]),
        .Q(\csr_data_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \csr_data_out_reg[27] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [27]),
        .Q(\csr_data_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \csr_data_out_reg[28] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [28]),
        .Q(\csr_data_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \csr_data_out_reg[29] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [29]),
        .Q(\csr_data_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \csr_data_out_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [2]),
        .Q(\csr_data_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \csr_data_out_reg[30] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [30]),
        .Q(\csr_data_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \csr_data_out_reg[31] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [31]),
        .Q(\csr_data_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \csr_data_out_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [3]),
        .Q(\csr_data_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \csr_data_out_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [4]),
        .Q(\csr_data_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \csr_data_out_reg[5] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [5]),
        .Q(\csr_data_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \csr_data_out_reg[6] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [6]),
        .Q(\csr_data_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \csr_data_out_reg[7] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [7]),
        .Q(\csr_data_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \csr_data_out_reg[8] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [8]),
        .Q(\csr_data_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \csr_data_out_reg[9] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_1 [9]),
        .Q(\csr_data_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \csr_write_out_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\csr_write_out_reg[0]_0 ),
        .Q(\csr_write_out_reg[1]_1 [0]),
        .R(reset));
  FDRE \csr_write_out_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\csr_write_out_reg[1]_2 ),
        .Q(\csr_write_out_reg[1]_1 [1]),
        .R(reset));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \dmem_address_p[31]_i_41 
       (.I0(\dmem_address_p[31]_i_30 ),
        .I1(D[1]),
        .I2(rs2_forwarded123_out),
        .I3(Q[1]),
        .I4(rs2_data[1]),
        .I5(rs2_forwarded1),
        .O(\rd_data_out_reg[1] ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \dmem_address_p[31]_i_43 
       (.I0(\dmem_address_p[31]_i_30 ),
        .I1(D[2]),
        .I2(rs2_forwarded123_out),
        .I3(Q[2]),
        .I4(rs2_data[2]),
        .I5(rs2_forwarded1),
        .O(\rd_data_out_reg[2] ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \dmem_address_p[31]_i_45 
       (.I0(\dmem_address_p[31]_i_30 ),
        .I1(D[3]),
        .I2(rs2_forwarded123_out),
        .I3(Q[3]),
        .I4(rs2_data[3]),
        .I5(rs2_forwarded1),
        .O(\rd_data_out_reg[3] ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \dmem_address_p[31]_i_47 
       (.I0(\dmem_address_p[31]_i_30 ),
        .I1(D[4]),
        .I2(rs2_forwarded123_out),
        .I3(Q[4]),
        .I4(rs2_data[4]),
        .I5(rs2_forwarded1),
        .O(\rd_data_out_reg[4] ));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[0]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[0]),
        .I3(Q[0]),
        .I4(D[0]),
        .O(ex_dmem_data_out[0]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[10]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[10]),
        .I3(Q[10]),
        .I4(D[10]),
        .O(ex_dmem_data_out[6]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[11]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[11]),
        .I3(Q[11]),
        .I4(D[11]),
        .O(ex_dmem_data_out[7]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[12]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[12]),
        .I3(Q[12]),
        .I4(D[12]),
        .O(ex_dmem_data_out[8]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[13]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[13]),
        .I3(Q[13]),
        .I4(D[13]),
        .O(ex_dmem_data_out[9]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[14]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[14]),
        .I3(Q[14]),
        .I4(D[14]),
        .O(ex_dmem_data_out[10]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[15]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[15]),
        .I3(Q[15]),
        .I4(D[15]),
        .O(ex_dmem_data_out[11]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[16]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[16]),
        .I3(Q[16]),
        .I4(D[16]),
        .O(ex_dmem_data_out[12]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[17]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[17]),
        .I3(Q[17]),
        .I4(D[17]),
        .O(ex_dmem_data_out[13]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[18]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[18]),
        .I3(Q[18]),
        .I4(D[18]),
        .O(ex_dmem_data_out[14]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[19]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[19]),
        .I3(Q[19]),
        .I4(D[19]),
        .O(ex_dmem_data_out[15]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[20]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[20]),
        .I3(Q[20]),
        .I4(D[20]),
        .O(ex_dmem_data_out[16]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[21]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[21]),
        .I3(Q[21]),
        .I4(D[21]),
        .O(ex_dmem_data_out[17]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[22]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[22]),
        .I3(Q[22]),
        .I4(D[22]),
        .O(ex_dmem_data_out[18]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[23]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[23]),
        .I3(Q[23]),
        .I4(D[23]),
        .O(ex_dmem_data_out[19]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[24]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[24]),
        .I3(Q[24]),
        .I4(D[24]),
        .O(ex_dmem_data_out[20]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[25]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[25]),
        .I3(Q[25]),
        .I4(D[25]),
        .O(ex_dmem_data_out[21]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[26]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[26]),
        .I3(Q[26]),
        .I4(D[26]),
        .O(ex_dmem_data_out[22]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[27]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[27]),
        .I3(Q[27]),
        .I4(D[27]),
        .O(ex_dmem_data_out[23]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[28]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[28]),
        .I3(Q[28]),
        .I4(D[28]),
        .O(ex_dmem_data_out[24]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[29]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[29]),
        .I3(Q[29]),
        .I4(D[29]),
        .O(ex_dmem_data_out[25]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[30]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[30]),
        .I3(Q[30]),
        .I4(D[30]),
        .O(ex_dmem_data_out[26]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[31]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[31]),
        .I3(Q[31]),
        .I4(D[31]),
        .O(ex_dmem_data_out[27]));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \dmem_data_out_p[31]_i_2 
       (.I0(\dmem_data_out_p[31]_i_4_n_0 ),
        .I1(\rd_addr_out_reg[4]_0 [4]),
        .I2(\dmem_data_out_p_reg[29] [1]),
        .I3(\rd_addr_out_reg[4]_0 [0]),
        .I4(\dmem_data_out_p_reg[29] [0]),
        .I5(\dmem_data_out_p_reg[29]_0 ),
        .O(rs2_forwarded123_out));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dmem_data_out_p[31]_i_4 
       (.I0(\rd_addr_out_reg[4]_0 [1]),
        .I1(\rd_addr_out_reg[4]_0 [3]),
        .I2(\rd_addr_out_reg[4]_0 [0]),
        .I3(\rd_addr_out_reg[4]_0 [4]),
        .I4(\rd_addr_out_reg[4]_0 [2]),
        .I5(mem_rd_write),
        .O(\dmem_data_out_p[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[5]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[5]),
        .I3(Q[5]),
        .I4(D[5]),
        .O(ex_dmem_data_out[1]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[6]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[6]),
        .I3(Q[6]),
        .I4(D[6]),
        .O(ex_dmem_data_out[2]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[7]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[7]),
        .I3(Q[7]),
        .I4(D[7]),
        .O(ex_dmem_data_out[3]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[8]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[8]),
        .I3(Q[8]),
        .I4(D[8]),
        .O(ex_dmem_data_out[4]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    \dmem_data_out_p[9]_i_1 
       (.I0(rs2_forwarded123_out),
        .I1(rs2_forwarded1),
        .I2(rs2_data[9]),
        .I3(Q[9]),
        .I4(D[9]),
        .O(ex_dmem_data_out[5]));
  FDRE \exception_context_out_reg[badaddr][0] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [0]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [0]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][10] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [10]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [10]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][11] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [11]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [11]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][12] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [12]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [12]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][13] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [13]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [13]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][14] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [14]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [14]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][15] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [15]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [15]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][16] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [16]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [16]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][17] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [17]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [17]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][18] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [18]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [18]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][19] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [19]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [19]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][1] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [1]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [1]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][20] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [20]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [20]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][21] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [21]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [21]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][22] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [22]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [22]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][23] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [23]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [23]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][24] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [24]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [24]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][25] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [25]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [25]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][26] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [26]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [26]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][27] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [27]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [27]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][28] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [28]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [28]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][29] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [29]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [29]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][2] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [2]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [2]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][30] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [30]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [30]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][31] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [31]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [31]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][3] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [3]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [3]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][4] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [4]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [4]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][5] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [5]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [5]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][6] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [6]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [6]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][7] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [7]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [7]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][8] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [8]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [8]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[badaddr][9] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[badaddr] [9]),
        .Q(\exception_context_out_reg[badaddr][31]_0 [9]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDSE \exception_context_out_reg[cause][0] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[cause] [0]),
        .Q(\exception_context_out_reg[cause][5]_0 [0]),
        .S(\exception_context_out_reg[cause][4]_0 ));
  FDSE \exception_context_out_reg[cause][1] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[cause] [1]),
        .Q(\exception_context_out_reg[cause][5]_0 [1]),
        .S(\exception_context_out_reg[cause][4]_0 ));
  FDSE \exception_context_out_reg[cause][2] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[cause] [2]),
        .Q(\exception_context_out_reg[cause][5]_0 [2]),
        .S(\exception_context_out_reg[cause][4]_0 ));
  FDSE \exception_context_out_reg[cause][3] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\exception_context_out_reg[cause][3]_0 ),
        .Q(\exception_context_out_reg[cause][5]_0 [3]),
        .S(1'b0));
  FDSE \exception_context_out_reg[cause][4] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[cause] [3]),
        .Q(\exception_context_out_reg[cause][5]_0 [4]),
        .S(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[cause][5] 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\ex_exception_context[cause] [4]),
        .Q(\exception_context_out_reg[cause][5]_0 [5]),
        .R(\exception_context_out_reg[cause][4]_0 ));
  FDRE \exception_context_out_reg[ie1]__0 
       (.C(system_clk),
        .CE(\exception_context_out_reg[cause][0]_0 ),
        .D(\exception_context_out_reg[ie1]__0_0 ),
        .Q(\exception_context_out_reg[ie1] ),
        .R(1'b0));
  FDRE \exception_context_out_reg[ie]__0 
       (.C(system_clk),
        .CE(1'b1),
        .D(\exception_context_out_reg[ie]__0_0 ),
        .Q(\exception_context_out_reg[ie] ),
        .R(1'b0));
  FDRE exception_out_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(exception_out_reg_0),
        .Q(mem_exception),
        .R(reset));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_1
       (.I0(ex_dmem_data_out[10]),
        .I1(rs1_forwarded[8]),
        .I2(ex_dmem_data_out[11]),
        .I3(rs1_forwarded[9]),
        .O(\rs2_data_reg[14] [3]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    i__carry__0_i_16__0
       (.I0(rs1_forwarded125_out),
        .I1(rs1_forwarded1),
        .I2(rs1_data[1]),
        .I3(Q[9]),
        .I4(D[9]),
        .O(\rs1_data_reg[9] [1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__0_i_1__0
       (.I0(ex_dmem_data_out[10]),
        .I1(rs1_forwarded[8]),
        .I2(rs1_forwarded[9]),
        .I3(ex_dmem_data_out[11]),
        .O(\rs2_data_reg[14]_0 [3]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_1__3
       (.I0(ex_dmem_data_out[10]),
        .I1(rs1_forwarded[8]),
        .I2(ex_dmem_data_out[11]),
        .I3(rs1_forwarded[9]),
        .O(\rs2_data_reg[14]_1 [3]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_2
       (.I0(ex_dmem_data_out[8]),
        .I1(rs1_forwarded[6]),
        .I2(ex_dmem_data_out[9]),
        .I3(rs1_forwarded[7]),
        .O(\rs2_data_reg[14] [2]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__0_i_2__0
       (.I0(ex_dmem_data_out[8]),
        .I1(rs1_forwarded[6]),
        .I2(rs1_forwarded[7]),
        .I3(ex_dmem_data_out[9]),
        .O(\rs2_data_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_2__3
       (.I0(ex_dmem_data_out[8]),
        .I1(rs1_forwarded[6]),
        .I2(ex_dmem_data_out[9]),
        .I3(rs1_forwarded[7]),
        .O(\rs2_data_reg[14]_1 [2]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_3
       (.I0(ex_dmem_data_out[6]),
        .I1(rs1_forwarded[4]),
        .I2(ex_dmem_data_out[7]),
        .I3(rs1_forwarded[5]),
        .O(\rs2_data_reg[14] [1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__0_i_3__0
       (.I0(ex_dmem_data_out[6]),
        .I1(rs1_forwarded[4]),
        .I2(rs1_forwarded[5]),
        .I3(ex_dmem_data_out[7]),
        .O(\rs2_data_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_3__3
       (.I0(ex_dmem_data_out[6]),
        .I1(rs1_forwarded[4]),
        .I2(ex_dmem_data_out[7]),
        .I3(rs1_forwarded[5]),
        .O(\rs2_data_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_4
       (.I0(ex_dmem_data_out[4]),
        .I1(rs1_forwarded[3]),
        .I2(ex_dmem_data_out[5]),
        .I3(\rs1_data_reg[9] [1]),
        .O(\rs2_data_reg[14] [0]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__0_i_4__0
       (.I0(ex_dmem_data_out[4]),
        .I1(rs1_forwarded[3]),
        .I2(\rs1_data_reg[9] [1]),
        .I3(ex_dmem_data_out[5]),
        .O(\rs2_data_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_4__3
       (.I0(ex_dmem_data_out[4]),
        .I1(rs1_forwarded[3]),
        .I2(ex_dmem_data_out[5]),
        .I3(\rs1_data_reg[9] [1]),
        .O(\rs2_data_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(\rs1_data_reg[9] [1]),
        .I1(ex_dmem_data_out[5]),
        .I2(rs1_forwarded[3]),
        .I3(ex_dmem_data_out[4]),
        .O(\rs1_data_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__1
       (.I0(\rs1_data_reg[9] [1]),
        .I1(ex_dmem_data_out[5]),
        .I2(rs1_forwarded[3]),
        .I3(ex_dmem_data_out[4]),
        .O(\rs1_data_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__2
       (.I0(\rs1_data_reg[9] [1]),
        .I1(ex_dmem_data_out[5]),
        .I2(rs1_forwarded[3]),
        .I3(ex_dmem_data_out[4]),
        .O(\rs1_data_reg[9]_2 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_1
       (.I0(ex_dmem_data_out[18]),
        .I1(rs1_forwarded[16]),
        .I2(ex_dmem_data_out[19]),
        .I3(rs1_forwarded[17]),
        .O(\rs2_data_reg[22] [3]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__1_i_1__0
       (.I0(ex_dmem_data_out[18]),
        .I1(rs1_forwarded[16]),
        .I2(rs1_forwarded[17]),
        .I3(ex_dmem_data_out[19]),
        .O(\rs2_data_reg[22]_0 [3]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_1__3
       (.I0(ex_dmem_data_out[18]),
        .I1(rs1_forwarded[16]),
        .I2(ex_dmem_data_out[19]),
        .I3(rs1_forwarded[17]),
        .O(\rs2_data_reg[22]_1 [3]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_2
       (.I0(ex_dmem_data_out[16]),
        .I1(rs1_forwarded[14]),
        .I2(ex_dmem_data_out[17]),
        .I3(rs1_forwarded[15]),
        .O(\rs2_data_reg[22] [2]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__1_i_2__0
       (.I0(ex_dmem_data_out[16]),
        .I1(rs1_forwarded[14]),
        .I2(rs1_forwarded[15]),
        .I3(ex_dmem_data_out[17]),
        .O(\rs2_data_reg[22]_0 [2]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_2__3
       (.I0(ex_dmem_data_out[16]),
        .I1(rs1_forwarded[14]),
        .I2(ex_dmem_data_out[17]),
        .I3(rs1_forwarded[15]),
        .O(\rs2_data_reg[22]_1 [2]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_3
       (.I0(ex_dmem_data_out[14]),
        .I1(rs1_forwarded[12]),
        .I2(ex_dmem_data_out[15]),
        .I3(rs1_forwarded[13]),
        .O(\rs2_data_reg[22] [1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__1_i_3__0
       (.I0(ex_dmem_data_out[14]),
        .I1(rs1_forwarded[12]),
        .I2(rs1_forwarded[13]),
        .I3(ex_dmem_data_out[15]),
        .O(\rs2_data_reg[22]_0 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_3__3
       (.I0(ex_dmem_data_out[14]),
        .I1(rs1_forwarded[12]),
        .I2(ex_dmem_data_out[15]),
        .I3(rs1_forwarded[13]),
        .O(\rs2_data_reg[22]_1 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_4
       (.I0(ex_dmem_data_out[12]),
        .I1(rs1_forwarded[10]),
        .I2(ex_dmem_data_out[13]),
        .I3(rs1_forwarded[11]),
        .O(\rs2_data_reg[22] [0]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__1_i_4__0
       (.I0(ex_dmem_data_out[12]),
        .I1(rs1_forwarded[10]),
        .I2(rs1_forwarded[11]),
        .I3(ex_dmem_data_out[13]),
        .O(\rs2_data_reg[22]_0 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__1_i_4__3
       (.I0(ex_dmem_data_out[12]),
        .I1(rs1_forwarded[10]),
        .I2(ex_dmem_data_out[13]),
        .I3(rs1_forwarded[11]),
        .O(\rs2_data_reg[22]_1 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_1
       (.I0(ex_dmem_data_out[26]),
        .I1(rs1_forwarded[24]),
        .I2(ex_dmem_data_out[27]),
        .I3(rs1_forwarded[25]),
        .O(\rs2_data_reg[30] [3]));
  LUT4 #(
    .INIT(16'h30B2)) 
    i__carry__2_i_1__1
       (.I0(ex_dmem_data_out[26]),
        .I1(ex_dmem_data_out[27]),
        .I2(rs1_forwarded[25]),
        .I3(rs1_forwarded[24]),
        .O(\rs2_data_reg[30]_0 [3]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_2
       (.I0(ex_dmem_data_out[24]),
        .I1(rs1_forwarded[22]),
        .I2(ex_dmem_data_out[25]),
        .I3(rs1_forwarded[23]),
        .O(\rs2_data_reg[30] [2]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__2_i_2__0
       (.I0(ex_dmem_data_out[24]),
        .I1(rs1_forwarded[22]),
        .I2(rs1_forwarded[23]),
        .I3(ex_dmem_data_out[25]),
        .O(\rs2_data_reg[28] [2]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_2__3
       (.I0(ex_dmem_data_out[24]),
        .I1(rs1_forwarded[22]),
        .I2(ex_dmem_data_out[25]),
        .I3(rs1_forwarded[23]),
        .O(\rs2_data_reg[30]_0 [2]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_3
       (.I0(ex_dmem_data_out[22]),
        .I1(rs1_forwarded[20]),
        .I2(ex_dmem_data_out[23]),
        .I3(rs1_forwarded[21]),
        .O(\rs2_data_reg[30] [1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__2_i_3__0
       (.I0(ex_dmem_data_out[22]),
        .I1(rs1_forwarded[20]),
        .I2(rs1_forwarded[21]),
        .I3(ex_dmem_data_out[23]),
        .O(\rs2_data_reg[28] [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_3__3
       (.I0(ex_dmem_data_out[22]),
        .I1(rs1_forwarded[20]),
        .I2(ex_dmem_data_out[23]),
        .I3(rs1_forwarded[21]),
        .O(\rs2_data_reg[30]_0 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_4
       (.I0(ex_dmem_data_out[20]),
        .I1(rs1_forwarded[18]),
        .I2(ex_dmem_data_out[21]),
        .I3(rs1_forwarded[19]),
        .O(\rs2_data_reg[30] [0]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__2_i_4__0
       (.I0(ex_dmem_data_out[20]),
        .I1(rs1_forwarded[18]),
        .I2(rs1_forwarded[19]),
        .I3(ex_dmem_data_out[21]),
        .O(\rs2_data_reg[28] [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_4__3
       (.I0(ex_dmem_data_out[20]),
        .I1(rs1_forwarded[18]),
        .I2(ex_dmem_data_out[21]),
        .I3(rs1_forwarded[19]),
        .O(\rs2_data_reg[30]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__2
       (.I0(ex_dmem_data_out[27]),
        .I1(rs1_forwarded[25]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[26]),
        .O(\rs2_data_reg[31] ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__3
       (.I0(ex_dmem_data_out[27]),
        .I1(rs1_forwarded[25]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[26]),
        .O(\rs2_data_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__4
       (.I0(ex_dmem_data_out[27]),
        .I1(rs1_forwarded[25]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[26]),
        .O(\rs2_data_reg[31]_1 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_1
       (.I0(ex_dmem_data_out[2]),
        .I1(rs1_forwarded[1]),
        .I2(ex_dmem_data_out[3]),
        .I3(rs1_forwarded[2]),
        .O(\rs2_data_reg[6] [1]));
  LUT5 #(
    .INIT(32'hFEBA5410)) 
    i__carry_i_16__1
       (.I0(rs1_forwarded125_out),
        .I1(rs1_forwarded1),
        .I2(rs1_data[0]),
        .I3(Q[1]),
        .I4(D[1]),
        .O(\rs1_data_reg[9] [0]));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    i__carry_i_18
       (.I0(\dmem_data_out_p[31]_i_4_n_0 ),
        .I1(\rd_addr_out_reg[4]_0 [4]),
        .I2(i__carry_i_15__0[1]),
        .I3(\rd_addr_out_reg[4]_0 [0]),
        .I4(i__carry_i_15__0[0]),
        .I5(i__carry_i_15__0_0),
        .O(rs1_forwarded125_out));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_1__0
       (.I0(ex_dmem_data_out[2]),
        .I1(rs1_forwarded[1]),
        .I2(rs1_forwarded[2]),
        .I3(ex_dmem_data_out[3]),
        .O(\rs2_data_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_1__3
       (.I0(ex_dmem_data_out[2]),
        .I1(rs1_forwarded[1]),
        .I2(ex_dmem_data_out[3]),
        .I3(rs1_forwarded[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4__0
       (.I0(ex_dmem_data_out[0]),
        .I1(rs1_forwarded[0]),
        .I2(\wb_outputs_reg[dat][28] [0]),
        .I3(\rs1_data_reg[9] [0]),
        .O(\rs2_data_reg[6] [0]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_4__1
       (.I0(ex_dmem_data_out[0]),
        .I1(rs1_forwarded[0]),
        .I2(\rs1_data_reg[9] [0]),
        .I3(\wb_outputs_reg[dat][28] [0]),
        .O(\rs2_data_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4__3
       (.I0(ex_dmem_data_out[0]),
        .I1(rs1_forwarded[0]),
        .I2(\wb_outputs_reg[dat][28] [0]),
        .I3(\rs1_data_reg[9] [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_op[2]_i_21 
       (.I0(ex_dmem_data_out[27]),
        .I1(rs1_forwarded[25]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[26]),
        .O(\mem_op[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_23 
       (.I0(ex_dmem_data_out[21]),
        .I1(rs1_forwarded[19]),
        .I2(ex_dmem_data_out[22]),
        .I3(rs1_forwarded[20]),
        .I4(rs1_forwarded[18]),
        .I5(ex_dmem_data_out[20]),
        .O(\mem_op[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_op[2]_i_25 
       (.I0(ex_dmem_data_out[27]),
        .I1(rs1_forwarded[25]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[26]),
        .O(\mem_op[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_27 
       (.I0(ex_dmem_data_out[21]),
        .I1(rs1_forwarded[19]),
        .I2(ex_dmem_data_out[22]),
        .I3(rs1_forwarded[20]),
        .I4(rs1_forwarded[18]),
        .I5(ex_dmem_data_out[20]),
        .O(\mem_op[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_30 
       (.I0(ex_dmem_data_out[15]),
        .I1(rs1_forwarded[13]),
        .I2(ex_dmem_data_out[16]),
        .I3(rs1_forwarded[14]),
        .I4(rs1_forwarded[12]),
        .I5(ex_dmem_data_out[14]),
        .O(\mem_op[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_32 
       (.I0(ex_dmem_data_out[9]),
        .I1(rs1_forwarded[7]),
        .I2(ex_dmem_data_out[10]),
        .I3(rs1_forwarded[8]),
        .I4(rs1_forwarded[6]),
        .I5(ex_dmem_data_out[8]),
        .O(\mem_op[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_35 
       (.I0(ex_dmem_data_out[15]),
        .I1(rs1_forwarded[13]),
        .I2(ex_dmem_data_out[16]),
        .I3(rs1_forwarded[14]),
        .I4(rs1_forwarded[12]),
        .I5(ex_dmem_data_out[14]),
        .O(\mem_op[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_37 
       (.I0(ex_dmem_data_out[9]),
        .I1(rs1_forwarded[7]),
        .I2(ex_dmem_data_out[10]),
        .I3(rs1_forwarded[8]),
        .I4(rs1_forwarded[6]),
        .I5(ex_dmem_data_out[8]),
        .O(\mem_op[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_38 
       (.I0(rs1_forwarded[5]),
        .I1(ex_dmem_data_out[7]),
        .I2(rs1_forwarded[4]),
        .I3(ex_dmem_data_out[6]),
        .I4(\rs1_data_reg[9] [1]),
        .I5(ex_dmem_data_out[5]),
        .O(\mem_op[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_39 
       (.I0(ex_dmem_data_out[3]),
        .I1(rs1_forwarded[2]),
        .I2(ex_dmem_data_out[4]),
        .I3(rs1_forwarded[3]),
        .I4(rs1_forwarded[1]),
        .I5(ex_dmem_data_out[2]),
        .O(\mem_op[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_42 
       (.I0(rs1_forwarded[5]),
        .I1(ex_dmem_data_out[7]),
        .I2(rs1_forwarded[4]),
        .I3(ex_dmem_data_out[6]),
        .I4(\rs1_data_reg[9] [1]),
        .I5(ex_dmem_data_out[5]),
        .O(\mem_op[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_43 
       (.I0(ex_dmem_data_out[3]),
        .I1(rs1_forwarded[2]),
        .I2(ex_dmem_data_out[4]),
        .I3(rs1_forwarded[3]),
        .I4(rs1_forwarded[1]),
        .I5(ex_dmem_data_out[2]),
        .O(\mem_op[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEEE)) 
    \mem_op[2]_i_9 
       (.I0(\csr_write_out_reg[1]_1 [1]),
        .I1(\csr_write_out_reg[1]_1 [0]),
        .I2(\exception_context_out[badaddr][31]_i_12 ),
        .I3(\exception_context_out[badaddr][31]_i_12_0 ),
        .I4(\mem_op_reg[2]_0 [0]),
        .I5(\mem_op_reg[2]_0 [1]),
        .O(\csr_write_out_reg[1]_0 ));
  FDRE \mem_op_reg[0] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(\mem_op_reg[2]_2 [0]),
        .Q(mem_mem_op),
        .R(SR));
  FDRE \mem_op_reg[1] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(\mem_op_reg[2]_2 [1]),
        .Q(\mem_op_reg[2]_0 [0]),
        .R(SR));
  FDRE \mem_op_reg[2] 
       (.C(system_clk),
        .CE(p_1_in),
        .D(\mem_op_reg[2]_2 [2]),
        .Q(\mem_op_reg[2]_0 [1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_op_reg[2]_i_14 
       (.CI(\mem_op_reg[2]_i_20_n_0 ),
        .CO({\NLW_mem_op_reg[2]_i_14_CO_UNCONNECTED [3],\mem_op[2]_i_23_0 ,\mem_op_reg[2]_i_14_n_2 ,\mem_op_reg[2]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_mem_op_reg[2]_i_14_O_UNCONNECTED [3:0]),
        .S({1'b0,\mem_op[2]_i_21_n_0 ,\mem_op[2]_i_11_0 ,\mem_op[2]_i_23_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_op_reg[2]_i_15 
       (.CI(\mem_op_reg[2]_i_24_n_0 ),
        .CO({\NLW_mem_op_reg[2]_i_15_CO_UNCONNECTED [3],\mem_op[2]_i_27_0 ,\mem_op_reg[2]_i_15_n_2 ,\mem_op_reg[2]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mem_op_reg[2]_i_15_O_UNCONNECTED [3:0]),
        .S({1'b0,\mem_op[2]_i_25_n_0 ,\mem_op[2]_i_11 ,\mem_op[2]_i_27_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_op_reg[2]_i_20 
       (.CI(\mem_op_reg[2]_i_28_n_0 ),
        .CO({\mem_op_reg[2]_i_20_n_0 ,\mem_op_reg[2]_i_20_n_1 ,\mem_op_reg[2]_i_20_n_2 ,\mem_op_reg[2]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mem_op_reg[2]_i_20_O_UNCONNECTED [3:0]),
        .S({\mem_op_reg[2]_i_14_0 [1],\mem_op[2]_i_30_n_0 ,\mem_op_reg[2]_i_14_0 [0],\mem_op[2]_i_32_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_op_reg[2]_i_24 
       (.CI(\mem_op_reg[2]_i_33_n_0 ),
        .CO({\mem_op_reg[2]_i_24_n_0 ,\mem_op_reg[2]_i_24_n_1 ,\mem_op_reg[2]_i_24_n_2 ,\mem_op_reg[2]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mem_op_reg[2]_i_24_O_UNCONNECTED [3:0]),
        .S({\mem_op_reg[2]_i_15_0 [1],\mem_op[2]_i_35_n_0 ,\mem_op_reg[2]_i_15_0 [0],\mem_op[2]_i_37_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_op_reg[2]_i_28 
       (.CI(1'b0),
        .CO({\mem_op_reg[2]_i_28_n_0 ,\mem_op_reg[2]_i_28_n_1 ,\mem_op_reg[2]_i_28_n_2 ,\mem_op_reg[2]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mem_op_reg[2]_i_28_O_UNCONNECTED [3:0]),
        .S({\mem_op[2]_i_38_n_0 ,\mem_op[2]_i_39_n_0 ,\mem_op_reg[2]_i_20_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_op_reg[2]_i_33 
       (.CI(1'b0),
        .CO({\mem_op_reg[2]_i_33_n_0 ,\mem_op_reg[2]_i_33_n_1 ,\mem_op_reg[2]_i_33_n_2 ,\mem_op_reg[2]_i_33_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mem_op_reg[2]_i_33_O_UNCONNECTED [3:0]),
        .S({\mem_op[2]_i_42_n_0 ,\mem_op[2]_i_43_n_0 ,S}));
  FDRE \mem_size_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\mem_size_reg[1]_1 [0]),
        .Q(\mem_size_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \mem_size_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\mem_size_reg[1]_1 [1]),
        .Q(\mem_size_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [0]),
        .Q(\rd_addr_out_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [1]),
        .Q(\rd_addr_out_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [2]),
        .Q(\rd_addr_out_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [3]),
        .Q(\rd_addr_out_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [4]),
        .Q(\rd_addr_out_reg[4]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[0]_i_1 
       (.I0(\rd_data_out_reg[23] [0]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[10]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[10]),
        .I2(\rd_data_out_reg[23] [10]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[11]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[11]),
        .I2(\rd_data_out_reg[23] [11]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[12]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[12]),
        .I2(\rd_data_out_reg[23] [12]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[13]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[13]),
        .I2(\rd_data_out_reg[23] [13]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[14]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[14]),
        .I2(\rd_data_out_reg[23] [14]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[15]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[15]),
        .I2(\rd_data_out_reg[23] [15]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \rd_data_out[15]_i_2 
       (.I0(\rd_data_out_reg[23] [7]),
        .I1(\mem_size_reg[1]_0 [0]),
        .I2(\mem_size_reg[1]_0 [1]),
        .I3(\mem_op_reg[2]_0 [1]),
        .I4(\mem_op_reg[2]_0 [0]),
        .I5(mem_mem_op),
        .O(\rd_data_out[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd_data_out[15]_i_3 
       (.I0(\mem_op_reg[2]_0 [0]),
        .I1(\mem_op_reg[2]_0 [1]),
        .O(rd_data_out1));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[16]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[16]),
        .I2(\rd_data_out_reg[23] [16]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[17]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[17]),
        .I2(\rd_data_out_reg[23] [17]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[18]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[18]),
        .I2(\rd_data_out_reg[23] [18]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[19]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[19]),
        .I2(\rd_data_out_reg[23] [19]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[1]_i_1 
       (.I0(\rd_data_out_reg[23] [1]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[20]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[20]),
        .I2(\rd_data_out_reg[23] [20]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[21]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[21]),
        .I2(\rd_data_out_reg[23] [21]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[22]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[22]),
        .I2(\rd_data_out_reg[23] [22]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[23]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[23]),
        .I2(\rd_data_out_reg[23] [23]),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[24]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[24]),
        .I2(\rd_data_out_reg[24] ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[25]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[25]),
        .I2(\rd_data_out_reg[25] ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[26]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[26]),
        .I2(\rd_data_out_reg[26] ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[27]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[27]),
        .I2(\rd_data_out_reg[27] ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[28]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[28]),
        .I2(\rd_data_out_reg[28] ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[29]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[29]),
        .I2(\rd_data_out_reg[29] ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[2]_i_1 
       (.I0(\rd_data_out_reg[23] [2]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[30]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[30]),
        .I2(\rd_data_out_reg[30] ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hF000CCCCFAAACCCC)) 
    \rd_data_out[31]_i_1 
       (.I0(\rd_data_out_reg[31] ),
        .I1(rd_data[31]),
        .I2(\rd_data_out_reg[31]_0 ),
        .I3(\mem_size_reg[1]_0 [1]),
        .I4(\rd_data_out_reg[16] ),
        .I5(mem_mem_op),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[3]_i_1 
       (.I0(\rd_data_out_reg[23] [3]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[4]_i_1 
       (.I0(\rd_data_out_reg[23] [4]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[5]_i_1 
       (.I0(\rd_data_out_reg[23] [5]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[6]_i_1 
       (.I0(\rd_data_out_reg[23] [6]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rd_data_out[7]_i_1 
       (.I0(\rd_data_out_reg[23] [7]),
        .I1(\mem_op_reg[2]_0 [0]),
        .I2(\mem_op_reg[2]_0 [1]),
        .I3(rd_data[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[8]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[8]),
        .I2(\rd_data_out_reg[23] [8]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFAFAFAAAEEEEEEEE)) 
    \rd_data_out[9]_i_1 
       (.I0(\rd_data_out[15]_i_2_n_0 ),
        .I1(rd_data[9]),
        .I2(\rd_data_out_reg[23] [9]),
        .I3(\mem_size_reg[1]_0 [0]),
        .I4(\mem_size_reg[1]_0 [1]),
        .I5(rd_data_out1),
        .O(D[9]));
  FDRE \rd_data_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [0]),
        .Q(rd_data[0]),
        .R(1'b0));
  FDRE \rd_data_reg[10] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [10]),
        .Q(rd_data[10]),
        .R(1'b0));
  FDRE \rd_data_reg[11] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [11]),
        .Q(rd_data[11]),
        .R(1'b0));
  FDRE \rd_data_reg[12] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [12]),
        .Q(rd_data[12]),
        .R(1'b0));
  FDRE \rd_data_reg[13] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [13]),
        .Q(rd_data[13]),
        .R(1'b0));
  FDRE \rd_data_reg[14] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [14]),
        .Q(rd_data[14]),
        .R(1'b0));
  FDRE \rd_data_reg[15] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [15]),
        .Q(rd_data[15]),
        .R(1'b0));
  FDRE \rd_data_reg[16] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [16]),
        .Q(rd_data[16]),
        .R(1'b0));
  FDRE \rd_data_reg[17] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [17]),
        .Q(rd_data[17]),
        .R(1'b0));
  FDRE \rd_data_reg[18] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [18]),
        .Q(rd_data[18]),
        .R(1'b0));
  FDRE \rd_data_reg[19] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [19]),
        .Q(rd_data[19]),
        .R(1'b0));
  FDRE \rd_data_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [1]),
        .Q(rd_data[1]),
        .R(1'b0));
  FDRE \rd_data_reg[20] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [20]),
        .Q(rd_data[20]),
        .R(1'b0));
  FDRE \rd_data_reg[21] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [21]),
        .Q(rd_data[21]),
        .R(1'b0));
  FDRE \rd_data_reg[22] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [22]),
        .Q(rd_data[22]),
        .R(1'b0));
  FDRE \rd_data_reg[23] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [23]),
        .Q(rd_data[23]),
        .R(1'b0));
  FDRE \rd_data_reg[24] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [24]),
        .Q(rd_data[24]),
        .R(1'b0));
  FDRE \rd_data_reg[25] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [25]),
        .Q(rd_data[25]),
        .R(1'b0));
  FDRE \rd_data_reg[26] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [26]),
        .Q(rd_data[26]),
        .R(1'b0));
  FDRE \rd_data_reg[27] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [27]),
        .Q(rd_data[27]),
        .R(1'b0));
  FDRE \rd_data_reg[28] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [28]),
        .Q(rd_data[28]),
        .R(1'b0));
  FDRE \rd_data_reg[29] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [29]),
        .Q(rd_data[29]),
        .R(1'b0));
  FDRE \rd_data_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [2]),
        .Q(rd_data[2]),
        .R(1'b0));
  FDRE \rd_data_reg[30] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [30]),
        .Q(rd_data[30]),
        .R(1'b0));
  FDRE \rd_data_reg[31] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [31]),
        .Q(rd_data[31]),
        .R(1'b0));
  FDRE \rd_data_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [3]),
        .Q(rd_data[3]),
        .R(1'b0));
  FDRE \rd_data_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [4]),
        .Q(rd_data[4]),
        .R(1'b0));
  FDRE \rd_data_reg[5] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [5]),
        .Q(rd_data[5]),
        .R(1'b0));
  FDRE \rd_data_reg[6] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [6]),
        .Q(rd_data[6]),
        .R(1'b0));
  FDRE \rd_data_reg[7] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [7]),
        .Q(rd_data[7]),
        .R(1'b0));
  FDRE \rd_data_reg[8] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [8]),
        .Q(rd_data[8]),
        .R(1'b0));
  FDRE \rd_data_reg[9] 
       (.C(system_clk),
        .CE(\rd_data_reg[0]_0 ),
        .D(\rd_data_reg[31]_0 [9]),
        .Q(rd_data[9]),
        .R(1'b0));
  FDRE rd_write_out_reg
       (.C(system_clk),
        .CE(p_1_in),
        .D(ex_rd_write),
        .Q(mem_rd_write),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][0]_i_1 
       (.I0(\wb_outputs_reg[dat][31]_0 [0]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[0]),
        .O(\dmem_data_out_p_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \wb_outputs[dat][13]_i_1 
       (.I0(mem_data_in[13]),
        .I1(\wb_outputs_reg[dat][15] ),
        .I2(\wb_outputs_reg[dat][31]_0 [5]),
        .I3(\wb_outputs_reg[dat][8] ),
        .I4(ex_dmem_data_out[1]),
        .I5(\wb_outputs_reg[dat][15]_0 ),
        .O(\dmem_data_out_p_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][13]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [13]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[9]),
        .O(mem_data_in[13]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \wb_outputs[dat][14]_i_1 
       (.I0(mem_data_in[14]),
        .I1(\wb_outputs_reg[dat][15] ),
        .I2(\wb_outputs_reg[dat][31]_0 [6]),
        .I3(\wb_outputs_reg[dat][8] ),
        .I4(ex_dmem_data_out[2]),
        .I5(\wb_outputs_reg[dat][15]_0 ),
        .O(\dmem_data_out_p_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][14]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [14]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[10]),
        .O(mem_data_in[14]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \wb_outputs[dat][15]_i_1 
       (.I0(mem_data_in[15]),
        .I1(\wb_outputs_reg[dat][15] ),
        .I2(\wb_outputs_reg[dat][31]_0 [7]),
        .I3(\wb_outputs_reg[dat][8] ),
        .I4(ex_dmem_data_out[3]),
        .I5(\wb_outputs_reg[dat][15]_0 ),
        .O(\dmem_data_out_p_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][15]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [15]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[11]),
        .O(mem_data_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][24]_i_1 
       (.I0(\dmem_data_out_p_reg[16] ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][24]_i_3_n_0 ),
        .O(\dmem_data_out_p_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][24]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [16]),
        .I1(ex_dmem_data_out[12]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [0]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[0]),
        .O(\dmem_data_out_p_reg[16] ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][24]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [24]),
        .I1(ex_dmem_data_out[20]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [8]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[4]),
        .O(\wb_outputs[dat][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][25]_i_1 
       (.I0(\dmem_data_out_p_reg[17] ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][25]_i_3_n_0 ),
        .O(\dmem_data_out_p_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][25]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [17]),
        .I1(ex_dmem_data_out[13]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [1]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(\wb_outputs_reg[dat][28] [0]),
        .O(\dmem_data_out_p_reg[17] ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][25]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [25]),
        .I1(ex_dmem_data_out[21]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [9]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[5]),
        .O(\wb_outputs[dat][25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][26]_i_1 
       (.I0(\dmem_data_out_p_reg[18] ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][26]_i_3_n_0 ),
        .O(\dmem_data_out_p_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][26]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [18]),
        .I1(ex_dmem_data_out[14]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [2]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(\wb_outputs_reg[dat][28] [1]),
        .O(\dmem_data_out_p_reg[18] ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][26]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [26]),
        .I1(ex_dmem_data_out[22]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [10]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[6]),
        .O(\wb_outputs[dat][26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][27]_i_1 
       (.I0(\dmem_data_out_p_reg[19] ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][27]_i_3_n_0 ),
        .O(\dmem_data_out_p_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][27]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [19]),
        .I1(ex_dmem_data_out[15]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [3]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(\wb_outputs_reg[dat][28] [2]),
        .O(\dmem_data_out_p_reg[19] ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][27]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [27]),
        .I1(ex_dmem_data_out[23]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [11]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[7]),
        .O(\wb_outputs[dat][27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][28]_i_1 
       (.I0(\dmem_data_out_p_reg[20] ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][28]_i_3_n_0 ),
        .O(\dmem_data_out_p_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][28]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [20]),
        .I1(ex_dmem_data_out[16]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [4]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(\wb_outputs_reg[dat][28] [3]),
        .O(\dmem_data_out_p_reg[20] ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][28]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [28]),
        .I1(ex_dmem_data_out[24]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [12]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[8]),
        .O(\wb_outputs[dat][28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][29]_i_1 
       (.I0(\dmem_data_out_p_reg[21] ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][29]_i_3_n_0 ),
        .O(\dmem_data_out_p_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][29]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [21]),
        .I1(ex_dmem_data_out[17]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [5]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[1]),
        .O(\dmem_data_out_p_reg[21] ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][29]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [29]),
        .I1(ex_dmem_data_out[25]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [13]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[9]),
        .O(\wb_outputs[dat][29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][30]_i_1 
       (.I0(\dmem_data_out_p_reg[22] ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][30]_i_3_n_0 ),
        .O(\dmem_data_out_p_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][30]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [22]),
        .I1(ex_dmem_data_out[18]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [6]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[2]),
        .O(\dmem_data_out_p_reg[22] ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][30]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [30]),
        .I1(ex_dmem_data_out[26]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [14]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[10]),
        .O(\wb_outputs[dat][30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][31]_i_2 
       (.I0(\dmem_data_out_p_reg[23]_0 ),
        .I1(\wb_outputs_reg[dat][31] ),
        .I2(\wb_outputs[dat][31]_i_4_n_0 ),
        .O(\dmem_data_out_p_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][31]_i_3 
       (.I0(\wb_outputs_reg[dat][31]_0 [23]),
        .I1(ex_dmem_data_out[19]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [7]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[3]),
        .O(\dmem_data_out_p_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \wb_outputs[dat][31]_i_4 
       (.I0(\wb_outputs_reg[dat][31]_0 [31]),
        .I1(ex_dmem_data_out[27]),
        .I2(\wb_outputs_reg[dat][31]_1 ),
        .I3(\wb_outputs_reg[dat][31]_0 [15]),
        .I4(\wb_outputs_reg[dat][8] ),
        .I5(ex_dmem_data_out[11]),
        .O(\wb_outputs[dat][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][5]_i_1 
       (.I0(\wb_outputs_reg[dat][31]_0 [5]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[1]),
        .O(\dmem_data_out_p_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][6]_i_1 
       (.I0(\wb_outputs_reg[dat][31]_0 [6]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[2]),
        .O(\dmem_data_out_p_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][7]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [7]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[3]),
        .O(\dmem_data_out_p_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \wb_outputs[dat][8]_i_1 
       (.I0(mem_data_in[8]),
        .I1(\wb_outputs_reg[dat][15] ),
        .I2(\wb_outputs_reg[dat][31]_0 [0]),
        .I3(\wb_outputs_reg[dat][8] ),
        .I4(ex_dmem_data_out[0]),
        .I5(\wb_outputs_reg[dat][15]_0 ),
        .O(\dmem_data_out_p_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][8]_i_2 
       (.I0(\wb_outputs_reg[dat][31]_0 [8]),
        .I1(\wb_outputs_reg[dat][8] ),
        .I2(ex_dmem_data_out[4]),
        .O(mem_data_in[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_potato
   (\wb_exception_context[ie] ,
    \wb_exception_context[ie1] ,
    ie,
    ie1,
    software_interrupt,
    cancel_fetch,
    dmem_read_ack,
    \dmem_if_outputs[we] ,
    pc11_out,
    imem_ack,
    p_2_in_0,
    cache_hit,
    p_2_in,
    \FSM_sequential_state_reg[1] ,
    \wb_state_reg[0] ,
    \FSM_sequential_state_reg[1]_0 ,
    send_buffer_input,
    state,
    dmem_write_req,
    \dmem_if_inputs[ack] ,
    \FSM_sequential_state_reg[1]_rep ,
    D,
    \FSM_sequential_state_reg[1]_rep__0 ,
    \counter_reg[31] ,
    E,
    \FSM_sequential_state_reg[1]_rep__0_0 ,
    \wb_state_reg[1] ,
    \intercon_peripheral_reg[1] ,
    \FSM_sequential_state_reg[1]_rep_0 ,
    \FSM_sequential_state_reg[1]_rep_1 ,
    \FSM_sequential_state_reg[1]_rep_2 ,
    \wb_outputs_reg[we] ,
    \FSM_sequential_state_reg[1]_rep__0_1 ,
    \wb_state_reg[1]_0 ,
    recv_buffer_pop_reg,
    \wb_outputs_reg[we]_0 ,
    \intercon_peripheral_reg[2] ,
    \mem_op_reg[2] ,
    \wb_outputs_reg[cyc] ,
    \wb_outputs_reg[adr][4] ,
    \intercon_peripheral_reg[0] ,
    \intercon_peripheral_reg[2]_0 ,
    \intercon_peripheral_reg[3] ,
    intercon_busy_reg,
    \wb_outputs_reg[cyc]_0 ,
    O,
    \counter_reg[7] ,
    \counter_reg[11] ,
    \counter_reg[15] ,
    \counter_reg[19] ,
    \counter_reg[23] ,
    \counter_reg[27] ,
    \counter_reg[31]_0 ,
    \counter_reg[3] ,
    \counter_reg[7]_0 ,
    \counter_reg[11]_0 ,
    \counter_reg[15]_0 ,
    \counter_reg[19]_0 ,
    \counter_reg[23]_0 ,
    \counter_reg[27]_0 ,
    \counter_reg[31]_1 ,
    state_reg,
    \wb_outputs_reg[we]_1 ,
    \FSM_sequential_state_reg[1]_rep_3 ,
    \wb_outputs_reg[we]_2 ,
    \FSM_sequential_state_reg[1]_rep__0_2 ,
    addra,
    \wb_outputs_reg[we]_3 ,
    \wb_outputs_reg[we]_4 ,
    \FSM_sequential_state_reg[1]_rep__0_3 ,
    \wb_outputs_reg[dat][31] ,
    \FSM_sequential_state_reg[1]_rep__0_4 ,
    \wb_state_reg[0]_0 ,
    \wb_outputs_reg[adr][2] ,
    \wb_outputs_reg[we]_5 ,
    sel,
    ctrl_run_reg,
    ack_reg,
    \intercon_peripheral_reg[0]_0 ,
    read_ack_reg,
    \intercon_peripheral_reg[0]_1 ,
    \wb_outputs_reg[stb] ,
    \wb_outputs_reg[stb]_0 ,
    \intercon_peripheral_reg[0]_2 ,
    ack0,
    \intercon_peripheral_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_rep__0_5 ,
    ADDRARDADDR,
    \wb_outputs_reg[adr][1] ,
    \write_error_data_reg[31] ,
    \FSM_sequential_state_reg[1]_rep__0_6 ,
    irq_recv_enable_reg,
    irq_tx_ready_enable_reg,
    irq_recv_enable_reg_0,
    irq_tx_ready_enable_reg_0,
    \sample_clk_divisor_reg[3] ,
    \sample_clk_divisor_reg[7] ,
    \sample_clk_divisor_reg[3]_0 ,
    \sample_clk_divisor_reg[7]_0 ,
    \wb_outputs_reg[adr][4]_0 ,
    \FSM_sequential_state_reg[1]_rep__0_7 ,
    \FSM_sequential_state_reg[1]_rep__0_8 ,
    \intercon_peripheral_reg[2]_1 ,
    \intercon_peripheral_reg[0]_3 ,
    \intercon_peripheral_reg[1]_1 ,
    state_reg_0,
    state_reg_1,
    state_reg_2,
    wb_dat_out,
    state_reg_3,
    state_reg_4,
    state_reg_5,
    I95,
    \wb_outputs_reg[dat][1] ,
    \wb_outputs_reg[dat][0] ,
    \wb_outputs_reg[dat][1]_0 ,
    \wb_outputs_reg[dat][0]_0 ,
    \wb_state_reg[1]_1 ,
    \wb_state_reg[1]_2 ,
    \wb_outputs_reg[dat][0]_1 ,
    \wb_outputs_reg[dat][0]_2 ,
    \intercon_peripheral_reg[2]_2 ,
    \wb_outputs_reg[cyc]_1 ,
    \intercon_peripheral_reg[0]_4 ,
    \intercon_peripheral_reg[0]_5 ,
    \intercon_peripheral_reg[1]_2 ,
    \intercon_peripheral_reg[3]_0 ,
    \FSM_sequential_state_reg[0] ,
    \mie_reg[27] ,
    \csr_data_out_reg[3] ,
    \FSM_sequential_state_reg[0]_0 ,
    \csr_addr_out_reg[7] ,
    \csr_addr_out_reg[8] ,
    \csr_addr_out_reg[2] ,
    timer_interrupt1__0,
    \csr_addr_out_reg[2]_0 ,
    \exception_ctx_out_reg[ie1] ,
    \exception_ctx_out_reg[ie] ,
    \csr_addr_out_reg[10] ,
    processor_adr_out_o,
    processor_sel_out_o,
    ADDRBWRADDR,
    \FSM_sequential_state_reg[1]_rep__0_9 ,
    \FSM_sequential_state_reg[1]_rep__0_10 ,
    \FSM_sequential_state_reg[1]_rep__0_11 ,
    \FSM_sequential_state_reg[1]_rep__0_12 ,
    \FSM_sequential_state_reg[1]_rep__0_13 ,
    \FSM_sequential_state_reg[1]_rep__0_14 ,
    \FSM_sequential_state_reg[1]_rep__0_15 ,
    \FSM_sequential_state_reg[1]_rep__0_16 ,
    \FSM_sequential_state_reg[1]_rep__0_17 ,
    \FSM_sequential_state_reg[1]_rep__0_18 ,
    \FSM_sequential_state_reg[1]_rep__0_19 ,
    p_1_in0_in,
    \FSM_sequential_state_reg[1]_rep__0_20 ,
    \wb_outputs_reg[sel][3] ,
    WEA,
    \wb_outputs_reg[sel][0] ,
    p_1_in,
    \wb_outputs_reg[sel][1] ,
    \wb_outputs_reg[sel][1]_0 ,
    \wb_outputs_reg[sel][2] ,
    \wb_outputs_reg[sel][2]_0 ,
    \wb_outputs_reg[sel][3]_0 ,
    \wb_outputs_reg[sel][3]_1 ,
    system_clk,
    reset,
    \rd_data_out_reg[0] ,
    ie_reg,
    ie1_reg,
    software_interrupt_reg,
    cancel_fetch_reg,
    mem_r_ack_reg,
    \wb_outputs_reg[we]_6 ,
    counter_reg,
    counter_reg_1,
    \mem_data_out_reg[24] ,
    \load_buffer_reg[8] ,
    \mem_data_out_reg[25] ,
    \load_buffer_reg[9] ,
    \mem_data_out_reg[26] ,
    \load_buffer_reg[10] ,
    \mem_data_out_reg[27] ,
    \load_buffer_reg[11] ,
    \mem_data_out_reg[28] ,
    \load_buffer_reg[12] ,
    \mem_data_out_reg[29] ,
    \load_buffer_reg[13] ,
    \mem_data_out_reg[30] ,
    \load_buffer_reg[14] ,
    \mem_data_out_reg[31] ,
    \load_buffer_reg[15] ,
    Q,
    \wb_dat_out_reg[31] ,
    \wb_dat_out_reg[7] ,
    recv_buffer_pop_reg_0,
    recv_buffer_pop_reg_1,
    \wb_dat_out_reg[7]_0 ,
    \sample_clk_divisor_reg[7]_1 ,
    recv_buffer_pop_reg_2,
    recv_buffer_pop_reg_3,
    \sample_clk_divisor_reg[7]_2 ,
    \mem_data_out_reg[0] ,
    \mem_data_out_reg[1] ,
    \mem_data_out_reg[2] ,
    \mem_data_out_reg[3] ,
    \mem_data_out_reg[4] ,
    \mem_data_out_reg[5] ,
    \mem_data_out_reg[6] ,
    \mem_data_out_reg[7] ,
    \load_buffer_reg[16] ,
    \load_buffer_reg[17] ,
    \load_buffer_reg[18] ,
    \load_buffer_reg[19] ,
    \load_buffer_reg[20] ,
    \load_buffer_reg[21] ,
    \load_buffer_reg[22] ,
    \load_buffer_reg[23] ,
    CO,
    \read_data_out[24]_i_6 ,
    \exception_context_out[cause][0]_i_2 ,
    \exception_context_out[cause][0]_i_2_0 ,
    prev_error_access,
    \exception_context_out_reg[cause][2] ,
    state_reg_6,
    ack_reg_0,
    ack_reg_1,
    intercon_busy,
    ack_reg_2,
    p_0_in3_in,
    \counter_reg[7]_1 ,
    plusOp_0,
    \counter_reg[31]_2 ,
    ctrl_run_reg_0,
    \counter_reg[0] ,
    ctrl_run,
    \counter_reg[31]_3 ,
    \counter_reg[31]_4 ,
    \counter_reg[27]_1 ,
    \counter_reg[23]_1 ,
    \counter_reg[19]_1 ,
    \counter_reg[15]_1 ,
    \counter_reg[11]_1 ,
    \send_buffer_input_reg[7] ,
    ack_2,
    read_ack_reg_0,
    memory_reg_3_0_6,
    processor_ack_in_o,
    processor_ack_in_o_0,
    ack_reg_3,
    processor_ack_in_o_1,
    ack_3,
    ack,
    read_ack_reg_1,
    \wb_dat_out_reg[31]_0 ,
    \wb_dat_out_reg[0] ,
    irq_recv_enable_reg_1,
    \wb_dat_out_reg[1] ,
    irq_tx_ready_enable_reg_1,
    \wb_dat_out_reg[0]_0 ,
    irq_recv_enable_reg_2,
    \wb_dat_out_reg[1]_0 ,
    irq_tx_ready_enable_reg_2,
    \wb_dat_out_reg[2] ,
    \wb_dat_out_reg[2]_0 ,
    \wb_dat_out_reg[31]_1 ,
    \wb_dat_out_reg[31]_2 ,
    \wb_dat_out_reg[7]_1 ,
    data_out,
    \wb_dat_out_reg[7]_2 ,
    \wb_dat_out_reg[7]_3 ,
    \wb_dat_out_reg[2]_1 ,
    \wb_dat_out_reg[2]_2 ,
    p_0_in3_in__0,
    send_buffer_push_reg,
    send_buffer_push_reg_0,
    ack_reg_4,
    read_ack_reg_2,
    \rd_data_reg[0] ,
    timer_clk,
    irq_array,
    \rd_data_out_reg[16] ,
    \wb_outputs_reg[cyc]_2 );
  output \wb_exception_context[ie] ;
  output \wb_exception_context[ie1] ;
  output ie;
  output ie1;
  output software_interrupt;
  output cancel_fetch;
  output dmem_read_ack;
  output \dmem_if_outputs[we] ;
  output pc11_out;
  output imem_ack;
  output p_2_in_0;
  output cache_hit;
  output [31:0]p_2_in;
  output \FSM_sequential_state_reg[1] ;
  output \wb_state_reg[0] ;
  output \FSM_sequential_state_reg[1]_0 ;
  output send_buffer_input;
  output [1:0]state;
  output dmem_write_req;
  output \dmem_if_inputs[ack] ;
  output \FSM_sequential_state_reg[1]_rep ;
  output [30:0]D;
  output \FSM_sequential_state_reg[1]_rep__0 ;
  output [30:0]\counter_reg[31] ;
  output [0:0]E;
  output \FSM_sequential_state_reg[1]_rep__0_0 ;
  output [0:0]\wb_state_reg[1] ;
  output \intercon_peripheral_reg[1] ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_0 ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_1 ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_2 ;
  output \wb_outputs_reg[we] ;
  output \FSM_sequential_state_reg[1]_rep__0_1 ;
  output \wb_state_reg[1]_0 ;
  output recv_buffer_pop_reg;
  output \wb_outputs_reg[we]_0 ;
  output \intercon_peripheral_reg[2] ;
  output [1:0]\mem_op_reg[2] ;
  output \wb_outputs_reg[cyc] ;
  output \wb_outputs_reg[adr][4] ;
  output \intercon_peripheral_reg[0] ;
  output \intercon_peripheral_reg[2]_0 ;
  output \intercon_peripheral_reg[3] ;
  output intercon_busy_reg;
  output \wb_outputs_reg[cyc]_0 ;
  output [3:0]O;
  output [3:0]\counter_reg[7] ;
  output [3:0]\counter_reg[11] ;
  output [3:0]\counter_reg[15] ;
  output [3:0]\counter_reg[19] ;
  output [3:0]\counter_reg[23] ;
  output [3:0]\counter_reg[27] ;
  output [3:0]\counter_reg[31]_0 ;
  output [3:0]\counter_reg[3] ;
  output [3:0]\counter_reg[7]_0 ;
  output [3:0]\counter_reg[11]_0 ;
  output [3:0]\counter_reg[15]_0 ;
  output [3:0]\counter_reg[19]_0 ;
  output [3:0]\counter_reg[23]_0 ;
  output [3:0]\counter_reg[27]_0 ;
  output [3:0]\counter_reg[31]_1 ;
  output state_reg;
  output \wb_outputs_reg[we]_1 ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_3 ;
  output [0:0]\wb_outputs_reg[we]_2 ;
  output \FSM_sequential_state_reg[1]_rep__0_2 ;
  output [11:0]addra;
  output [0:0]\wb_outputs_reg[we]_3 ;
  output [0:0]\wb_outputs_reg[we]_4 ;
  output \FSM_sequential_state_reg[1]_rep__0_3 ;
  output [31:0]\wb_outputs_reg[dat][31] ;
  output \FSM_sequential_state_reg[1]_rep__0_4 ;
  output [0:0]\wb_state_reg[0]_0 ;
  output \wb_outputs_reg[adr][2] ;
  output [0:0]\wb_outputs_reg[we]_5 ;
  output sel;
  output ctrl_run_reg;
  output [0:0]ack_reg;
  output \intercon_peripheral_reg[0]_0 ;
  output read_ack_reg;
  output \intercon_peripheral_reg[0]_1 ;
  output \wb_outputs_reg[stb] ;
  output \wb_outputs_reg[stb]_0 ;
  output \intercon_peripheral_reg[0]_2 ;
  output ack0;
  output \intercon_peripheral_reg[1]_0 ;
  output [30:0]\FSM_sequential_state_reg[1]_rep__0_5 ;
  output [13:0]ADDRARDADDR;
  output [1:0]\wb_outputs_reg[adr][1] ;
  output [28:0]\write_error_data_reg[31] ;
  output \FSM_sequential_state_reg[1]_rep__0_6 ;
  output irq_recv_enable_reg;
  output irq_tx_ready_enable_reg;
  output irq_recv_enable_reg_0;
  output irq_tx_ready_enable_reg_0;
  output \sample_clk_divisor_reg[3] ;
  output [3:0]\sample_clk_divisor_reg[7] ;
  output \sample_clk_divisor_reg[3]_0 ;
  output [3:0]\sample_clk_divisor_reg[7]_0 ;
  output \wb_outputs_reg[adr][4]_0 ;
  output \FSM_sequential_state_reg[1]_rep__0_7 ;
  output \FSM_sequential_state_reg[1]_rep__0_8 ;
  output \intercon_peripheral_reg[2]_1 ;
  output \intercon_peripheral_reg[0]_3 ;
  output \intercon_peripheral_reg[1]_1 ;
  output state_reg_0;
  output state_reg_1;
  output state_reg_2;
  output wb_dat_out;
  output state_reg_3;
  output state_reg_4;
  output state_reg_5;
  output I95;
  output \wb_outputs_reg[dat][1] ;
  output \wb_outputs_reg[dat][0] ;
  output \wb_outputs_reg[dat][1]_0 ;
  output \wb_outputs_reg[dat][0]_0 ;
  output \wb_state_reg[1]_1 ;
  output \wb_state_reg[1]_2 ;
  output \wb_outputs_reg[dat][0]_1 ;
  output \wb_outputs_reg[dat][0]_2 ;
  output \intercon_peripheral_reg[2]_2 ;
  output \wb_outputs_reg[cyc]_1 ;
  output \intercon_peripheral_reg[0]_4 ;
  output \intercon_peripheral_reg[0]_5 ;
  output \intercon_peripheral_reg[1]_2 ;
  output \intercon_peripheral_reg[3]_0 ;
  output \FSM_sequential_state_reg[0] ;
  output [1:0]\mie_reg[27] ;
  output [0:0]\csr_data_out_reg[3] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output \csr_addr_out_reg[7] ;
  output \csr_addr_out_reg[8] ;
  output \csr_addr_out_reg[2] ;
  output timer_interrupt1__0;
  output \csr_addr_out_reg[2]_0 ;
  output \exception_ctx_out_reg[ie1] ;
  output \exception_ctx_out_reg[ie] ;
  output \csr_addr_out_reg[10] ;
  output [3:0]processor_adr_out_o;
  output [3:0]processor_sel_out_o;
  output [10:0]ADDRBWRADDR;
  output [14:0]\FSM_sequential_state_reg[1]_rep__0_9 ;
  output [13:0]\FSM_sequential_state_reg[1]_rep__0_10 ;
  output [13:0]\FSM_sequential_state_reg[1]_rep__0_11 ;
  output [12:0]\FSM_sequential_state_reg[1]_rep__0_12 ;
  output [1:0]\FSM_sequential_state_reg[1]_rep__0_13 ;
  output [14:0]\FSM_sequential_state_reg[1]_rep__0_14 ;
  output [2:0]\FSM_sequential_state_reg[1]_rep__0_15 ;
  output [4:0]\FSM_sequential_state_reg[1]_rep__0_16 ;
  output [9:0]\FSM_sequential_state_reg[1]_rep__0_17 ;
  output [9:0]\FSM_sequential_state_reg[1]_rep__0_18 ;
  output [1:0]\FSM_sequential_state_reg[1]_rep__0_19 ;
  output [0:0]p_1_in0_in;
  output [0:0]\FSM_sequential_state_reg[1]_rep__0_20 ;
  output [3:0]\wb_outputs_reg[sel][3] ;
  output [1:0]WEA;
  output [1:0]\wb_outputs_reg[sel][0] ;
  output [3:0]p_1_in;
  output [1:0]\wb_outputs_reg[sel][1] ;
  output [1:0]\wb_outputs_reg[sel][1]_0 ;
  output [1:0]\wb_outputs_reg[sel][2] ;
  output [1:0]\wb_outputs_reg[sel][2]_0 ;
  output [1:0]\wb_outputs_reg[sel][3]_0 ;
  output [1:0]\wb_outputs_reg[sel][3]_1 ;
  input system_clk;
  input reset;
  input \rd_data_out_reg[0] ;
  input ie_reg;
  input ie1_reg;
  input software_interrupt_reg;
  input cancel_fetch_reg;
  input mem_r_ack_reg;
  input \wb_outputs_reg[we]_6 ;
  input [31:0]counter_reg;
  input [31:0]counter_reg_1;
  input \mem_data_out_reg[24] ;
  input \load_buffer_reg[8] ;
  input \mem_data_out_reg[25] ;
  input \load_buffer_reg[9] ;
  input \mem_data_out_reg[26] ;
  input \load_buffer_reg[10] ;
  input \mem_data_out_reg[27] ;
  input \load_buffer_reg[11] ;
  input \mem_data_out_reg[28] ;
  input \load_buffer_reg[12] ;
  input \mem_data_out_reg[29] ;
  input \load_buffer_reg[13] ;
  input \mem_data_out_reg[30] ;
  input \load_buffer_reg[14] ;
  input \mem_data_out_reg[31] ;
  input \load_buffer_reg[15] ;
  input [30:0]Q;
  input [30:0]\wb_dat_out_reg[31] ;
  input \wb_dat_out_reg[7] ;
  input recv_buffer_pop_reg_0;
  input recv_buffer_pop_reg_1;
  input \wb_dat_out_reg[7]_0 ;
  input \sample_clk_divisor_reg[7]_1 ;
  input recv_buffer_pop_reg_2;
  input recv_buffer_pop_reg_3;
  input \sample_clk_divisor_reg[7]_2 ;
  input \mem_data_out_reg[0] ;
  input \mem_data_out_reg[1] ;
  input \mem_data_out_reg[2] ;
  input \mem_data_out_reg[3] ;
  input \mem_data_out_reg[4] ;
  input \mem_data_out_reg[5] ;
  input \mem_data_out_reg[6] ;
  input \mem_data_out_reg[7] ;
  input \load_buffer_reg[16] ;
  input \load_buffer_reg[17] ;
  input \load_buffer_reg[18] ;
  input \load_buffer_reg[19] ;
  input \load_buffer_reg[20] ;
  input \load_buffer_reg[21] ;
  input \load_buffer_reg[22] ;
  input \load_buffer_reg[23] ;
  input [0:0]CO;
  input [0:0]\read_data_out[24]_i_6 ;
  input \exception_context_out[cause][0]_i_2 ;
  input \exception_context_out[cause][0]_i_2_0 ;
  input [1:0]prev_error_access;
  input \exception_context_out_reg[cause][2] ;
  input state_reg_6;
  input ack_reg_0;
  input ack_reg_1;
  input intercon_busy;
  input ack_reg_2;
  input [0:0]p_0_in3_in;
  input [3:0]\counter_reg[7]_1 ;
  input [30:0]plusOp_0;
  input [0:0]\counter_reg[31]_2 ;
  input ctrl_run_reg_0;
  input [0:0]\counter_reg[0] ;
  input ctrl_run;
  input [3:0]\counter_reg[31]_3 ;
  input [2:0]\counter_reg[31]_4 ;
  input [3:0]\counter_reg[27]_1 ;
  input [3:0]\counter_reg[23]_1 ;
  input [3:0]\counter_reg[19]_1 ;
  input [3:0]\counter_reg[15]_1 ;
  input [3:0]\counter_reg[11]_1 ;
  input \send_buffer_input_reg[7] ;
  input ack_2;
  input read_ack_reg_0;
  input memory_reg_3_0_6;
  input processor_ack_in_o;
  input processor_ack_in_o_0;
  input ack_reg_3;
  input processor_ack_in_o_1;
  input ack_3;
  input ack;
  input read_ack_reg_1;
  input [28:0]\wb_dat_out_reg[31]_0 ;
  input \wb_dat_out_reg[0] ;
  input irq_recv_enable_reg_1;
  input \wb_dat_out_reg[1] ;
  input irq_tx_ready_enable_reg_1;
  input \wb_dat_out_reg[0]_0 ;
  input irq_recv_enable_reg_2;
  input \wb_dat_out_reg[1]_0 ;
  input irq_tx_ready_enable_reg_2;
  input \wb_dat_out_reg[2] ;
  input [0:0]\wb_dat_out_reg[2]_0 ;
  input [27:0]\wb_dat_out_reg[31]_1 ;
  input [27:0]\wb_dat_out_reg[31]_2 ;
  input [4:0]\wb_dat_out_reg[7]_1 ;
  input [3:0]data_out;
  input [4:0]\wb_dat_out_reg[7]_2 ;
  input [3:0]\wb_dat_out_reg[7]_3 ;
  input \wb_dat_out_reg[2]_1 ;
  input \wb_dat_out_reg[2]_2 ;
  input [0:0]p_0_in3_in__0;
  input send_buffer_push_reg;
  input send_buffer_push_reg_0;
  input ack_reg_4;
  input read_ack_reg_2;
  input [0:0]\rd_data_reg[0] ;
  input timer_clk;
  input [2:0]irq_array;
  input \rd_data_out_reg[16] ;
  input \wb_outputs_reg[cyc]_2 ;

  wire [13:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [30:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_rep ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_1 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_2 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_3 ;
  wire \FSM_sequential_state_reg[1]_rep__0 ;
  wire \FSM_sequential_state_reg[1]_rep__0_0 ;
  wire \FSM_sequential_state_reg[1]_rep__0_1 ;
  wire [13:0]\FSM_sequential_state_reg[1]_rep__0_10 ;
  wire [13:0]\FSM_sequential_state_reg[1]_rep__0_11 ;
  wire [12:0]\FSM_sequential_state_reg[1]_rep__0_12 ;
  wire [1:0]\FSM_sequential_state_reg[1]_rep__0_13 ;
  wire [14:0]\FSM_sequential_state_reg[1]_rep__0_14 ;
  wire [2:0]\FSM_sequential_state_reg[1]_rep__0_15 ;
  wire [4:0]\FSM_sequential_state_reg[1]_rep__0_16 ;
  wire [9:0]\FSM_sequential_state_reg[1]_rep__0_17 ;
  wire [9:0]\FSM_sequential_state_reg[1]_rep__0_18 ;
  wire [1:0]\FSM_sequential_state_reg[1]_rep__0_19 ;
  wire \FSM_sequential_state_reg[1]_rep__0_2 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep__0_20 ;
  wire \FSM_sequential_state_reg[1]_rep__0_3 ;
  wire \FSM_sequential_state_reg[1]_rep__0_4 ;
  wire [30:0]\FSM_sequential_state_reg[1]_rep__0_5 ;
  wire \FSM_sequential_state_reg[1]_rep__0_6 ;
  wire \FSM_sequential_state_reg[1]_rep__0_7 ;
  wire \FSM_sequential_state_reg[1]_rep__0_8 ;
  wire [14:0]\FSM_sequential_state_reg[1]_rep__0_9 ;
  wire I95;
  wire [3:0]O;
  wire [30:0]Q;
  wire [31:8]SHIFT_LEFT;
  wire [23:0]SHIFT_RIGHT;
  wire [1:0]WEA;
  wire ack;
  wire ack0;
  wire ack_2;
  wire ack_3;
  wire [0:0]ack_reg;
  wire ack_reg_0;
  wire ack_reg_1;
  wire ack_reg_2;
  wire ack_reg_3;
  wire ack_reg_4;
  wire [11:0]addra;
  wire arbiter_n_121;
  wire arbiter_n_122;
  wire arbiter_n_123;
  wire arbiter_n_124;
  wire arbiter_n_125;
  wire arbiter_n_126;
  wire arbiter_n_127;
  wire arbiter_n_128;
  wire arbiter_n_129;
  wire arbiter_n_130;
  wire arbiter_n_131;
  wire arbiter_n_132;
  wire arbiter_n_133;
  wire arbiter_n_134;
  wire arbiter_n_135;
  wire arbiter_n_136;
  wire arbiter_n_137;
  wire arbiter_n_138;
  wire arbiter_n_139;
  wire arbiter_n_140;
  wire arbiter_n_141;
  wire arbiter_n_142;
  wire arbiter_n_143;
  wire arbiter_n_144;
  wire arbiter_n_145;
  wire arbiter_n_146;
  wire arbiter_n_147;
  wire arbiter_n_148;
  wire arbiter_n_149;
  wire arbiter_n_150;
  wire arbiter_n_151;
  wire arbiter_n_152;
  wire arbiter_n_153;
  wire arbiter_n_154;
  wire arbiter_n_155;
  wire arbiter_n_156;
  wire arbiter_n_157;
  wire arbiter_n_158;
  wire arbiter_n_159;
  wire arbiter_n_160;
  wire arbiter_n_161;
  wire arbiter_n_162;
  wire arbiter_n_163;
  wire arbiter_n_164;
  wire arbiter_n_165;
  wire arbiter_n_166;
  wire arbiter_n_167;
  wire arbiter_n_168;
  wire arbiter_n_169;
  wire arbiter_n_170;
  wire arbiter_n_171;
  wire arbiter_n_172;
  wire arbiter_n_173;
  wire arbiter_n_174;
  wire arbiter_n_175;
  wire arbiter_n_176;
  wire arbiter_n_177;
  wire arbiter_n_178;
  wire arbiter_n_179;
  wire arbiter_n_180;
  wire arbiter_n_181;
  wire arbiter_n_182;
  wire arbiter_n_183;
  wire arbiter_n_184;
  wire arbiter_n_39;
  wire arbiter_n_391;
  wire arbiter_n_40;
  wire arbiter_n_41;
  wire arbiter_n_42;
  wire arbiter_n_43;
  wire arbiter_n_44;
  wire arbiter_n_45;
  wire arbiter_n_5;
  wire branch_taken;
  wire cache_hit;
  wire cancel_fetch;
  wire cancel_fetch_reg;
  wire [31:6]cl_load_address;
  wire [31:0]counter_reg;
  wire [0:0]\counter_reg[0] ;
  wire [3:0]\counter_reg[11] ;
  wire [3:0]\counter_reg[11]_0 ;
  wire [3:0]\counter_reg[11]_1 ;
  wire [3:0]\counter_reg[15] ;
  wire [3:0]\counter_reg[15]_0 ;
  wire [3:0]\counter_reg[15]_1 ;
  wire [3:0]\counter_reg[19] ;
  wire [3:0]\counter_reg[19]_0 ;
  wire [3:0]\counter_reg[19]_1 ;
  wire [3:0]\counter_reg[23] ;
  wire [3:0]\counter_reg[23]_0 ;
  wire [3:0]\counter_reg[23]_1 ;
  wire [3:0]\counter_reg[27] ;
  wire [3:0]\counter_reg[27]_0 ;
  wire [3:0]\counter_reg[27]_1 ;
  wire [30:0]\counter_reg[31] ;
  wire [3:0]\counter_reg[31]_0 ;
  wire [3:0]\counter_reg[31]_1 ;
  wire [0:0]\counter_reg[31]_2 ;
  wire [3:0]\counter_reg[31]_3 ;
  wire [2:0]\counter_reg[31]_4 ;
  wire [3:0]\counter_reg[3] ;
  wire [3:0]\counter_reg[7] ;
  wire [3:0]\counter_reg[7]_0 ;
  wire [3:0]\counter_reg[7]_1 ;
  wire [31:0]counter_reg_1;
  wire \csr_addr_out_reg[10] ;
  wire \csr_addr_out_reg[2] ;
  wire \csr_addr_out_reg[2]_0 ;
  wire \csr_addr_out_reg[7] ;
  wire \csr_addr_out_reg[8] ;
  wire [0:0]\csr_data_out_reg[3] ;
  wire ctrl_run;
  wire ctrl_run_reg;
  wire ctrl_run_reg_0;
  wire [3:0]data_out;
  wire [1:0]dmem_address;
  wire \dmem_if_inputs[ack] ;
  wire dmem_if_n_10;
  wire dmem_if_n_11;
  wire dmem_if_n_12;
  wire dmem_if_n_13;
  wire dmem_if_n_130;
  wire dmem_if_n_131;
  wire dmem_if_n_132;
  wire dmem_if_n_133;
  wire dmem_if_n_134;
  wire dmem_if_n_135;
  wire dmem_if_n_136;
  wire dmem_if_n_137;
  wire dmem_if_n_14;
  wire dmem_if_n_15;
  wire dmem_if_n_17;
  wire dmem_if_n_18;
  wire dmem_if_n_19;
  wire dmem_if_n_20;
  wire dmem_if_n_21;
  wire dmem_if_n_22;
  wire dmem_if_n_23;
  wire dmem_if_n_25;
  wire dmem_if_n_26;
  wire dmem_if_n_27;
  wire dmem_if_n_28;
  wire dmem_if_n_29;
  wire dmem_if_n_30;
  wire dmem_if_n_31;
  wire dmem_if_n_7;
  wire dmem_if_n_8;
  wire dmem_if_n_9;
  wire [3:0]\dmem_if_outputs[sel] ;
  wire \dmem_if_outputs[stb] ;
  wire \dmem_if_outputs[we] ;
  wire dmem_read_ack;
  wire dmem_write_req;
  wire \exception_context_out[cause][0]_i_2 ;
  wire \exception_context_out[cause][0]_i_2_0 ;
  wire \exception_context_out_reg[cause][2] ;
  wire \exception_ctx_out_reg[ie1] ;
  wire \exception_ctx_out_reg[ie] ;
  wire \execute/dmem_address2 ;
  wire \icache_enabled.icache_n_100 ;
  wire \icache_enabled.icache_n_101 ;
  wire \icache_enabled.icache_n_102 ;
  wire \icache_enabled.icache_n_103 ;
  wire \icache_enabled.icache_n_104 ;
  wire \icache_enabled.icache_n_105 ;
  wire \icache_enabled.icache_n_106 ;
  wire \icache_enabled.icache_n_107 ;
  wire \icache_enabled.icache_n_108 ;
  wire \icache_enabled.icache_n_109 ;
  wire \icache_enabled.icache_n_110 ;
  wire \icache_enabled.icache_n_19 ;
  wire \icache_enabled.icache_n_22 ;
  wire \icache_enabled.icache_n_28 ;
  wire \icache_enabled.icache_n_59 ;
  wire \icache_enabled.icache_n_60 ;
  wire \icache_enabled.icache_n_61 ;
  wire \icache_enabled.icache_n_62 ;
  wire \icache_enabled.icache_n_63 ;
  wire \icache_enabled.icache_n_64 ;
  wire \icache_enabled.icache_n_65 ;
  wire \icache_enabled.icache_n_67 ;
  wire \icache_enabled.icache_n_68 ;
  wire \icache_enabled.icache_n_69 ;
  wire \icache_enabled.icache_n_70 ;
  wire \icache_enabled.icache_n_71 ;
  wire \icache_enabled.icache_n_72 ;
  wire \icache_enabled.icache_n_73 ;
  wire \icache_enabled.icache_n_74 ;
  wire \icache_enabled.icache_n_75 ;
  wire \icache_enabled.icache_n_76 ;
  wire \icache_enabled.icache_n_77 ;
  wire \icache_enabled.icache_n_78 ;
  wire \icache_enabled.icache_n_79 ;
  wire \icache_enabled.icache_n_80 ;
  wire \icache_enabled.icache_n_81 ;
  wire \icache_enabled.icache_n_82 ;
  wire \icache_enabled.icache_n_83 ;
  wire \icache_enabled.icache_n_84 ;
  wire \icache_enabled.icache_n_85 ;
  wire \icache_enabled.icache_n_86 ;
  wire \icache_enabled.icache_n_87 ;
  wire \icache_enabled.icache_n_88 ;
  wire \icache_enabled.icache_n_89 ;
  wire \icache_enabled.icache_n_90 ;
  wire \icache_enabled.icache_n_91 ;
  wire \icache_enabled.icache_n_92 ;
  wire \icache_enabled.icache_n_93 ;
  wire \icache_enabled.icache_n_94 ;
  wire \icache_enabled.icache_n_95 ;
  wire \icache_enabled.icache_n_96 ;
  wire \icache_enabled.icache_n_97 ;
  wire \icache_enabled.icache_n_98 ;
  wire \icache_enabled.icache_n_99 ;
  wire \icache_inputs[ack] ;
  wire [31:2]\icache_outputs[adr] ;
  wire \icache_outputs[cyc] ;
  wire \icache_outputs[stb] ;
  wire ie;
  wire ie1;
  wire ie1_reg;
  wire ie_reg;
  wire imem_ack;
  wire [31:2]imem_address;
  wire [31:2]imem_data;
  wire intercon_busy;
  wire intercon_busy_reg;
  wire \intercon_peripheral_reg[0] ;
  wire \intercon_peripheral_reg[0]_0 ;
  wire \intercon_peripheral_reg[0]_1 ;
  wire \intercon_peripheral_reg[0]_2 ;
  wire \intercon_peripheral_reg[0]_3 ;
  wire \intercon_peripheral_reg[0]_4 ;
  wire \intercon_peripheral_reg[0]_5 ;
  wire \intercon_peripheral_reg[1] ;
  wire \intercon_peripheral_reg[1]_0 ;
  wire \intercon_peripheral_reg[1]_1 ;
  wire \intercon_peripheral_reg[1]_2 ;
  wire \intercon_peripheral_reg[2] ;
  wire \intercon_peripheral_reg[2]_0 ;
  wire \intercon_peripheral_reg[2]_1 ;
  wire \intercon_peripheral_reg[2]_2 ;
  wire \intercon_peripheral_reg[3] ;
  wire \intercon_peripheral_reg[3]_0 ;
  wire [2:0]irq_array;
  wire irq_recv_enable_reg;
  wire irq_recv_enable_reg_0;
  wire irq_recv_enable_reg_1;
  wire irq_recv_enable_reg_2;
  wire irq_tx_ready_enable_reg;
  wire irq_tx_ready_enable_reg_0;
  wire irq_tx_ready_enable_reg_1;
  wire irq_tx_ready_enable_reg_2;
  wire \load_buffer_reg[10] ;
  wire \load_buffer_reg[11] ;
  wire \load_buffer_reg[12] ;
  wire \load_buffer_reg[13] ;
  wire \load_buffer_reg[14] ;
  wire \load_buffer_reg[15] ;
  wire \load_buffer_reg[16] ;
  wire \load_buffer_reg[17] ;
  wire \load_buffer_reg[18] ;
  wire \load_buffer_reg[19] ;
  wire \load_buffer_reg[20] ;
  wire \load_buffer_reg[21] ;
  wire \load_buffer_reg[22] ;
  wire \load_buffer_reg[23] ;
  wire \load_buffer_reg[8] ;
  wire \load_buffer_reg[9] ;
  wire [31:16]\m2_inputs[dat] ;
  wire [31:2]mem_address;
  wire [7:0]mem_data_in;
  wire \mem_data_out_reg[0] ;
  wire \mem_data_out_reg[1] ;
  wire \mem_data_out_reg[24] ;
  wire \mem_data_out_reg[25] ;
  wire \mem_data_out_reg[26] ;
  wire \mem_data_out_reg[27] ;
  wire \mem_data_out_reg[28] ;
  wire \mem_data_out_reg[29] ;
  wire \mem_data_out_reg[2] ;
  wire \mem_data_out_reg[30] ;
  wire \mem_data_out_reg[31] ;
  wire \mem_data_out_reg[3] ;
  wire \mem_data_out_reg[4] ;
  wire \mem_data_out_reg[5] ;
  wire \mem_data_out_reg[6] ;
  wire \mem_data_out_reg[7] ;
  wire [1:0]\mem_op_reg[2] ;
  wire mem_r_ack_reg;
  wire [1:0]mem_size;
  wire \memory/p_1_in ;
  wire memory_reg_3_0_6;
  wire [1:0]\mie_reg[27] ;
  wire p_0_in0;
  wire [0:0]p_0_in3_in;
  wire [0:0]p_0_in3_in__0;
  wire [3:0]p_1_in;
  wire [0:0]p_1_in0_in;
  wire [31:0]p_2_in;
  wire p_2_in0;
  wire p_2_in_0;
  wire pc11_out;
  wire [30:0]plusOp_0;
  wire [1:0]prev_error_access;
  wire processor_ack_in_o;
  wire processor_ack_in_o_0;
  wire processor_ack_in_o_1;
  wire [3:0]processor_adr_out_o;
  wire processor_n_120;
  wire processor_n_121;
  wire processor_n_138;
  wire processor_n_139;
  wire processor_n_151;
  wire processor_n_152;
  wire processor_n_38;
  wire processor_n_39;
  wire processor_n_40;
  wire processor_n_41;
  wire processor_n_42;
  wire processor_n_43;
  wire processor_n_44;
  wire processor_n_45;
  wire processor_n_46;
  wire processor_n_47;
  wire processor_n_48;
  wire processor_n_49;
  wire processor_n_50;
  wire processor_n_51;
  wire processor_n_52;
  wire processor_n_53;
  wire processor_n_54;
  wire processor_n_55;
  wire processor_n_57;
  wire processor_n_60;
  wire processor_n_61;
  wire processor_n_62;
  wire processor_n_63;
  wire [3:0]processor_sel_out_o;
  wire \rd_data_out_reg[0] ;
  wire \rd_data_out_reg[16] ;
  wire [0:0]\rd_data_reg[0] ;
  wire read_ack_reg;
  wire read_ack_reg_0;
  wire read_ack_reg_1;
  wire read_ack_reg_2;
  wire [0:0]\read_data_out[24]_i_6 ;
  wire recv_buffer_pop_reg;
  wire recv_buffer_pop_reg_0;
  wire recv_buffer_pop_reg_1;
  wire recv_buffer_pop_reg_2;
  wire recv_buffer_pop_reg_3;
  wire reset;
  wire \sample_clk_divisor_reg[3] ;
  wire \sample_clk_divisor_reg[3]_0 ;
  wire [3:0]\sample_clk_divisor_reg[7] ;
  wire [3:0]\sample_clk_divisor_reg[7]_0 ;
  wire \sample_clk_divisor_reg[7]_1 ;
  wire \sample_clk_divisor_reg[7]_2 ;
  wire sel;
  wire send_buffer_input;
  wire \send_buffer_input_reg[7] ;
  wire send_buffer_push_reg;
  wire send_buffer_push_reg_0;
  wire software_interrupt;
  wire software_interrupt_reg;
  wire [1:0]state;
  wire [0:0]state_0;
  wire state_reg;
  wire state_reg_0;
  wire state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire state_reg_5;
  wire state_reg_6;
  wire system_clk;
  wire timer_clk;
  wire timer_interrupt1__0;
  wire to_std_logic;
  wire wb_dat_out;
  wire \wb_dat_out_reg[0] ;
  wire \wb_dat_out_reg[0]_0 ;
  wire \wb_dat_out_reg[1] ;
  wire \wb_dat_out_reg[1]_0 ;
  wire \wb_dat_out_reg[2] ;
  wire [0:0]\wb_dat_out_reg[2]_0 ;
  wire \wb_dat_out_reg[2]_1 ;
  wire \wb_dat_out_reg[2]_2 ;
  wire [30:0]\wb_dat_out_reg[31] ;
  wire [28:0]\wb_dat_out_reg[31]_0 ;
  wire [27:0]\wb_dat_out_reg[31]_1 ;
  wire [27:0]\wb_dat_out_reg[31]_2 ;
  wire \wb_dat_out_reg[7] ;
  wire \wb_dat_out_reg[7]_0 ;
  wire [4:0]\wb_dat_out_reg[7]_1 ;
  wire [4:0]\wb_dat_out_reg[7]_2 ;
  wire [3:0]\wb_dat_out_reg[7]_3 ;
  wire \wb_exception_context[ie1] ;
  wire \wb_exception_context[ie] ;
  wire [31:2]\wb_outputs_reg[adr] ;
  wire [1:0]\wb_outputs_reg[adr][1] ;
  wire \wb_outputs_reg[adr][4]_0 ;
  wire \wb_outputs_reg[adr]_2_sn_1 ;
  wire \wb_outputs_reg[adr]_4_sn_1 ;
  wire \wb_outputs_reg[cyc] ;
  wire \wb_outputs_reg[cyc]_0 ;
  wire \wb_outputs_reg[cyc]_1 ;
  wire \wb_outputs_reg[cyc]_2 ;
  wire \wb_outputs_reg[dat][0] ;
  wire \wb_outputs_reg[dat][0]_0 ;
  wire \wb_outputs_reg[dat][0]_1 ;
  wire \wb_outputs_reg[dat][0]_2 ;
  wire \wb_outputs_reg[dat][1] ;
  wire \wb_outputs_reg[dat][1]_0 ;
  wire [31:0]\wb_outputs_reg[dat][31] ;
  wire [1:0]\wb_outputs_reg[sel][0] ;
  wire [1:0]\wb_outputs_reg[sel][1] ;
  wire [1:0]\wb_outputs_reg[sel][1]_0 ;
  wire [1:0]\wb_outputs_reg[sel][2] ;
  wire [1:0]\wb_outputs_reg[sel][2]_0 ;
  wire [3:0]\wb_outputs_reg[sel][3] ;
  wire [1:0]\wb_outputs_reg[sel][3]_0 ;
  wire [1:0]\wb_outputs_reg[sel][3]_1 ;
  wire \wb_outputs_reg[stb] ;
  wire \wb_outputs_reg[stb]_0 ;
  wire \wb_outputs_reg[we] ;
  wire \wb_outputs_reg[we]_0 ;
  wire \wb_outputs_reg[we]_1 ;
  wire [0:0]\wb_outputs_reg[we]_2 ;
  wire [0:0]\wb_outputs_reg[we]_3 ;
  wire [0:0]\wb_outputs_reg[we]_4 ;
  wire [0:0]\wb_outputs_reg[we]_5 ;
  wire \wb_outputs_reg[we]_6 ;
  wire \wb_state_reg[0] ;
  wire [0:0]\wb_state_reg[0]_0 ;
  wire [0:0]\wb_state_reg[1] ;
  wire \wb_state_reg[1]_0 ;
  wire \wb_state_reg[1]_1 ;
  wire \wb_state_reg[1]_2 ;
  wire [28:0]\write_error_data_reg[31] ;

  assign \wb_outputs_reg[adr][2]  = \wb_outputs_reg[adr]_2_sn_1 ;
  assign \wb_outputs_reg[adr][4]  = \wb_outputs_reg[adr]_4_sn_1 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_wb_arbiter arbiter
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({SHIFT_RIGHT[23:16],SHIFT_RIGHT[7:0]}),
        .E(E),
        .\FSM_sequential_state_reg[0]_0 (state_0),
        .\FSM_sequential_state_reg[0]_1 (arbiter_n_5),
        .\FSM_sequential_state_reg[0]_10 (arbiter_n_122),
        .\FSM_sequential_state_reg[0]_11 (arbiter_n_123),
        .\FSM_sequential_state_reg[0]_12 (arbiter_n_124),
        .\FSM_sequential_state_reg[0]_13 (arbiter_n_125),
        .\FSM_sequential_state_reg[0]_14 (arbiter_n_126),
        .\FSM_sequential_state_reg[0]_15 (arbiter_n_127),
        .\FSM_sequential_state_reg[0]_16 (arbiter_n_128),
        .\FSM_sequential_state_reg[0]_17 (arbiter_n_129),
        .\FSM_sequential_state_reg[0]_18 (arbiter_n_130),
        .\FSM_sequential_state_reg[0]_19 (arbiter_n_131),
        .\FSM_sequential_state_reg[0]_2 (arbiter_n_39),
        .\FSM_sequential_state_reg[0]_20 (arbiter_n_132),
        .\FSM_sequential_state_reg[0]_21 (arbiter_n_133),
        .\FSM_sequential_state_reg[0]_22 (arbiter_n_134),
        .\FSM_sequential_state_reg[0]_23 (arbiter_n_135),
        .\FSM_sequential_state_reg[0]_24 (arbiter_n_136),
        .\FSM_sequential_state_reg[0]_25 (arbiter_n_137),
        .\FSM_sequential_state_reg[0]_26 (arbiter_n_138),
        .\FSM_sequential_state_reg[0]_27 (arbiter_n_139),
        .\FSM_sequential_state_reg[0]_28 (arbiter_n_140),
        .\FSM_sequential_state_reg[0]_29 (arbiter_n_141),
        .\FSM_sequential_state_reg[0]_3 (arbiter_n_40),
        .\FSM_sequential_state_reg[0]_30 (arbiter_n_142),
        .\FSM_sequential_state_reg[0]_31 (arbiter_n_143),
        .\FSM_sequential_state_reg[0]_32 (arbiter_n_144),
        .\FSM_sequential_state_reg[0]_33 (arbiter_n_145),
        .\FSM_sequential_state_reg[0]_34 (arbiter_n_146),
        .\FSM_sequential_state_reg[0]_35 (arbiter_n_147),
        .\FSM_sequential_state_reg[0]_36 (arbiter_n_148),
        .\FSM_sequential_state_reg[0]_37 (arbiter_n_149),
        .\FSM_sequential_state_reg[0]_38 (arbiter_n_150),
        .\FSM_sequential_state_reg[0]_39 (arbiter_n_151),
        .\FSM_sequential_state_reg[0]_4 (arbiter_n_41),
        .\FSM_sequential_state_reg[0]_40 (arbiter_n_152),
        .\FSM_sequential_state_reg[0]_41 (arbiter_n_153),
        .\FSM_sequential_state_reg[0]_42 (arbiter_n_154),
        .\FSM_sequential_state_reg[0]_43 (arbiter_n_155),
        .\FSM_sequential_state_reg[0]_44 (arbiter_n_156),
        .\FSM_sequential_state_reg[0]_45 (arbiter_n_157),
        .\FSM_sequential_state_reg[0]_46 (arbiter_n_158),
        .\FSM_sequential_state_reg[0]_47 (arbiter_n_159),
        .\FSM_sequential_state_reg[0]_48 (arbiter_n_160),
        .\FSM_sequential_state_reg[0]_49 (arbiter_n_161),
        .\FSM_sequential_state_reg[0]_5 (arbiter_n_42),
        .\FSM_sequential_state_reg[0]_50 (arbiter_n_162),
        .\FSM_sequential_state_reg[0]_51 (arbiter_n_163),
        .\FSM_sequential_state_reg[0]_52 (arbiter_n_164),
        .\FSM_sequential_state_reg[0]_53 (arbiter_n_165),
        .\FSM_sequential_state_reg[0]_54 (arbiter_n_166),
        .\FSM_sequential_state_reg[0]_55 (arbiter_n_167),
        .\FSM_sequential_state_reg[0]_56 (arbiter_n_168),
        .\FSM_sequential_state_reg[0]_57 (arbiter_n_169),
        .\FSM_sequential_state_reg[0]_58 (arbiter_n_170),
        .\FSM_sequential_state_reg[0]_59 (arbiter_n_171),
        .\FSM_sequential_state_reg[0]_6 (arbiter_n_43),
        .\FSM_sequential_state_reg[0]_60 (arbiter_n_172),
        .\FSM_sequential_state_reg[0]_61 (arbiter_n_173),
        .\FSM_sequential_state_reg[0]_62 (arbiter_n_174),
        .\FSM_sequential_state_reg[0]_63 (arbiter_n_175),
        .\FSM_sequential_state_reg[0]_64 (arbiter_n_176),
        .\FSM_sequential_state_reg[0]_65 (arbiter_n_177),
        .\FSM_sequential_state_reg[0]_66 (arbiter_n_178),
        .\FSM_sequential_state_reg[0]_67 (arbiter_n_179),
        .\FSM_sequential_state_reg[0]_68 (arbiter_n_180),
        .\FSM_sequential_state_reg[0]_69 (arbiter_n_181),
        .\FSM_sequential_state_reg[0]_7 (arbiter_n_44),
        .\FSM_sequential_state_reg[0]_70 (arbiter_n_182),
        .\FSM_sequential_state_reg[0]_71 (arbiter_n_183),
        .\FSM_sequential_state_reg[0]_72 (arbiter_n_184),
        .\FSM_sequential_state_reg[0]_73 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_74 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_75 (\dmem_if_inputs[ack] ),
        .\FSM_sequential_state_reg[0]_8 (arbiter_n_45),
        .\FSM_sequential_state_reg[0]_9 (arbiter_n_121),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_0 ),
        .\FSM_sequential_state_reg[1]_rep_0 (\FSM_sequential_state_reg[1]_rep ),
        .\FSM_sequential_state_reg[1]_rep_1 (\FSM_sequential_state_reg[1]_rep_0 ),
        .\FSM_sequential_state_reg[1]_rep_2 (\FSM_sequential_state_reg[1]_rep_1 ),
        .\FSM_sequential_state_reg[1]_rep_3 (\FSM_sequential_state_reg[1]_rep_2 ),
        .\FSM_sequential_state_reg[1]_rep_4 (\FSM_sequential_state_reg[1]_rep_3 ),
        .\FSM_sequential_state_reg[1]_rep_5 (arbiter_n_391),
        .\FSM_sequential_state_reg[1]_rep__0_0 (\FSM_sequential_state_reg[1]_rep__0 ),
        .\FSM_sequential_state_reg[1]_rep__0_1 (\FSM_sequential_state_reg[1]_rep__0_0 ),
        .\FSM_sequential_state_reg[1]_rep__0_10 (\FSM_sequential_state_reg[1]_rep__0_6 ),
        .\FSM_sequential_state_reg[1]_rep__0_11 (\FSM_sequential_state_reg[1]_rep__0_7 ),
        .\FSM_sequential_state_reg[1]_rep__0_12 (\FSM_sequential_state_reg[1]_rep__0_8 ),
        .\FSM_sequential_state_reg[1]_rep__0_13 (\FSM_sequential_state_reg[1]_rep__0_9 ),
        .\FSM_sequential_state_reg[1]_rep__0_14 (\FSM_sequential_state_reg[1]_rep__0_10 ),
        .\FSM_sequential_state_reg[1]_rep__0_15 (\FSM_sequential_state_reg[1]_rep__0_11 ),
        .\FSM_sequential_state_reg[1]_rep__0_16 (\FSM_sequential_state_reg[1]_rep__0_12 ),
        .\FSM_sequential_state_reg[1]_rep__0_17 (\FSM_sequential_state_reg[1]_rep__0_13 ),
        .\FSM_sequential_state_reg[1]_rep__0_18 (\FSM_sequential_state_reg[1]_rep__0_14 ),
        .\FSM_sequential_state_reg[1]_rep__0_19 (\FSM_sequential_state_reg[1]_rep__0_15 ),
        .\FSM_sequential_state_reg[1]_rep__0_2 (\FSM_sequential_state_reg[1]_rep__0_1 ),
        .\FSM_sequential_state_reg[1]_rep__0_20 (\FSM_sequential_state_reg[1]_rep__0_16 ),
        .\FSM_sequential_state_reg[1]_rep__0_21 (\FSM_sequential_state_reg[1]_rep__0_17 ),
        .\FSM_sequential_state_reg[1]_rep__0_22 (\FSM_sequential_state_reg[1]_rep__0_18 ),
        .\FSM_sequential_state_reg[1]_rep__0_23 (\FSM_sequential_state_reg[1]_rep__0_19 ),
        .\FSM_sequential_state_reg[1]_rep__0_24 (\FSM_sequential_state_reg[1]_rep__0_20 ),
        .\FSM_sequential_state_reg[1]_rep__0_3 (\FSM_sequential_state_reg[1]_rep__0_2 ),
        .\FSM_sequential_state_reg[1]_rep__0_4 (addra[0]),
        .\FSM_sequential_state_reg[1]_rep__0_5 (\FSM_sequential_state_reg[1]_rep__0_3 ),
        .\FSM_sequential_state_reg[1]_rep__0_6 (\FSM_sequential_state_reg[1]_rep__0_4 ),
        .\FSM_sequential_state_reg[1]_rep__0_7 (\FSM_sequential_state_reg[1]_rep__0_5 [14]),
        .\FSM_sequential_state_reg[1]_rep__0_8 (\FSM_sequential_state_reg[1]_rep__0_5 [12]),
        .\FSM_sequential_state_reg[1]_rep__0_9 ({\FSM_sequential_state_reg[1]_rep__0_5 [30:15],\FSM_sequential_state_reg[1]_rep__0_5 [13],\FSM_sequential_state_reg[1]_rep__0_5 [11:2]}),
        .I95(I95),
        .O(O),
        .Q(Q),
        .WEA(WEA),
        .ack(ack),
        .ack_2(ack_2),
        .ack_3(ack_3),
        .ack_reg(ack_reg),
        .ack_reg_0(ack_reg_3),
        .ack_reg_1(ack_reg_4),
        .addra(addra[11:1]),
        .\compare_reg[31] (\dmem_if_outputs[we] ),
        .counter_reg(counter_reg),
        .\counter_reg[0] (\counter_reg[0] ),
        .\counter_reg[11] (\counter_reg[11] ),
        .\counter_reg[11]_0 (\counter_reg[11]_0 ),
        .\counter_reg[11]_1 (\counter_reg[11]_1 ),
        .\counter_reg[15] (\counter_reg[15] ),
        .\counter_reg[15]_0 (\counter_reg[15]_0 ),
        .\counter_reg[15]_1 (\counter_reg[15]_1 ),
        .\counter_reg[19] (\counter_reg[19] ),
        .\counter_reg[19]_0 (\counter_reg[19]_0 ),
        .\counter_reg[19]_1 (\counter_reg[19]_1 ),
        .\counter_reg[23] (\counter_reg[23] ),
        .\counter_reg[23]_0 (\counter_reg[23]_0 ),
        .\counter_reg[23]_1 (\counter_reg[23]_1 ),
        .\counter_reg[27] (\counter_reg[27] ),
        .\counter_reg[27]_0 (\counter_reg[27]_0 ),
        .\counter_reg[27]_1 (\counter_reg[27]_1 ),
        .\counter_reg[31] (D),
        .\counter_reg[31]_0 (\counter_reg[31] ),
        .\counter_reg[31]_1 (\counter_reg[31]_0 ),
        .\counter_reg[31]_2 (\counter_reg[31]_1 ),
        .\counter_reg[31]_3 (\counter_reg[31]_2 ),
        .\counter_reg[31]_4 (\counter_reg[31]_3 ),
        .\counter_reg[31]_5 (\counter_reg[31]_4 ),
        .\counter_reg[3] (\counter_reg[3] ),
        .\counter_reg[3]_0 (\icache_enabled.icache_n_64 ),
        .\counter_reg[7] (\counter_reg[7] ),
        .\counter_reg[7]_0 (\counter_reg[7]_0 ),
        .\counter_reg[7]_1 (\counter_reg[7]_1 ),
        .counter_reg_1(counter_reg_1),
        .ctrl_run(ctrl_run),
        .ctrl_run_reg(ctrl_run_reg),
        .ctrl_run_reg_0(ctrl_run_reg_0),
        .ctrl_run_reg_1(\wb_outputs_reg[dat][31] [0]),
        .data_out(data_out),
        .\dmem_if_outputs[stb] (\dmem_if_outputs[stb] ),
        .\icache_inputs[ack] (\icache_inputs[ack] ),
        .\icache_outputs[cyc] (\icache_outputs[cyc] ),
        .\icache_outputs[stb] (\icache_outputs[stb] ),
        .intercon_busy(intercon_busy),
        .intercon_busy_reg(intercon_busy_reg),
        .\intercon_peripheral[3]_i_18_0 (\icache_enabled.icache_n_59 ),
        .\intercon_peripheral[3]_i_3_0 (\icache_enabled.icache_n_61 ),
        .\intercon_peripheral[3]_i_6_0 (\icache_enabled.icache_n_60 ),
        .\intercon_peripheral_reg[0] (\intercon_peripheral_reg[0] ),
        .\intercon_peripheral_reg[0]_0 (\intercon_peripheral_reg[0]_0 ),
        .\intercon_peripheral_reg[0]_1 (\intercon_peripheral_reg[0]_1 ),
        .\intercon_peripheral_reg[0]_2 (\intercon_peripheral_reg[0]_2 ),
        .\intercon_peripheral_reg[0]_3 (\intercon_peripheral_reg[0]_3 ),
        .\intercon_peripheral_reg[0]_4 (\intercon_peripheral_reg[0]_4 ),
        .\intercon_peripheral_reg[0]_5 (\intercon_peripheral_reg[0]_5 ),
        .\intercon_peripheral_reg[1] (\intercon_peripheral_reg[1]_0 ),
        .\intercon_peripheral_reg[1]_0 (\intercon_peripheral_reg[1]_1 ),
        .\intercon_peripheral_reg[1]_1 (\intercon_peripheral_reg[1]_2 ),
        .\intercon_peripheral_reg[1]_2 (ack_reg_2),
        .\intercon_peripheral_reg[1]_3 (\icache_enabled.icache_n_28 ),
        .\intercon_peripheral_reg[2] (\intercon_peripheral_reg[2] ),
        .\intercon_peripheral_reg[2]_0 (\intercon_peripheral_reg[2]_0 ),
        .\intercon_peripheral_reg[2]_1 (\intercon_peripheral_reg[2]_2 ),
        .\intercon_peripheral_reg[2]_2 (ack_reg_0),
        .\intercon_peripheral_reg[3] (\intercon_peripheral_reg[3] ),
        .\intercon_peripheral_reg[3]_0 (\intercon_peripheral_reg[3]_0 ),
        .\intercon_peripheral_reg[3]_1 (ack_reg_1),
        .\intercon_peripheral_reg[3]_2 (\icache_enabled.icache_n_63 ),
        .\intercon_peripheral_reg[3]_3 (\icache_enabled.icache_n_62 ),
        .irq_recv_enable_reg(irq_recv_enable_reg),
        .irq_recv_enable_reg_0(irq_recv_enable_reg_0),
        .irq_recv_enable_reg_1(irq_recv_enable_reg_1),
        .irq_recv_enable_reg_2(irq_recv_enable_reg_2),
        .irq_reset_reg(p_2_in[0]),
        .irq_tx_ready_enable_reg(irq_tx_ready_enable_reg),
        .irq_tx_ready_enable_reg_0(irq_tx_ready_enable_reg_0),
        .irq_tx_ready_enable_reg_1(\wb_outputs_reg[dat][31] [1]),
        .irq_tx_ready_enable_reg_2(irq_tx_ready_enable_reg_1),
        .irq_tx_ready_enable_reg_3(irq_tx_ready_enable_reg_2),
        .\load_buffer_reg[0] (\icache_enabled.icache_n_67 ),
        .\load_buffer_reg[0]_0 (\icache_enabled.icache_n_68 ),
        .\load_buffer_reg[10] (\load_buffer_reg[10] ),
        .\load_buffer_reg[11] (\load_buffer_reg[11] ),
        .\load_buffer_reg[12] (\load_buffer_reg[12] ),
        .\load_buffer_reg[13] (\load_buffer_reg[13] ),
        .\load_buffer_reg[14] (\load_buffer_reg[14] ),
        .\load_buffer_reg[15] (\load_buffer_reg[15] ),
        .\load_buffer_reg[16] (\load_buffer_reg[16] ),
        .\load_buffer_reg[17] (\load_buffer_reg[17] ),
        .\load_buffer_reg[18] (\load_buffer_reg[18] ),
        .\load_buffer_reg[19] (\load_buffer_reg[19] ),
        .\load_buffer_reg[20] (\load_buffer_reg[20] ),
        .\load_buffer_reg[21] (\load_buffer_reg[21] ),
        .\load_buffer_reg[22] (\load_buffer_reg[22] ),
        .\load_buffer_reg[23] (\load_buffer_reg[23] ),
        .\load_buffer_reg[8] (\load_buffer_reg[8] ),
        .\load_buffer_reg[9] (\load_buffer_reg[9] ),
        .\m2_inputs[dat] (\m2_inputs[dat] ),
        .\mem_data_out_reg[0] (processor_n_139),
        .\mem_data_out_reg[0]_0 (\mem_data_out_reg[0] ),
        .\mem_data_out_reg[0]_1 (processor_n_120),
        .\mem_data_out_reg[16] (processor_n_138),
        .\mem_data_out_reg[16]_0 (processor_n_121),
        .\mem_data_out_reg[1] (\mem_data_out_reg[1] ),
        .\mem_data_out_reg[24] (\mem_data_out_reg[24] ),
        .\mem_data_out_reg[25] (\mem_data_out_reg[25] ),
        .\mem_data_out_reg[26] (\mem_data_out_reg[26] ),
        .\mem_data_out_reg[27] (\mem_data_out_reg[27] ),
        .\mem_data_out_reg[28] (\mem_data_out_reg[28] ),
        .\mem_data_out_reg[29] (\mem_data_out_reg[29] ),
        .\mem_data_out_reg[2] (\mem_data_out_reg[2] ),
        .\mem_data_out_reg[30] (\mem_data_out_reg[30] ),
        .\mem_data_out_reg[31] (\mem_data_out_reg[31] ),
        .\mem_data_out_reg[3] (\mem_data_out_reg[3] ),
        .\mem_data_out_reg[4] (\mem_data_out_reg[4] ),
        .\mem_data_out_reg[5] (\mem_data_out_reg[5] ),
        .\mem_data_out_reg[6] (\mem_data_out_reg[6] ),
        .\mem_data_out_reg[7] (\mem_data_out_reg[7] ),
        .memory_reg_3_0_6(\rd_data_out_reg[0] ),
        .memory_reg_3_0_6_0(memory_reg_3_0_6),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in3_in__0(p_0_in3_in__0),
        .p_1_in(p_1_in),
        .p_1_in0_in(p_1_in0_in),
        .p_2_in(p_2_in[31:2]),
        .plusOp_0(plusOp_0),
        .prev_error_access(prev_error_access),
        .processor_ack_in_o(processor_ack_in_o),
        .processor_ack_in_o_0(\wb_outputs_reg[stb] ),
        .processor_ack_in_o_1(processor_ack_in_o_0),
        .processor_ack_in_o_2(processor_ack_in_o_1),
        .processor_adr_out_o(processor_adr_out_o),
        .processor_sel_out_o(processor_sel_out_o),
        .\processor_sel_out_o[3] (\dmem_if_outputs[sel] ),
        .read_ack_reg(read_ack_reg),
        .read_ack_reg_0(read_ack_reg_0),
        .read_ack_reg_1(read_ack_reg_1),
        .read_ack_reg_2(read_ack_reg_2),
        .recv_buffer_pop_reg(recv_buffer_pop_reg),
        .recv_buffer_pop_reg_0(recv_buffer_pop_reg_0),
        .recv_buffer_pop_reg_1(recv_buffer_pop_reg_1),
        .recv_buffer_pop_reg_2(\sample_clk_divisor_reg[7]_1 ),
        .recv_buffer_pop_reg_3(recv_buffer_pop_reg_2),
        .recv_buffer_pop_reg_4(\intercon_peripheral_reg[1] ),
        .recv_buffer_pop_reg_5(recv_buffer_pop_reg_3),
        .recv_buffer_pop_reg_6(\sample_clk_divisor_reg[7]_2 ),
        .reset(reset),
        .\sample_clk_divisor_reg[3] (\sample_clk_divisor_reg[3] ),
        .\sample_clk_divisor_reg[3]_0 (\sample_clk_divisor_reg[3]_0 ),
        .\sample_clk_divisor_reg[7] (\sample_clk_divisor_reg[7] ),
        .\sample_clk_divisor_reg[7]_0 (\sample_clk_divisor_reg[7]_0 ),
        .\sample_clk_divisor_reg[7]_1 (\wb_outputs_reg[adr]_2_sn_1 ),
        .sel(sel),
        .send_buffer_input(send_buffer_input),
        .\send_buffer_input_reg[7] (\icache_enabled.icache_n_65 ),
        .\send_buffer_input_reg[7]_0 (\send_buffer_input_reg[7] ),
        .send_buffer_push_reg(send_buffer_push_reg),
        .send_buffer_push_reg_0(send_buffer_push_reg_0),
        .state_reg(state_reg),
        .state_reg_0(state_reg_0),
        .state_reg_1(state_reg_1),
        .state_reg_2(state_reg_2),
        .state_reg_3(state_reg_3),
        .state_reg_4(state_reg_4),
        .state_reg_5(state_reg_5),
        .state_reg_6(state_reg_6),
        .system_clk(system_clk),
        .wb_dat_out(wb_dat_out),
        .\wb_dat_out_reg[0] (\wb_dat_out_reg[0] ),
        .\wb_dat_out_reg[0]_0 (\wb_dat_out_reg[0]_0 ),
        .\wb_dat_out_reg[1] (\wb_dat_out_reg[1] ),
        .\wb_dat_out_reg[1]_0 (\wb_dat_out_reg[1]_0 ),
        .\wb_dat_out_reg[2] (\wb_dat_out_reg[2] ),
        .\wb_dat_out_reg[2]_0 (\wb_dat_out_reg[2]_0 ),
        .\wb_dat_out_reg[2]_1 (\wb_dat_out_reg[2]_1 ),
        .\wb_dat_out_reg[2]_2 (\wb_dat_out_reg[2]_2 ),
        .\wb_dat_out_reg[31] (\wb_dat_out_reg[31] ),
        .\wb_dat_out_reg[31]_0 (\wb_dat_out_reg[31]_0 ),
        .\wb_dat_out_reg[31]_1 (\wb_dat_out_reg[31]_1 ),
        .\wb_dat_out_reg[31]_2 (\wb_dat_out_reg[31]_2 ),
        .\wb_dat_out_reg[7] (\wb_dat_out_reg[7] ),
        .\wb_dat_out_reg[7]_0 (\wb_dat_out_reg[7]_0 ),
        .\wb_dat_out_reg[7]_1 (\wb_dat_out_reg[7]_1 ),
        .\wb_dat_out_reg[7]_2 (\wb_dat_out_reg[7]_2 ),
        .\wb_dat_out_reg[7]_3 (\wb_dat_out_reg[7]_3 ),
        .\wb_outputs_reg[adr][4] (\wb_outputs_reg[adr]_4_sn_1 ),
        .\wb_outputs_reg[adr][4]_0 (\wb_outputs_reg[adr][4]_0 ),
        .\wb_outputs_reg[cyc] (\wb_outputs_reg[cyc] ),
        .\wb_outputs_reg[cyc]_0 (\wb_outputs_reg[cyc]_0 ),
        .\wb_outputs_reg[cyc]_1 (\wb_outputs_reg[cyc]_1 ),
        .\wb_outputs_reg[dat][0] (\wb_outputs_reg[dat][0] ),
        .\wb_outputs_reg[dat][0]_0 (\wb_outputs_reg[dat][0]_0 ),
        .\wb_outputs_reg[dat][0]_1 (\wb_outputs_reg[dat][0]_1 ),
        .\wb_outputs_reg[dat][0]_2 (\wb_outputs_reg[dat][0]_2 ),
        .\wb_outputs_reg[dat][1] (\wb_outputs_reg[dat][1] ),
        .\wb_outputs_reg[dat][1]_0 (\wb_outputs_reg[dat][1]_0 ),
        .\wb_outputs_reg[sel][0] (\wb_outputs_reg[sel][0] ),
        .\wb_outputs_reg[sel][1] (\wb_outputs_reg[sel][1] ),
        .\wb_outputs_reg[sel][1]_0 (\wb_outputs_reg[sel][1]_0 ),
        .\wb_outputs_reg[sel][2] (\wb_outputs_reg[sel][2] ),
        .\wb_outputs_reg[sel][2]_0 (\wb_outputs_reg[sel][2]_0 ),
        .\wb_outputs_reg[sel][3] (\wb_outputs_reg[sel][3] ),
        .\wb_outputs_reg[sel][3]_0 (\wb_outputs_reg[sel][3]_0 ),
        .\wb_outputs_reg[sel][3]_1 (\wb_outputs_reg[sel][3]_1 ),
        .\wb_outputs_reg[stb] (\wb_outputs_reg[stb]_0 ),
        .\wb_outputs_reg[we] (\wb_outputs_reg[we] ),
        .\wb_outputs_reg[we]_0 (\wb_outputs_reg[we]_0 ),
        .\wb_outputs_reg[we]_1 (\wb_outputs_reg[we]_1 ),
        .\wb_outputs_reg[we]_2 (\wb_outputs_reg[we]_2 ),
        .\wb_outputs_reg[we]_3 (\wb_outputs_reg[we]_3 ),
        .\wb_outputs_reg[we]_4 (\wb_outputs_reg[we]_4 ),
        .\wb_outputs_reg[we]_5 (\wb_outputs_reg[we]_5 ),
        .\wb_outputs_reg[we]_6 (state[0]),
        .\wb_outputs_reg[we]_7 (processor_n_55),
        .\wb_state_reg[0] (\wb_state_reg[0] ),
        .\wb_state_reg[1] (\wb_state_reg[1] ),
        .\wb_state_reg[1]_0 (\wb_state_reg[1]_0 ),
        .\wb_state_reg[1]_1 (\wb_state_reg[1]_1 ),
        .\wb_state_reg[1]_2 (\wb_state_reg[1]_2 ),
        .\write_error_address_reg[31] ({\wb_outputs_reg[adr] ,\wb_outputs_reg[adr][1] }),
        .\write_error_address_reg[31]_0 (\icache_outputs[adr] ),
        .\write_error_data_reg[31] (\write_error_data_reg[31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_wb_adapter dmem_if
       (.D(SHIFT_RIGHT),
        .\FSM_sequential_state_reg[0]_0 (state[0]),
        .\FSM_sequential_state_reg[0]_1 (processor_n_57),
        .\FSM_sequential_state_reg[1]_0 (state[1]),
        .\FSM_sequential_state_reg[1]_1 (p_2_in_0),
        .\FSM_sequential_state_reg[1]_2 (processor_n_54),
        .Q({dmem_if_n_8,dmem_if_n_9,dmem_if_n_10,dmem_if_n_11,dmem_if_n_12,dmem_if_n_13,dmem_if_n_14,dmem_if_n_15,p_0_in0,dmem_if_n_17,dmem_if_n_18,dmem_if_n_19,dmem_if_n_20,dmem_if_n_21,dmem_if_n_22,dmem_if_n_23,p_2_in0,dmem_if_n_25,dmem_if_n_26,dmem_if_n_27,dmem_if_n_28,dmem_if_n_29,dmem_if_n_30,dmem_if_n_31}),
        .\dmem_if_outputs[stb] (\dmem_if_outputs[stb] ),
        .\dmem_if_outputs[we] (\dmem_if_outputs[we] ),
        .dmem_read_ack(dmem_read_ack),
        .\m2_inputs[dat] (\m2_inputs[dat] [31:24]),
        .mem_data_in(mem_data_in),
        .\mem_data_out_reg[24]_0 (dmem_if_n_137),
        .\mem_data_out_reg[25]_0 (dmem_if_n_136),
        .\mem_data_out_reg[26]_0 (dmem_if_n_135),
        .\mem_data_out_reg[27]_0 (dmem_if_n_134),
        .\mem_data_out_reg[28]_0 (dmem_if_n_133),
        .\mem_data_out_reg[29]_0 (dmem_if_n_132),
        .\mem_data_out_reg[30]_0 (dmem_if_n_131),
        .\mem_data_out_reg[31]_0 (dmem_if_n_130),
        .\mem_data_out_reg[31]_1 (\rd_data_out_reg[0] ),
        .\mem_data_out_reg[31]_2 (\dmem_if_inputs[ack] ),
        .\mem_data_out_reg[7]_0 (dmem_if_n_7),
        .mem_r_ack_reg_0(mem_r_ack_reg),
        .p_1_in(\memory/p_1_in ),
        .p_2_in(p_2_in),
        .\rd_data_out_reg[31] (mem_size),
        .rd_write_out_reg(read_ack_reg),
        .rd_write_out_reg_0(arbiter_n_391),
        .rd_write_out_reg_1(processor_n_151),
        .rd_write_out_reg_2(processor_n_152),
        .\read_error_address_reg[1] (\FSM_sequential_state_reg[1]_rep__0_1 ),
        .reset(reset),
        .system_clk(system_clk),
        .\wb_outputs_reg[adr][0]_0 (processor_n_55),
        .\wb_outputs_reg[adr][1]_0 (\FSM_sequential_state_reg[1]_rep__0_5 [1:0]),
        .\wb_outputs_reg[adr][31]_0 ({\wb_outputs_reg[adr] ,\wb_outputs_reg[adr][1] }),
        .\wb_outputs_reg[adr][31]_1 ({mem_address,dmem_address}),
        .\wb_outputs_reg[dat][31]_0 (\wb_outputs_reg[dat][31] ),
        .\wb_outputs_reg[dat][31]_1 (SHIFT_LEFT),
        .\wb_outputs_reg[dat][7]_0 (dmem_write_req),
        .\wb_outputs_reg[dat][7]_1 (processor_n_138),
        .\wb_outputs_reg[sel][3]_0 (\dmem_if_outputs[sel] ),
        .\wb_outputs_reg[sel][3]_1 ({processor_n_60,processor_n_61,processor_n_62,processor_n_63}),
        .\wb_outputs_reg[we]_0 (\wb_outputs_reg[we]_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_icache \icache_enabled.icache 
       (.CO(to_std_logic),
        .D(imem_data),
        .E(\icache_enabled.icache_n_19 ),
        .Q(\icache_outputs[adr] ),
        .ack0(ack0),
        .ack_reg(ack_reg_2),
        .ack_reg_0(ack_reg_1),
        .ack_reg_1(ack_reg_0),
        .ack_reg_2(state_reg_6),
        .ack_reg_3(state_0),
        .branch_taken(branch_taken),
        .cache_hit_reg_0(cache_hit),
        .\cl_current_word_reg[0]_0 (\icache_enabled.icache_n_68 ),
        .\cl_current_word_reg[2]_0 (\icache_enabled.icache_n_67 ),
        .\cl_load_address_reg[11]_0 (\icache_enabled.icache_n_69 ),
        .\cl_load_address_reg[11]_1 (\icache_enabled.icache_n_70 ),
        .\cl_load_address_reg[11]_2 (\icache_enabled.icache_n_71 ),
        .\cl_load_address_reg[11]_3 (\icache_enabled.icache_n_72 ),
        .\cl_load_address_reg[11]_4 (\icache_enabled.icache_n_73 ),
        .\cl_load_address_reg[11]_5 (\icache_enabled.icache_n_74 ),
        .\cl_load_address_reg[14]_0 (\icache_enabled.icache_n_75 ),
        .\cl_load_address_reg[14]_1 (\icache_enabled.icache_n_76 ),
        .\cl_load_address_reg[14]_2 (\icache_enabled.icache_n_77 ),
        .\cl_load_address_reg[14]_3 (\icache_enabled.icache_n_78 ),
        .\cl_load_address_reg[14]_4 (\icache_enabled.icache_n_79 ),
        .\cl_load_address_reg[14]_5 (\icache_enabled.icache_n_80 ),
        .\cl_load_address_reg[17]_0 (\icache_enabled.icache_n_81 ),
        .\cl_load_address_reg[17]_1 (\icache_enabled.icache_n_82 ),
        .\cl_load_address_reg[17]_2 (\icache_enabled.icache_n_83 ),
        .\cl_load_address_reg[17]_3 (\icache_enabled.icache_n_84 ),
        .\cl_load_address_reg[17]_4 (\icache_enabled.icache_n_85 ),
        .\cl_load_address_reg[17]_5 (\icache_enabled.icache_n_86 ),
        .\cl_load_address_reg[20]_0 (\icache_enabled.icache_n_87 ),
        .\cl_load_address_reg[20]_1 (\icache_enabled.icache_n_88 ),
        .\cl_load_address_reg[20]_2 (\icache_enabled.icache_n_89 ),
        .\cl_load_address_reg[20]_3 (\icache_enabled.icache_n_90 ),
        .\cl_load_address_reg[20]_4 (\icache_enabled.icache_n_91 ),
        .\cl_load_address_reg[20]_5 (\icache_enabled.icache_n_92 ),
        .\cl_load_address_reg[23]_0 (\icache_enabled.icache_n_93 ),
        .\cl_load_address_reg[23]_1 (\icache_enabled.icache_n_94 ),
        .\cl_load_address_reg[23]_2 (\icache_enabled.icache_n_95 ),
        .\cl_load_address_reg[23]_3 (\icache_enabled.icache_n_96 ),
        .\cl_load_address_reg[23]_4 (\icache_enabled.icache_n_97 ),
        .\cl_load_address_reg[23]_5 (\icache_enabled.icache_n_98 ),
        .\cl_load_address_reg[26]_0 (\icache_enabled.icache_n_99 ),
        .\cl_load_address_reg[26]_1 (\icache_enabled.icache_n_100 ),
        .\cl_load_address_reg[26]_2 (\icache_enabled.icache_n_101 ),
        .\cl_load_address_reg[26]_3 (\icache_enabled.icache_n_102 ),
        .\cl_load_address_reg[26]_4 (\icache_enabled.icache_n_103 ),
        .\cl_load_address_reg[26]_5 (\icache_enabled.icache_n_104 ),
        .\cl_load_address_reg[29]_0 (\icache_enabled.icache_n_105 ),
        .\cl_load_address_reg[29]_1 (\icache_enabled.icache_n_106 ),
        .\cl_load_address_reg[29]_2 (\icache_enabled.icache_n_107 ),
        .\cl_load_address_reg[29]_3 (\icache_enabled.icache_n_108 ),
        .\cl_load_address_reg[29]_4 (\icache_enabled.icache_n_109 ),
        .\cl_load_address_reg[29]_5 (\icache_enabled.icache_n_110 ),
        .\cl_load_address_reg[31]_0 ({cl_load_address[31:30],cl_load_address[28:27],cl_load_address[25:24],cl_load_address[22:21],cl_load_address[19:18],cl_load_address[16:15],cl_load_address[13:12],cl_load_address[7:6]}),
        .dmem_address2(\execute/dmem_address2 ),
        .\dmem_if_outputs[stb] (\dmem_if_outputs[stb] ),
        .\icache_inputs[ack] (\icache_inputs[ack] ),
        .\icache_outputs[cyc] (\icache_outputs[cyc] ),
        .\icache_outputs[stb] (\icache_outputs[stb] ),
        .imem_address(imem_address),
        .\intercon_peripheral[1]_i_2 ({\wb_outputs_reg[adr] [31:28],\wb_outputs_reg[adr] [21:18],\wb_outputs_reg[adr] [3:2]}),
        .\intercon_peripheral_reg[1] (\intercon_peripheral_reg[1] ),
        .\intercon_peripheral_reg[2] (\intercon_peripheral_reg[2]_1 ),
        .\load_buffer_reg[0]_0 (arbiter_n_121),
        .\load_buffer_reg[100]_0 (arbiter_n_130),
        .\load_buffer_reg[101]_0 (arbiter_n_132),
        .\load_buffer_reg[102]_0 (arbiter_n_134),
        .\load_buffer_reg[103]_0 (arbiter_n_136),
        .\load_buffer_reg[104]_0 (arbiter_n_138),
        .\load_buffer_reg[105]_0 (arbiter_n_140),
        .\load_buffer_reg[106]_0 (arbiter_n_142),
        .\load_buffer_reg[107]_0 (arbiter_n_144),
        .\load_buffer_reg[108]_0 (arbiter_n_146),
        .\load_buffer_reg[109]_0 (arbiter_n_148),
        .\load_buffer_reg[10]_0 (arbiter_n_141),
        .\load_buffer_reg[110]_0 (arbiter_n_150),
        .\load_buffer_reg[111]_0 (arbiter_n_152),
        .\load_buffer_reg[112]_0 (arbiter_n_154),
        .\load_buffer_reg[113]_0 (arbiter_n_156),
        .\load_buffer_reg[114]_0 (arbiter_n_158),
        .\load_buffer_reg[115]_0 (arbiter_n_160),
        .\load_buffer_reg[116]_0 (arbiter_n_162),
        .\load_buffer_reg[117]_0 (arbiter_n_164),
        .\load_buffer_reg[118]_0 (arbiter_n_166),
        .\load_buffer_reg[119]_0 (arbiter_n_168),
        .\load_buffer_reg[11]_0 (arbiter_n_143),
        .\load_buffer_reg[120]_0 (arbiter_n_170),
        .\load_buffer_reg[121]_0 (arbiter_n_172),
        .\load_buffer_reg[122]_0 (arbiter_n_174),
        .\load_buffer_reg[123]_0 (arbiter_n_176),
        .\load_buffer_reg[124]_0 (arbiter_n_178),
        .\load_buffer_reg[125]_0 (arbiter_n_180),
        .\load_buffer_reg[126]_0 (arbiter_n_182),
        .\load_buffer_reg[127]_0 (arbiter_n_184),
        .\load_buffer_reg[12]_0 (arbiter_n_145),
        .\load_buffer_reg[13]_0 (arbiter_n_147),
        .\load_buffer_reg[14]_0 (arbiter_n_149),
        .\load_buffer_reg[15]_0 (arbiter_n_151),
        .\load_buffer_reg[16]_0 (arbiter_n_153),
        .\load_buffer_reg[17]_0 (arbiter_n_155),
        .\load_buffer_reg[18]_0 (arbiter_n_157),
        .\load_buffer_reg[19]_0 (arbiter_n_159),
        .\load_buffer_reg[1]_0 (arbiter_n_123),
        .\load_buffer_reg[20]_0 (arbiter_n_161),
        .\load_buffer_reg[21]_0 (arbiter_n_163),
        .\load_buffer_reg[22]_0 (arbiter_n_165),
        .\load_buffer_reg[23]_0 (arbiter_n_167),
        .\load_buffer_reg[24]_0 (arbiter_n_169),
        .\load_buffer_reg[25]_0 (arbiter_n_171),
        .\load_buffer_reg[26]_0 (arbiter_n_173),
        .\load_buffer_reg[27]_0 (arbiter_n_175),
        .\load_buffer_reg[28]_0 (arbiter_n_177),
        .\load_buffer_reg[29]_0 (arbiter_n_179),
        .\load_buffer_reg[2]_0 (arbiter_n_125),
        .\load_buffer_reg[30]_0 (arbiter_n_181),
        .\load_buffer_reg[31]_0 (arbiter_n_183),
        .\load_buffer_reg[3]_0 (arbiter_n_127),
        .\load_buffer_reg[4]_0 (arbiter_n_129),
        .\load_buffer_reg[5]_0 (arbiter_n_131),
        .\load_buffer_reg[6]_0 (arbiter_n_133),
        .\load_buffer_reg[7]_0 (arbiter_n_135),
        .\load_buffer_reg[8]_0 (arbiter_n_137),
        .\load_buffer_reg[95]_0 (\rd_data_out_reg[0] ),
        .\load_buffer_reg[96]_0 (arbiter_n_122),
        .\load_buffer_reg[97]_0 (arbiter_n_124),
        .\load_buffer_reg[98]_0 (arbiter_n_126),
        .\load_buffer_reg[99]_0 (arbiter_n_128),
        .\load_buffer_reg[9]_0 (arbiter_n_139),
        .pc11_out(pc11_out),
        .\pc_reg[31] (cancel_fetch),
        .reset(reset),
        .\sample_clk_divisor_reg[7] (\FSM_sequential_state_reg[1]_rep__0_0 ),
        .\sample_clk_divisor_reg[7]_0 (\wb_outputs_reg[adr]_4_sn_1 ),
        .\sample_clk_divisor_reg[7]_1 (\sample_clk_divisor_reg[7]_2 ),
        .\sample_clk_divisor_reg[7]_2 (\sample_clk_divisor_reg[7]_1 ),
        .\sample_clk_divisor_reg[7]_3 (\FSM_sequential_state_reg[1]_rep__0_1 ),
        .\state_reg[1]_0 (\icache_enabled.icache_n_22 ),
        .\state_reg[2]_0 (imem_ack),
        .system_clk(system_clk),
        .\wb_outputs_reg[adr][18]_0 (\icache_enabled.icache_n_63 ),
        .\wb_outputs_reg[adr][20]_0 (\icache_enabled.icache_n_61 ),
        .\wb_outputs_reg[adr][20]_1 (\icache_enabled.icache_n_62 ),
        .\wb_outputs_reg[adr][28]_0 (\icache_enabled.icache_n_59 ),
        .\wb_outputs_reg[adr][28]_1 (\icache_enabled.icache_n_60 ),
        .\wb_outputs_reg[adr][2]_0 (\wb_outputs_reg[adr]_2_sn_1 ),
        .\wb_outputs_reg[adr][2]_1 (\icache_enabled.icache_n_64 ),
        .\wb_outputs_reg[adr][2]_2 (\icache_enabled.icache_n_65 ),
        .\wb_outputs_reg[adr][31]_0 (\icache_enabled.icache_n_28 ),
        .\wb_outputs_reg[adr][31]_1 ({processor_n_38,processor_n_39,processor_n_40,processor_n_41,processor_n_42,processor_n_43,processor_n_44,processor_n_45,processor_n_46,processor_n_47,processor_n_48,processor_n_49,processor_n_50,processor_n_51,processor_n_52,processor_n_53}),
        .\wb_outputs_reg[cyc]_0 (\wb_outputs_reg[cyc]_2 ),
        .\wb_outputs_reg[stb]_0 (\wb_outputs_reg[stb] ),
        .\wb_state_reg[0] (\wb_state_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_core processor
       (.CO(CO),
        .D(SHIFT_RIGHT[15:8]),
        .E(\icache_enabled.icache_n_19 ),
        .\FSM_sequential_state_reg[0] (\dmem_if_inputs[ack] ),
        .\FSM_sequential_state_reg[1] (processor_n_54),
        .\FSM_sequential_state_reg[1]_0 (processor_n_57),
        .Q(\mem_op_reg[2] ),
        .branch_taken(branch_taken),
        .cache_hit_i_14(\icache_enabled.icache_n_106 ),
        .cache_hit_i_14_0(\icache_enabled.icache_n_109 ),
        .cache_hit_i_14_1(\icache_enabled.icache_n_107 ),
        .cache_hit_i_14_2(\icache_enabled.icache_n_110 ),
        .cache_hit_i_15(\icache_enabled.icache_n_100 ),
        .cache_hit_i_15_0(\icache_enabled.icache_n_103 ),
        .cache_hit_i_15_1(\icache_enabled.icache_n_101 ),
        .cache_hit_i_15_2(\icache_enabled.icache_n_104 ),
        .cache_hit_i_16(to_std_logic),
        .cache_hit_i_16_0(\icache_enabled.icache_n_94 ),
        .cache_hit_i_16_1(\icache_enabled.icache_n_97 ),
        .cache_hit_i_16_2(\icache_enabled.icache_n_95 ),
        .cache_hit_i_16_3(\icache_enabled.icache_n_98 ),
        .cache_hit_i_33(\icache_enabled.icache_n_88 ),
        .cache_hit_i_33_0(\icache_enabled.icache_n_91 ),
        .cache_hit_i_33_1(\icache_enabled.icache_n_89 ),
        .cache_hit_i_33_2(\icache_enabled.icache_n_92 ),
        .cache_hit_i_34(\icache_enabled.icache_n_82 ),
        .cache_hit_i_34_0(\icache_enabled.icache_n_85 ),
        .cache_hit_i_34_1(\icache_enabled.icache_n_83 ),
        .cache_hit_i_34_2(\icache_enabled.icache_n_86 ),
        .cache_hit_i_35(\icache_enabled.icache_n_76 ),
        .cache_hit_i_35_0(\icache_enabled.icache_n_79 ),
        .cache_hit_i_35_1(\icache_enabled.icache_n_77 ),
        .cache_hit_i_35_2(\icache_enabled.icache_n_80 ),
        .cache_hit_i_36(\icache_enabled.icache_n_70 ),
        .cache_hit_i_36_0(\icache_enabled.icache_n_73 ),
        .cache_hit_i_36_1(\icache_enabled.icache_n_71 ),
        .cache_hit_i_36_2(\icache_enabled.icache_n_74 ),
        .cache_hit_reg_i_13(\icache_enabled.icache_n_90 ),
        .cache_hit_reg_i_13_0(\icache_enabled.icache_n_87 ),
        .cache_hit_reg_i_13_1(\icache_enabled.icache_n_84 ),
        .cache_hit_reg_i_13_2(\icache_enabled.icache_n_81 ),
        .cache_hit_reg_i_13_3(\icache_enabled.icache_n_78 ),
        .cache_hit_reg_i_13_4(\icache_enabled.icache_n_75 ),
        .cache_hit_reg_i_13_5(\icache_enabled.icache_n_72 ),
        .cache_hit_reg_i_13_6(\icache_enabled.icache_n_69 ),
        .cache_hit_reg_i_4(\icache_enabled.icache_n_108 ),
        .cache_hit_reg_i_4_0(\icache_enabled.icache_n_105 ),
        .cache_hit_reg_i_4_1(\icache_enabled.icache_n_102 ),
        .cache_hit_reg_i_4_2(\icache_enabled.icache_n_99 ),
        .cache_hit_reg_i_4_3(\icache_enabled.icache_n_96 ),
        .cache_hit_reg_i_4_4(\icache_enabled.icache_n_93 ),
        .cancel_fetch_reg(cancel_fetch),
        .cancel_fetch_reg_0(cancel_fetch_reg),
        .count_instruction_reg(imem_ack),
        .\csr_addr_out_reg[10] (\csr_addr_out_reg[10] ),
        .\csr_addr_out_reg[2] (\csr_addr_out_reg[2] ),
        .\csr_addr_out_reg[2]_0 (\csr_addr_out_reg[2]_0 ),
        .\csr_addr_out_reg[7] (\csr_addr_out_reg[7] ),
        .\csr_addr_out_reg[8] (\csr_addr_out_reg[8] ),
        .\csr_data_out_reg[3] (\csr_data_out_reg[3] ),
        .dmem_address2(\execute/dmem_address2 ),
        .\dmem_address_p_reg[0]_0 (processor_n_120),
        .\dmem_address_p_reg[0]_1 (processor_n_121),
        .\dmem_address_p_reg[0]_2 (processor_n_138),
        .\dmem_address_p_reg[1]_0 (processor_n_139),
        .\dmem_address_p_reg[31]_0 ({mem_address,dmem_address}),
        .\dmem_data_out_p_reg[23]_0 (SHIFT_LEFT),
        .\dmem_data_out_p_reg[7]_0 (mem_data_in),
        .dmem_read_ack(dmem_read_ack),
        .dmem_write_req_p_reg_0(dmem_write_req),
        .\exception_context_out[cause][0]_i_2 (\exception_context_out[cause][0]_i_2 ),
        .\exception_context_out[cause][0]_i_2_0 (\exception_context_out[cause][0]_i_2_0 ),
        .\exception_context_out_reg[cause][2] (\exception_context_out_reg[cause][2] ),
        .\exception_ctx_out_reg[ie1] (\exception_ctx_out_reg[ie1] ),
        .\exception_ctx_out_reg[ie] (\exception_ctx_out_reg[ie] ),
        .ie1_reg(ie1),
        .ie1_reg_0(ie1_reg),
        .ie_reg(ie),
        .ie_reg_0(ie_reg),
        .imem_address(imem_address),
        .\instruction_reg[31] (imem_data),
        .irq_array(irq_array),
        .\m2_inputs[dat] (\m2_inputs[dat] [23:16]),
        .\mem_data_out_reg[10] (arbiter_n_40),
        .\mem_data_out_reg[11] (arbiter_n_41),
        .\mem_data_out_reg[12] (arbiter_n_42),
        .\mem_data_out_reg[13] (arbiter_n_43),
        .\mem_data_out_reg[14] (arbiter_n_44),
        .\mem_data_out_reg[15] (arbiter_n_45),
        .\mem_data_out_reg[8] (arbiter_n_5),
        .\mem_data_out_reg[9] (arbiter_n_39),
        .\mem_op_reg[1] (processor_n_55),
        .\mem_op_reg[1]_0 (processor_n_151),
        .\mem_op_reg[2] (processor_n_152),
        .\mem_size_reg[0] ({processor_n_60,processor_n_61,processor_n_62,processor_n_63}),
        .\mem_size_reg[1] (mem_size),
        .\mie_reg[27] (\mie_reg[27] ),
        .p_1_in(\memory/p_1_in ),
        .\pc_reg[31] ({processor_n_38,processor_n_39,processor_n_40,processor_n_41,processor_n_42,processor_n_43,processor_n_44,processor_n_45,processor_n_46,processor_n_47,processor_n_48,processor_n_49,processor_n_50,processor_n_51,processor_n_52,processor_n_53}),
        .prev_error_access(prev_error_access),
        .\rd_data_out_reg[0] (\rd_data_out_reg[0] ),
        .\rd_data_out_reg[16] (\rd_data_out_reg[16] ),
        .\rd_data_out_reg[23] ({dmem_if_n_8,dmem_if_n_9,dmem_if_n_10,dmem_if_n_11,dmem_if_n_12,dmem_if_n_13,dmem_if_n_14,dmem_if_n_15,p_0_in0,dmem_if_n_17,dmem_if_n_18,dmem_if_n_19,dmem_if_n_20,dmem_if_n_21,dmem_if_n_22,dmem_if_n_23,p_2_in0,dmem_if_n_25,dmem_if_n_26,dmem_if_n_27,dmem_if_n_28,dmem_if_n_29,dmem_if_n_30,dmem_if_n_31}),
        .\rd_data_out_reg[24] (dmem_if_n_137),
        .\rd_data_out_reg[25] (dmem_if_n_136),
        .\rd_data_out_reg[26] (dmem_if_n_135),
        .\rd_data_out_reg[27] (dmem_if_n_134),
        .\rd_data_out_reg[28] (dmem_if_n_133),
        .\rd_data_out_reg[29] (dmem_if_n_132),
        .\rd_data_out_reg[30] (dmem_if_n_131),
        .\rd_data_out_reg[31] (dmem_if_n_7),
        .\rd_data_out_reg[31]_0 (dmem_if_n_130),
        .\rd_data_reg[0] (\rd_data_reg[0] ),
        .\read_data_out[24]_i_6 (\read_data_out[24]_i_6 ),
        .reset(reset),
        .software_interrupt_reg(software_interrupt),
        .software_interrupt_reg_0(software_interrupt_reg),
        .state(state),
        .system_clk(system_clk),
        .timer_clk(timer_clk),
        .timer_interrupt1__0(timer_interrupt1__0),
        .\wb_exception_context[ie1] (\wb_exception_context[ie1] ),
        .\wb_exception_context[ie] (\wb_exception_context[ie] ),
        .\wb_outputs_reg[adr][31] ({cl_load_address[31:30],cl_load_address[28:27],cl_load_address[25:24],cl_load_address[22:21],cl_load_address[19:18],cl_load_address[16:15],cl_load_address[13:12],cl_load_address[7:6]}),
        .\wb_outputs_reg[adr][31]_0 (\icache_enabled.icache_n_22 ),
        .\wb_outputs_reg[dat][1] (p_2_in_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_register_file
   (p_1_out0_in,
    p_2_out,
    \rs2_data_reg[31]_0 ,
    \rs1_data_reg[31]_0 ,
    system_clk,
    p_0_in,
    Q,
    ADDRA,
    \rs2_data_reg[31]_1 ,
    \rs2_data_reg[31]_2 ,
    D,
    \rs1_data_reg[31]_1 );
  output [31:0]p_1_out0_in;
  output [31:0]p_2_out;
  output [31:0]\rs2_data_reg[31]_0 ;
  output [31:0]\rs1_data_reg[31]_0 ;
  input system_clk;
  input p_0_in;
  input [31:0]Q;
  input [4:0]ADDRA;
  input [4:0]\rs2_data_reg[31]_1 ;
  input [4:0]\rs2_data_reg[31]_2 ;
  input [31:0]D;
  input [31:0]\rs1_data_reg[31]_1 ;

  wire [4:0]ADDRA;
  wire [31:0]D;
  wire [31:0]Q;
  wire p_0_in;
  wire [31:0]p_1_out0_in;
  wire [31:0]p_2_out;
  wire [31:0]\rs1_data_reg[31]_0 ;
  wire [31:0]\rs1_data_reg[31]_1 ;
  wire [31:0]\rs2_data_reg[31]_0 ;
  wire [4:0]\rs2_data_reg[31]_1 ;
  wire [4:0]\rs2_data_reg[31]_2 ;
  wire system_clk;
  wire [1:0]NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_0_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out0_in[1:0]),
        .DOB(p_1_out0_in[3:2]),
        .DOC(p_1_out0_in[5:4]),
        .DOD(NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_12_17
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[13:12]),
        .DIB(Q[15:14]),
        .DIC(Q[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out0_in[13:12]),
        .DOB(p_1_out0_in[15:14]),
        .DOC(p_1_out0_in[17:16]),
        .DOD(NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_18_23
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[19:18]),
        .DIB(Q[21:20]),
        .DIC(Q[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out0_in[19:18]),
        .DOB(p_1_out0_in[21:20]),
        .DOC(p_1_out0_in[23:22]),
        .DOD(NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_24_29
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[25:24]),
        .DIB(Q[27:26]),
        .DIC(Q[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out0_in[25:24]),
        .DOB(p_1_out0_in[27:26]),
        .DOC(p_1_out0_in[29:28]),
        .DOD(NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_30_31
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out0_in[31:30]),
        .DOB(NLW_registers_reg_r1_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_6_11
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[7:6]),
        .DIB(Q[9:8]),
        .DIC(Q[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out0_in[7:6]),
        .DOB(p_1_out0_in[9:8]),
        .DOC(p_1_out0_in[11:10]),
        .DOD(NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_0_5
       (.ADDRA(\rs2_data_reg[31]_2 ),
        .ADDRB(\rs2_data_reg[31]_2 ),
        .ADDRC(\rs2_data_reg[31]_2 ),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[1:0]),
        .DOB(p_2_out[3:2]),
        .DOC(p_2_out[5:4]),
        .DOD(NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_12_17
       (.ADDRA(\rs2_data_reg[31]_2 ),
        .ADDRB(\rs2_data_reg[31]_2 ),
        .ADDRC(\rs2_data_reg[31]_2 ),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[13:12]),
        .DIB(Q[15:14]),
        .DIC(Q[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[13:12]),
        .DOB(p_2_out[15:14]),
        .DOC(p_2_out[17:16]),
        .DOD(NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_18_23
       (.ADDRA(\rs2_data_reg[31]_2 ),
        .ADDRB(\rs2_data_reg[31]_2 ),
        .ADDRC(\rs2_data_reg[31]_2 ),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[19:18]),
        .DIB(Q[21:20]),
        .DIC(Q[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[19:18]),
        .DOB(p_2_out[21:20]),
        .DOC(p_2_out[23:22]),
        .DOD(NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_24_29
       (.ADDRA(\rs2_data_reg[31]_2 ),
        .ADDRB(\rs2_data_reg[31]_2 ),
        .ADDRC(\rs2_data_reg[31]_2 ),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[25:24]),
        .DIB(Q[27:26]),
        .DIC(Q[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[25:24]),
        .DOB(p_2_out[27:26]),
        .DOC(p_2_out[29:28]),
        .DOD(NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_30_31
       (.ADDRA(\rs2_data_reg[31]_2 ),
        .ADDRB(\rs2_data_reg[31]_2 ),
        .ADDRC(\rs2_data_reg[31]_2 ),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[31:30]),
        .DOB(NLW_registers_reg_r2_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_6_11
       (.ADDRA(\rs2_data_reg[31]_2 ),
        .ADDRB(\rs2_data_reg[31]_2 ),
        .ADDRC(\rs2_data_reg[31]_2 ),
        .ADDRD(\rs2_data_reg[31]_1 ),
        .DIA(Q[7:6]),
        .DIB(Q[9:8]),
        .DIC(Q[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[7:6]),
        .DOB(p_2_out[9:8]),
        .DOC(p_2_out[11:10]),
        .DOD(NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(system_clk),
        .WE(p_0_in));
  FDRE \rs1_data_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [0]),
        .Q(\rs1_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \rs1_data_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [10]),
        .Q(\rs1_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \rs1_data_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [11]),
        .Q(\rs1_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \rs1_data_reg[12] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [12]),
        .Q(\rs1_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \rs1_data_reg[13] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [13]),
        .Q(\rs1_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \rs1_data_reg[14] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [14]),
        .Q(\rs1_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \rs1_data_reg[15] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [15]),
        .Q(\rs1_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \rs1_data_reg[16] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [16]),
        .Q(\rs1_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \rs1_data_reg[17] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [17]),
        .Q(\rs1_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \rs1_data_reg[18] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [18]),
        .Q(\rs1_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \rs1_data_reg[19] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [19]),
        .Q(\rs1_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \rs1_data_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [1]),
        .Q(\rs1_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \rs1_data_reg[20] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [20]),
        .Q(\rs1_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \rs1_data_reg[21] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [21]),
        .Q(\rs1_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \rs1_data_reg[22] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [22]),
        .Q(\rs1_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \rs1_data_reg[23] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [23]),
        .Q(\rs1_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \rs1_data_reg[24] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [24]),
        .Q(\rs1_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \rs1_data_reg[25] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [25]),
        .Q(\rs1_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \rs1_data_reg[26] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [26]),
        .Q(\rs1_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \rs1_data_reg[27] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [27]),
        .Q(\rs1_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \rs1_data_reg[28] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [28]),
        .Q(\rs1_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \rs1_data_reg[29] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [29]),
        .Q(\rs1_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \rs1_data_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [2]),
        .Q(\rs1_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \rs1_data_reg[30] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [30]),
        .Q(\rs1_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \rs1_data_reg[31] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [31]),
        .Q(\rs1_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \rs1_data_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [3]),
        .Q(\rs1_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \rs1_data_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [4]),
        .Q(\rs1_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \rs1_data_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [5]),
        .Q(\rs1_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \rs1_data_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [6]),
        .Q(\rs1_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \rs1_data_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [7]),
        .Q(\rs1_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \rs1_data_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [8]),
        .Q(\rs1_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \rs1_data_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rs1_data_reg[31]_1 [9]),
        .Q(\rs1_data_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \rs2_data_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\rs2_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \rs2_data_reg[10] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\rs2_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \rs2_data_reg[11] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\rs2_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \rs2_data_reg[12] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\rs2_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \rs2_data_reg[13] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\rs2_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \rs2_data_reg[14] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\rs2_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \rs2_data_reg[15] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\rs2_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \rs2_data_reg[16] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\rs2_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \rs2_data_reg[17] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\rs2_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \rs2_data_reg[18] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\rs2_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \rs2_data_reg[19] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\rs2_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \rs2_data_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\rs2_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \rs2_data_reg[20] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\rs2_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \rs2_data_reg[21] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\rs2_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \rs2_data_reg[22] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\rs2_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \rs2_data_reg[23] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\rs2_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \rs2_data_reg[24] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\rs2_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \rs2_data_reg[25] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\rs2_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \rs2_data_reg[26] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\rs2_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \rs2_data_reg[27] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\rs2_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \rs2_data_reg[28] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\rs2_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \rs2_data_reg[29] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\rs2_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \rs2_data_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\rs2_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \rs2_data_reg[30] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\rs2_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \rs2_data_reg[31] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\rs2_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \rs2_data_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\rs2_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \rs2_data_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\rs2_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \rs2_data_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\rs2_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \rs2_data_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\rs2_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \rs2_data_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\rs2_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \rs2_data_reg[8] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\rs2_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \rs2_data_reg[9] 
       (.C(system_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\rs2_data_reg[31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_gpio
   (ack,
    Q,
    gpio_pins,
    reset,
    ack_reg_0,
    system_clk,
    D,
    \wb_dat_out_reg[11]_0 ,
    \wb_dat_out_reg[4]_0 ,
    E,
    \direction_register_reg[11]_0 ,
    \output_register_reg[11]_0 ,
    \wb_dat_out_reg[11]_1 );
  output ack;
  output [11:0]Q;
  inout [11:0]gpio_pins;
  input reset;
  input ack_reg_0;
  input system_clk;
  input [0:0]D;
  input \wb_dat_out_reg[11]_0 ;
  input \wb_dat_out_reg[4]_0 ;
  input [0:0]E;
  input [11:0]\direction_register_reg[11]_0 ;
  input [0:0]\output_register_reg[11]_0 ;
  input [0:0]\wb_dat_out_reg[11]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire ack;
  wire ack_reg_0;
  wire [11:0]\direction_register_reg[11]_0 ;
  wire \direction_register_reg_n_0_[0] ;
  wire [11:0]gpio_pins;
  wire [0:0]\output_register_reg[11]_0 ;
  wire \output_register_reg_n_0_[0] ;
  wire \output_register_reg_n_0_[10] ;
  wire \output_register_reg_n_0_[11] ;
  wire \output_register_reg_n_0_[1] ;
  wire \output_register_reg_n_0_[2] ;
  wire \output_register_reg_n_0_[3] ;
  wire \output_register_reg_n_0_[4] ;
  wire \output_register_reg_n_0_[5] ;
  wire \output_register_reg_n_0_[6] ;
  wire \output_register_reg_n_0_[7] ;
  wire \output_register_reg_n_0_[8] ;
  wire \output_register_reg_n_0_[9] ;
  wire p_10_in;
  wire p_12_in;
  wire p_14_in;
  wire p_16_in;
  wire p_18_in;
  wire p_20_in;
  wire p_22_in;
  wire p_2_in;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire reset;
  wire system_clk;
  wire \wb_dat_out[0]_i_1__4_n_0 ;
  wire \wb_dat_out[10]_i_1__2_n_0 ;
  wire \wb_dat_out[11]_i_2__0_n_0 ;
  wire \wb_dat_out[1]_i_1__4_n_0 ;
  wire \wb_dat_out[2]_i_1__4_n_0 ;
  wire \wb_dat_out[3]_i_1__4_n_0 ;
  wire \wb_dat_out[4]_i_1__4_n_0 ;
  wire \wb_dat_out[5]_i_1__4_n_0 ;
  wire \wb_dat_out[6]_i_1__4_n_0 ;
  wire \wb_dat_out[7]_i_1__4_n_0 ;
  wire \wb_dat_out[8]_i_1__2_n_0 ;
  wire \wb_dat_out[9]_i_1__2_n_0 ;
  wire \wb_dat_out_reg[11]_0 ;
  wire [0:0]\wb_dat_out_reg[11]_1 ;
  wire \wb_dat_out_reg[4]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ack_reg_0),
        .Q(ack),
        .R(reset));
  FDRE \direction_register_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [0]),
        .Q(\direction_register_reg_n_0_[0] ),
        .R(reset));
  FDRE \direction_register_reg[10] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [10]),
        .Q(p_20_in),
        .R(reset));
  FDRE \direction_register_reg[11] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [11]),
        .Q(p_22_in),
        .R(reset));
  FDRE \direction_register_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [1]),
        .Q(p_2_in),
        .R(reset));
  FDRE \direction_register_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [2]),
        .Q(p_4_in),
        .R(reset));
  FDRE \direction_register_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [3]),
        .Q(p_6_in),
        .R(reset));
  FDRE \direction_register_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [4]),
        .Q(p_8_in),
        .R(reset));
  FDRE \direction_register_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [5]),
        .Q(p_10_in),
        .R(reset));
  FDRE \direction_register_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [6]),
        .Q(p_12_in),
        .R(reset));
  FDRE \direction_register_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [7]),
        .Q(p_14_in),
        .R(reset));
  FDRE \direction_register_reg[8] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [8]),
        .Q(p_16_in),
        .R(reset));
  FDRE \direction_register_reg[9] 
       (.C(system_clk),
        .CE(E),
        .D(\direction_register_reg[11]_0 [9]),
        .Q(p_18_in),
        .R(reset));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[0]_INST_0 
       (.I0(\output_register_reg_n_0_[0] ),
        .I1(\direction_register_reg_n_0_[0] ),
        .O(gpio_pins[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[10]_INST_0 
       (.I0(\output_register_reg_n_0_[10] ),
        .I1(p_20_in),
        .O(gpio_pins[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[11]_INST_0 
       (.I0(\output_register_reg_n_0_[11] ),
        .I1(p_22_in),
        .O(gpio_pins[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[1]_INST_0 
       (.I0(\output_register_reg_n_0_[1] ),
        .I1(p_2_in),
        .O(gpio_pins[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[2]_INST_0 
       (.I0(\output_register_reg_n_0_[2] ),
        .I1(p_4_in),
        .O(gpio_pins[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[3]_INST_0 
       (.I0(\output_register_reg_n_0_[3] ),
        .I1(p_6_in),
        .O(gpio_pins[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[4]_INST_0 
       (.I0(\output_register_reg_n_0_[4] ),
        .I1(p_8_in),
        .O(gpio_pins[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[5]_INST_0 
       (.I0(\output_register_reg_n_0_[5] ),
        .I1(p_10_in),
        .O(gpio_pins[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[6]_INST_0 
       (.I0(\output_register_reg_n_0_[6] ),
        .I1(p_12_in),
        .O(gpio_pins[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[7]_INST_0 
       (.I0(\output_register_reg_n_0_[7] ),
        .I1(p_14_in),
        .O(gpio_pins[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[8]_INST_0 
       (.I0(\output_register_reg_n_0_[8] ),
        .I1(p_16_in),
        .O(gpio_pins[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \gpio_pins[9]_INST_0 
       (.I0(\output_register_reg_n_0_[9] ),
        .I1(p_18_in),
        .O(gpio_pins[9]));
  FDRE \output_register_reg[0] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [0]),
        .Q(\output_register_reg_n_0_[0] ),
        .R(reset));
  FDRE \output_register_reg[10] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [10]),
        .Q(\output_register_reg_n_0_[10] ),
        .R(reset));
  FDRE \output_register_reg[11] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [11]),
        .Q(\output_register_reg_n_0_[11] ),
        .R(reset));
  FDRE \output_register_reg[1] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [1]),
        .Q(\output_register_reg_n_0_[1] ),
        .R(reset));
  FDRE \output_register_reg[2] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [2]),
        .Q(\output_register_reg_n_0_[2] ),
        .R(reset));
  FDRE \output_register_reg[3] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [3]),
        .Q(\output_register_reg_n_0_[3] ),
        .R(reset));
  FDRE \output_register_reg[4] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [4]),
        .Q(\output_register_reg_n_0_[4] ),
        .R(reset));
  FDRE \output_register_reg[5] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [5]),
        .Q(\output_register_reg_n_0_[5] ),
        .R(reset));
  FDRE \output_register_reg[6] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [6]),
        .Q(\output_register_reg_n_0_[6] ),
        .R(reset));
  FDRE \output_register_reg[7] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [7]),
        .Q(\output_register_reg_n_0_[7] ),
        .R(reset));
  FDRE \output_register_reg[8] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [8]),
        .Q(\output_register_reg_n_0_[8] ),
        .R(reset));
  FDRE \output_register_reg[9] 
       (.C(system_clk),
        .CE(\output_register_reg[11]_0 ),
        .D(\direction_register_reg[11]_0 [9]),
        .Q(\output_register_reg_n_0_[9] ),
        .R(reset));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[0]_i_1__4 
       (.I0(\direction_register_reg_n_0_[0] ),
        .I1(gpio_pins[0]),
        .I2(D),
        .I3(\output_register_reg_n_0_[0] ),
        .I4(\wb_dat_out_reg[4]_0 ),
        .O(\wb_dat_out[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[10]_i_1__2 
       (.I0(p_20_in),
        .I1(gpio_pins[10]),
        .I2(D),
        .I3(\output_register_reg_n_0_[10] ),
        .I4(\wb_dat_out_reg[11]_0 ),
        .O(\wb_dat_out[10]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[11]_i_2__0 
       (.I0(p_22_in),
        .I1(gpio_pins[11]),
        .I2(D),
        .I3(\output_register_reg_n_0_[11] ),
        .I4(\wb_dat_out_reg[11]_0 ),
        .O(\wb_dat_out[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[1]_i_1__4 
       (.I0(p_2_in),
        .I1(gpio_pins[1]),
        .I2(D),
        .I3(\output_register_reg_n_0_[1] ),
        .I4(\wb_dat_out_reg[4]_0 ),
        .O(\wb_dat_out[1]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[2]_i_1__4 
       (.I0(p_4_in),
        .I1(gpio_pins[2]),
        .I2(D),
        .I3(\output_register_reg_n_0_[2] ),
        .I4(\wb_dat_out_reg[4]_0 ),
        .O(\wb_dat_out[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[3]_i_1__4 
       (.I0(p_6_in),
        .I1(gpio_pins[3]),
        .I2(D),
        .I3(\output_register_reg_n_0_[3] ),
        .I4(\wb_dat_out_reg[4]_0 ),
        .O(\wb_dat_out[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[4]_i_1__4 
       (.I0(p_8_in),
        .I1(gpio_pins[4]),
        .I2(D),
        .I3(\output_register_reg_n_0_[4] ),
        .I4(\wb_dat_out_reg[4]_0 ),
        .O(\wb_dat_out[4]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[5]_i_1__4 
       (.I0(p_10_in),
        .I1(gpio_pins[5]),
        .I2(D),
        .I3(\output_register_reg_n_0_[5] ),
        .I4(\wb_dat_out_reg[11]_0 ),
        .O(\wb_dat_out[5]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[6]_i_1__4 
       (.I0(p_12_in),
        .I1(gpio_pins[6]),
        .I2(D),
        .I3(\output_register_reg_n_0_[6] ),
        .I4(\wb_dat_out_reg[11]_0 ),
        .O(\wb_dat_out[6]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[7]_i_1__4 
       (.I0(p_14_in),
        .I1(gpio_pins[7]),
        .I2(D),
        .I3(\output_register_reg_n_0_[7] ),
        .I4(\wb_dat_out_reg[11]_0 ),
        .O(\wb_dat_out[7]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[8]_i_1__2 
       (.I0(p_16_in),
        .I1(gpio_pins[8]),
        .I2(D),
        .I3(\output_register_reg_n_0_[8] ),
        .I4(\wb_dat_out_reg[11]_0 ),
        .O(\wb_dat_out[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAF404)) 
    \wb_dat_out[9]_i_1__2 
       (.I0(p_18_in),
        .I1(gpio_pins[9]),
        .I2(D),
        .I3(\output_register_reg_n_0_[9] ),
        .I4(\wb_dat_out_reg[11]_0 ),
        .O(\wb_dat_out[9]_i_1__2_n_0 ));
  FDRE \wb_dat_out_reg[0] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(reset));
  FDRE \wb_dat_out_reg[10] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(reset));
  FDRE \wb_dat_out_reg[11] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[11]_i_2__0_n_0 ),
        .Q(Q[11]),
        .R(reset));
  FDRE \wb_dat_out_reg[1] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(reset));
  FDRE \wb_dat_out_reg[2] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[2]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(reset));
  FDRE \wb_dat_out_reg[3] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[3]_i_1__4_n_0 ),
        .Q(Q[3]),
        .R(reset));
  FDRE \wb_dat_out_reg[4] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[4]_i_1__4_n_0 ),
        .Q(Q[4]),
        .R(reset));
  FDRE \wb_dat_out_reg[5] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[5]_i_1__4_n_0 ),
        .Q(Q[5]),
        .R(reset));
  FDRE \wb_dat_out_reg[6] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[6]_i_1__4_n_0 ),
        .Q(Q[6]),
        .R(reset));
  FDRE \wb_dat_out_reg[7] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[7]_i_1__4_n_0 ),
        .Q(Q[7]),
        .R(reset));
  FDRE \wb_dat_out_reg[8] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(reset));
  FDRE \wb_dat_out_reg[9] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[11]_1 ),
        .D(\wb_dat_out[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_intercon
   (ack,
    error_ack_reg_0,
    \intercon_peripheral_reg[0] ,
    \wb_dat_out_reg[31]_0 ,
    \intercon_peripheral_reg[0]_0 ,
    \intercon_peripheral_reg[0]_1 ,
    \intercon_peripheral_reg[0]_2 ,
    \intercon_peripheral_reg[0]_3 ,
    \intercon_peripheral_reg[0]_4 ,
    \intercon_peripheral_reg[0]_5 ,
    \intercon_peripheral_reg[0]_6 ,
    \intercon_peripheral_reg[0]_7 ,
    \intercon_peripheral_reg[0]_8 ,
    \intercon_peripheral_reg[0]_9 ,
    \intercon_peripheral_reg[0]_10 ,
    \write_error_data_reg[31]_0 ,
    \write_error_sel_reg[2]_0 ,
    \read_error_address_reg[2]_0 ,
    prev_error_access,
    irq_array,
    \read_error_address_reg[31]_0 ,
    \write_error_address_reg[31]_0 ,
    reset,
    irq_reset_reg_0,
    system_clk,
    ack_reg_0,
    \write_error_data_reg[0]_0 ,
    \dmem_if_outputs[we] ,
    error_ack_reg_1,
    error_ack_reg_2,
    error_ack_reg_3,
    error_ack_reg_4,
    \processor_dat_in_o[0] ,
    Q,
    wb_dat_out0_out,
    douta,
    D,
    \write_error_address_reg[2]_0 ,
    \wb_dat_out_reg[0]_0 ,
    \wb_dat_out_reg[0]_1 ,
    \wb_dat_out_reg[3]_0 ,
    \write_error_address_reg[31]_1 ,
    error_ack_reg_5,
    \prev_error_access_reg[0]_0 ,
    \prev_error_access_reg[0]_1 ,
    \write_error_address_reg[1]_0 ,
    \write_error_data_reg[31]_1 ,
    E,
    \wb_dat_out_reg[31]_1 );
  output ack;
  output error_ack_reg_0;
  output \intercon_peripheral_reg[0] ;
  output [19:0]\wb_dat_out_reg[31]_0 ;
  output \intercon_peripheral_reg[0]_0 ;
  output \intercon_peripheral_reg[0]_1 ;
  output \intercon_peripheral_reg[0]_2 ;
  output \intercon_peripheral_reg[0]_3 ;
  output \intercon_peripheral_reg[0]_4 ;
  output \intercon_peripheral_reg[0]_5 ;
  output \intercon_peripheral_reg[0]_6 ;
  output \intercon_peripheral_reg[0]_7 ;
  output \intercon_peripheral_reg[0]_8 ;
  output \intercon_peripheral_reg[0]_9 ;
  output \intercon_peripheral_reg[0]_10 ;
  output [28:0]\write_error_data_reg[31]_0 ;
  output [0:0]\write_error_sel_reg[2]_0 ;
  output \read_error_address_reg[2]_0 ;
  output [1:0]prev_error_access;
  output [0:0]irq_array;
  output [27:0]\read_error_address_reg[31]_0 ;
  output [27:0]\write_error_address_reg[31]_0 ;
  input reset;
  input irq_reset_reg_0;
  input system_clk;
  input ack_reg_0;
  input \write_error_data_reg[0]_0 ;
  input \dmem_if_outputs[we] ;
  input error_ack_reg_1;
  input error_ack_reg_2;
  input error_ack_reg_3;
  input error_ack_reg_4;
  input \processor_dat_in_o[0] ;
  input [11:0]Q;
  input [11:0]wb_dat_out0_out;
  input [11:0]douta;
  input [3:0]D;
  input [0:0]\write_error_address_reg[2]_0 ;
  input \wb_dat_out_reg[0]_0 ;
  input \wb_dat_out_reg[0]_1 ;
  input \wb_dat_out_reg[3]_0 ;
  input [30:0]\write_error_address_reg[31]_1 ;
  input error_ack_reg_5;
  input \prev_error_access_reg[0]_0 ;
  input \prev_error_access_reg[0]_1 ;
  input [1:0]\write_error_address_reg[1]_0 ;
  input [31:0]\write_error_data_reg[31]_1 ;
  input [0:0]E;
  input [28:0]\wb_dat_out_reg[31]_1 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire ack;
  wire ack_reg_0;
  wire \dmem_if_outputs[we] ;
  wire [11:0]douta;
  wire error_ack_i_1_n_0;
  wire error_ack_reg_0;
  wire error_ack_reg_1;
  wire error_ack_reg_2;
  wire error_ack_reg_3;
  wire error_ack_reg_4;
  wire error_ack_reg_5;
  wire [11:0]intercon_dat_out;
  wire \intercon_peripheral_reg[0] ;
  wire \intercon_peripheral_reg[0]_0 ;
  wire \intercon_peripheral_reg[0]_1 ;
  wire \intercon_peripheral_reg[0]_10 ;
  wire \intercon_peripheral_reg[0]_2 ;
  wire \intercon_peripheral_reg[0]_3 ;
  wire \intercon_peripheral_reg[0]_4 ;
  wire \intercon_peripheral_reg[0]_5 ;
  wire \intercon_peripheral_reg[0]_6 ;
  wire \intercon_peripheral_reg[0]_7 ;
  wire \intercon_peripheral_reg[0]_8 ;
  wire \intercon_peripheral_reg[0]_9 ;
  wire [0:0]irq_array;
  wire irq_reset_reg_0;
  wire irq_reset_reg_n_0;
  wire [1:0]prev_error_access;
  wire \prev_error_access[0]_i_1_n_0 ;
  wire \prev_error_access[1]_i_1_n_0 ;
  wire \prev_error_access[1]_i_2_n_0 ;
  wire \prev_error_access_reg[0]_0 ;
  wire \prev_error_access_reg[0]_1 ;
  wire \processor_dat_in_o[0] ;
  wire \processor_dat_in_o[0]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[10]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[11]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[1]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[2]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[3]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[4]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[5]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[6]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[7]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[8]_INST_0_i_3_n_0 ;
  wire \processor_dat_in_o[9]_INST_0_i_3_n_0 ;
  wire read_error_address;
  wire \read_error_address_reg[2]_0 ;
  wire [27:0]\read_error_address_reg[31]_0 ;
  wire \read_error_address_reg_n_0_[0] ;
  wire \read_error_address_reg_n_0_[1] ;
  wire \read_error_address_reg_n_0_[2] ;
  wire \read_error_address_reg_n_0_[3] ;
  wire [3:0]read_error_sel;
  wire reset;
  wire system_clk;
  wire [11:0]wb_dat_out0_out;
  wire \wb_dat_out[0]_i_1__1_n_0 ;
  wire \wb_dat_out[0]_i_2__2_n_0 ;
  wire \wb_dat_out[0]_i_3_n_0 ;
  wire \wb_dat_out[1]_i_1__1_n_0 ;
  wire \wb_dat_out[1]_i_2__1_n_0 ;
  wire \wb_dat_out[1]_i_3_n_0 ;
  wire \wb_dat_out[3]_i_1_n_0 ;
  wire \wb_dat_out[3]_i_2_n_0 ;
  wire \wb_dat_out_reg[0]_0 ;
  wire \wb_dat_out_reg[0]_1 ;
  wire [19:0]\wb_dat_out_reg[31]_0 ;
  wire [28:0]\wb_dat_out_reg[31]_1 ;
  wire \wb_dat_out_reg[3]_0 ;
  wire write_error_address;
  wire [1:0]\write_error_address_reg[1]_0 ;
  wire [0:0]\write_error_address_reg[2]_0 ;
  wire [27:0]\write_error_address_reg[31]_0 ;
  wire [30:0]\write_error_address_reg[31]_1 ;
  wire \write_error_address_reg_n_0_[0] ;
  wire \write_error_address_reg_n_0_[1] ;
  wire \write_error_address_reg_n_0_[2] ;
  wire \write_error_address_reg_n_0_[3] ;
  wire [3:0]write_error_data;
  wire \write_error_data_reg[0]_0 ;
  wire [28:0]\write_error_data_reg[31]_0 ;
  wire [31:0]\write_error_data_reg[31]_1 ;
  wire [3:0]write_error_sel;
  wire [0:0]\write_error_sel_reg[2]_0 ;

  FDRE ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ack_reg_0),
        .Q(ack),
        .R(reset));
  LUT4 #(
    .INIT(16'hFB08)) 
    error_ack_i_1
       (.I0(\prev_error_access[1]_i_2_n_0 ),
        .I1(error_ack_reg_5),
        .I2(irq_reset_reg_n_0),
        .I3(error_ack_reg_0),
        .O(error_ack_i_1_n_0));
  FDRE error_ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(error_ack_i_1_n_0),
        .Q(error_ack_reg_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    irq_reset_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(irq_reset_reg_0),
        .Q(irq_reset_reg_n_0),
        .R(reset));
  LUT6 #(
    .INIT(64'h00008F0000008000)) 
    \prev_error_access[0]_i_1 
       (.I0(\dmem_if_outputs[we] ),
        .I1(\prev_error_access_reg[0]_0 ),
        .I2(\prev_error_access[1]_i_2_n_0 ),
        .I3(\prev_error_access_reg[0]_1 ),
        .I4(irq_reset_reg_n_0),
        .I5(prev_error_access[0]),
        .O(\prev_error_access[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF7F3)) 
    \prev_error_access[1]_i_1 
       (.I0(\prev_error_access[1]_i_2_n_0 ),
        .I1(\prev_error_access_reg[0]_1 ),
        .I2(irq_reset_reg_n_0),
        .I3(prev_error_access[1]),
        .O(\prev_error_access[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \prev_error_access[1]_i_2 
       (.I0(error_ack_reg_0),
        .I1(error_ack_reg_1),
        .I2(error_ack_reg_2),
        .I3(error_ack_reg_3),
        .I4(error_ack_reg_4),
        .O(\prev_error_access[1]_i_2_n_0 ));
  FDRE \prev_error_access_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\prev_error_access[0]_i_1_n_0 ),
        .Q(prev_error_access[0]),
        .R(1'b0));
  FDRE \prev_error_access_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\prev_error_access[1]_i_1_n_0 ),
        .Q(prev_error_access[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[0]_INST_0_i_2 
       (.I0(\processor_dat_in_o[0]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[0]),
        .I4(wb_dat_out0_out[0]),
        .O(\intercon_peripheral_reg[0] ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[0]_INST_0_i_3 
       (.I0(intercon_dat_out[0]),
        .I1(douta[0]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[0]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[10]_INST_0_i_2 
       (.I0(\processor_dat_in_o[10]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[10]),
        .I4(wb_dat_out0_out[10]),
        .O(\intercon_peripheral_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hAAC00000)) 
    \processor_dat_in_o[10]_INST_0_i_3 
       (.I0(intercon_dat_out[10]),
        .I1(douta[10]),
        .I2(D[1]),
        .I3(error_ack_reg_3),
        .I4(\processor_dat_in_o[0] ),
        .O(\processor_dat_in_o[10]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[11]_INST_0_i_2 
       (.I0(\processor_dat_in_o[11]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[11]),
        .I4(wb_dat_out0_out[11]),
        .O(\intercon_peripheral_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hAAC00000)) 
    \processor_dat_in_o[11]_INST_0_i_3 
       (.I0(intercon_dat_out[11]),
        .I1(douta[11]),
        .I2(D[1]),
        .I3(error_ack_reg_3),
        .I4(\processor_dat_in_o[0] ),
        .O(\processor_dat_in_o[11]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[1]_INST_0_i_2 
       (.I0(\processor_dat_in_o[1]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[1]),
        .I4(wb_dat_out0_out[1]),
        .O(\intercon_peripheral_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[1]_INST_0_i_3 
       (.I0(intercon_dat_out[1]),
        .I1(douta[1]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[2]_INST_0_i_2 
       (.I0(\processor_dat_in_o[2]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[2]),
        .I4(wb_dat_out0_out[2]),
        .O(\intercon_peripheral_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[2]_INST_0_i_3 
       (.I0(intercon_dat_out[2]),
        .I1(douta[2]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[2]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[3]_INST_0_i_2 
       (.I0(\processor_dat_in_o[3]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[3]),
        .I4(wb_dat_out0_out[3]),
        .O(\intercon_peripheral_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[3]_INST_0_i_3 
       (.I0(intercon_dat_out[3]),
        .I1(douta[3]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[3]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[4]_INST_0_i_2 
       (.I0(\processor_dat_in_o[4]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[4]),
        .I4(wb_dat_out0_out[4]),
        .O(\intercon_peripheral_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[4]_INST_0_i_3 
       (.I0(intercon_dat_out[4]),
        .I1(douta[4]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[4]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[5]_INST_0_i_2 
       (.I0(\processor_dat_in_o[5]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[5]),
        .I4(wb_dat_out0_out[5]),
        .O(\intercon_peripheral_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[5]_INST_0_i_3 
       (.I0(intercon_dat_out[5]),
        .I1(douta[5]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[5]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[6]_INST_0_i_2 
       (.I0(\processor_dat_in_o[6]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[6]),
        .I4(wb_dat_out0_out[6]),
        .O(\intercon_peripheral_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[6]_INST_0_i_3 
       (.I0(intercon_dat_out[6]),
        .I1(douta[6]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[6]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[7]_INST_0_i_2 
       (.I0(\processor_dat_in_o[7]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[7]),
        .I4(wb_dat_out0_out[7]),
        .O(\intercon_peripheral_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \processor_dat_in_o[7]_INST_0_i_3 
       (.I0(intercon_dat_out[7]),
        .I1(douta[7]),
        .I2(D[0]),
        .I3(\processor_dat_in_o[0] ),
        .I4(error_ack_reg_3),
        .O(\processor_dat_in_o[7]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[8]_INST_0_i_2 
       (.I0(\processor_dat_in_o[8]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[8]),
        .I4(wb_dat_out0_out[8]),
        .O(\intercon_peripheral_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hAAC00000)) 
    \processor_dat_in_o[8]_INST_0_i_3 
       (.I0(intercon_dat_out[8]),
        .I1(douta[8]),
        .I2(D[1]),
        .I3(error_ack_reg_3),
        .I4(\processor_dat_in_o[0] ),
        .O(\processor_dat_in_o[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \processor_dat_in_o[9]_INST_0_i_2 
       (.I0(\processor_dat_in_o[9]_INST_0_i_3_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(error_ack_reg_3),
        .I3(Q[9]),
        .I4(wb_dat_out0_out[9]),
        .O(\intercon_peripheral_reg[0]_9 ));
  LUT5 #(
    .INIT(32'hAAC00000)) 
    \processor_dat_in_o[9]_INST_0_i_3 
       (.I0(intercon_dat_out[9]),
        .I1(douta[9]),
        .I2(D[1]),
        .I3(error_ack_reg_3),
        .I4(\processor_dat_in_o[0] ),
        .O(\processor_dat_in_o[9]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_data_out[28]_i_8 
       (.I0(prev_error_access[0]),
        .I1(prev_error_access[1]),
        .O(irq_array));
  LUT4 #(
    .INIT(16'h1500)) 
    \read_error_address[31]_i_1 
       (.I0(irq_reset_reg_n_0),
        .I1(\write_error_data_reg[0]_0 ),
        .I2(\dmem_if_outputs[we] ),
        .I3(\prev_error_access[1]_i_2_n_0 ),
        .O(read_error_address));
  FDRE \read_error_address_reg[0] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [0]),
        .Q(\read_error_address_reg_n_0_[0] ),
        .R(reset));
  FDRE \read_error_address_reg[10] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [9]),
        .Q(\read_error_address_reg[31]_0 [6]),
        .R(reset));
  FDRE \read_error_address_reg[11] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [10]),
        .Q(\read_error_address_reg[31]_0 [7]),
        .R(reset));
  FDRE \read_error_address_reg[12] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [11]),
        .Q(\read_error_address_reg[31]_0 [8]),
        .R(reset));
  FDRE \read_error_address_reg[13] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [12]),
        .Q(\read_error_address_reg[31]_0 [9]),
        .R(reset));
  FDRE \read_error_address_reg[14] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [13]),
        .Q(\read_error_address_reg[31]_0 [10]),
        .R(reset));
  FDRE \read_error_address_reg[15] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [14]),
        .Q(\read_error_address_reg[31]_0 [11]),
        .R(reset));
  FDRE \read_error_address_reg[16] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [15]),
        .Q(\read_error_address_reg[31]_0 [12]),
        .R(reset));
  FDRE \read_error_address_reg[17] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [16]),
        .Q(\read_error_address_reg[31]_0 [13]),
        .R(reset));
  FDRE \read_error_address_reg[18] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [17]),
        .Q(\read_error_address_reg[31]_0 [14]),
        .R(reset));
  FDRE \read_error_address_reg[19] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [18]),
        .Q(\read_error_address_reg[31]_0 [15]),
        .R(reset));
  FDRE \read_error_address_reg[1] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [1]),
        .Q(\read_error_address_reg_n_0_[1] ),
        .R(reset));
  FDRE \read_error_address_reg[20] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [19]),
        .Q(\read_error_address_reg[31]_0 [16]),
        .R(reset));
  FDRE \read_error_address_reg[21] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [20]),
        .Q(\read_error_address_reg[31]_0 [17]),
        .R(reset));
  FDRE \read_error_address_reg[22] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [21]),
        .Q(\read_error_address_reg[31]_0 [18]),
        .R(reset));
  FDRE \read_error_address_reg[23] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [22]),
        .Q(\read_error_address_reg[31]_0 [19]),
        .R(reset));
  FDRE \read_error_address_reg[24] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [23]),
        .Q(\read_error_address_reg[31]_0 [20]),
        .R(reset));
  FDRE \read_error_address_reg[25] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [24]),
        .Q(\read_error_address_reg[31]_0 [21]),
        .R(reset));
  FDRE \read_error_address_reg[26] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [25]),
        .Q(\read_error_address_reg[31]_0 [22]),
        .R(reset));
  FDRE \read_error_address_reg[27] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [26]),
        .Q(\read_error_address_reg[31]_0 [23]),
        .R(reset));
  FDRE \read_error_address_reg[28] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [27]),
        .Q(\read_error_address_reg[31]_0 [24]),
        .R(reset));
  FDRE \read_error_address_reg[29] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [28]),
        .Q(\read_error_address_reg[31]_0 [25]),
        .R(reset));
  FDRE \read_error_address_reg[2] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[2]_0 ),
        .Q(\read_error_address_reg_n_0_[2] ),
        .R(reset));
  FDRE \read_error_address_reg[30] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [29]),
        .Q(\read_error_address_reg[31]_0 [26]),
        .R(reset));
  FDRE \read_error_address_reg[31] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [30]),
        .Q(\read_error_address_reg[31]_0 [27]),
        .R(reset));
  FDRE \read_error_address_reg[3] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [2]),
        .Q(\read_error_address_reg_n_0_[3] ),
        .R(reset));
  FDRE \read_error_address_reg[4] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [3]),
        .Q(\read_error_address_reg[31]_0 [0]),
        .R(reset));
  FDRE \read_error_address_reg[5] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [4]),
        .Q(\read_error_address_reg[31]_0 [1]),
        .R(reset));
  FDRE \read_error_address_reg[6] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [5]),
        .Q(\read_error_address_reg[31]_0 [2]),
        .R(reset));
  FDRE \read_error_address_reg[7] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [6]),
        .Q(\read_error_address_reg[31]_0 [3]),
        .R(reset));
  FDRE \read_error_address_reg[8] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [7]),
        .Q(\read_error_address_reg[31]_0 [4]),
        .R(reset));
  FDRE \read_error_address_reg[9] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(\write_error_address_reg[31]_1 [8]),
        .Q(\read_error_address_reg[31]_0 [5]),
        .R(reset));
  FDRE \read_error_sel_reg[0] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(D[0]),
        .Q(read_error_sel[0]),
        .R(reset));
  FDRE \read_error_sel_reg[1] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(D[1]),
        .Q(read_error_sel[1]),
        .R(reset));
  FDRE \read_error_sel_reg[2] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(D[2]),
        .Q(read_error_sel[2]),
        .R(reset));
  FDRE \read_error_sel_reg[3] 
       (.C(system_clk),
        .CE(read_error_address),
        .D(D[3]),
        .Q(read_error_sel[3]),
        .R(reset));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \wb_dat_out[0]_i_1__1 
       (.I0(\wb_dat_out[0]_i_2__2_n_0 ),
        .I1(write_error_data[0]),
        .I2(\write_error_address_reg[2]_0 ),
        .I3(write_error_sel[0]),
        .I4(\wb_dat_out_reg[0]_0 ),
        .I5(\wb_dat_out_reg[0]_1 ),
        .O(\wb_dat_out[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFE020)) 
    \wb_dat_out[0]_i_2__2 
       (.I0(read_error_sel[0]),
        .I1(\write_error_address_reg[2]_0 ),
        .I2(\write_error_address_reg[31]_1 [2]),
        .I3(\write_error_address_reg_n_0_[0] ),
        .I4(\wb_dat_out[0]_i_3_n_0 ),
        .I5(\wb_dat_out_reg[3]_0 ),
        .O(\wb_dat_out[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0B080B0B)) 
    \wb_dat_out[0]_i_3 
       (.I0(\read_error_address_reg_n_0_[0] ),
        .I1(\write_error_address_reg[2]_0 ),
        .I2(\write_error_address_reg[31]_1 [2]),
        .I3(prev_error_access[0]),
        .I4(prev_error_access[1]),
        .O(\wb_dat_out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \wb_dat_out[1]_i_1__1 
       (.I0(\wb_dat_out[1]_i_2__1_n_0 ),
        .I1(write_error_data[1]),
        .I2(\write_error_address_reg[2]_0 ),
        .I3(write_error_sel[1]),
        .I4(\wb_dat_out_reg[0]_0 ),
        .I5(\wb_dat_out_reg[0]_1 ),
        .O(\wb_dat_out[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEAAFAAA)) 
    \wb_dat_out[1]_i_2__1 
       (.I0(\wb_dat_out[1]_i_3_n_0 ),
        .I1(\write_error_address_reg_n_0_[1] ),
        .I2(\read_error_address_reg_n_0_[1] ),
        .I3(\write_error_address_reg[2]_0 ),
        .I4(\write_error_address_reg[31]_1 [2]),
        .I5(\wb_dat_out_reg[3]_0 ),
        .O(\wb_dat_out[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h20202023)) 
    \wb_dat_out[1]_i_3 
       (.I0(read_error_sel[1]),
        .I1(\write_error_address_reg[2]_0 ),
        .I2(\write_error_address_reg[31]_1 [2]),
        .I3(prev_error_access[0]),
        .I4(prev_error_access[1]),
        .O(\wb_dat_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EE22C0C0)) 
    \wb_dat_out[2]_i_3 
       (.I0(\read_error_address_reg_n_0_[2] ),
        .I1(\write_error_address_reg[31]_1 [2]),
        .I2(read_error_sel[2]),
        .I3(\write_error_address_reg_n_0_[2] ),
        .I4(\write_error_address_reg[2]_0 ),
        .I5(\wb_dat_out_reg[3]_0 ),
        .O(\read_error_address_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAAAAAAAA)) 
    \wb_dat_out[3]_i_1 
       (.I0(\wb_dat_out[3]_i_2_n_0 ),
        .I1(write_error_sel[3]),
        .I2(\write_error_address_reg[2]_0 ),
        .I3(\wb_dat_out_reg[0]_0 ),
        .I4(write_error_data[3]),
        .I5(\wb_dat_out_reg[0]_1 ),
        .O(\wb_dat_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0C0A0F000C0A0000)) 
    \wb_dat_out[3]_i_2 
       (.I0(read_error_sel[3]),
        .I1(\write_error_address_reg_n_0_[3] ),
        .I2(\wb_dat_out_reg[3]_0 ),
        .I3(\write_error_address_reg[2]_0 ),
        .I4(\write_error_address_reg[31]_1 [2]),
        .I5(\read_error_address_reg_n_0_[3] ),
        .O(\wb_dat_out[3]_i_2_n_0 ));
  FDRE \wb_dat_out_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out[0]_i_1__1_n_0 ),
        .Q(intercon_dat_out[0]),
        .R(reset));
  FDRE \wb_dat_out_reg[10] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [7]),
        .Q(intercon_dat_out[10]),
        .R(reset));
  FDRE \wb_dat_out_reg[11] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [8]),
        .Q(intercon_dat_out[11]),
        .R(reset));
  FDRE \wb_dat_out_reg[12] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [9]),
        .Q(\wb_dat_out_reg[31]_0 [0]),
        .R(reset));
  FDRE \wb_dat_out_reg[13] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [10]),
        .Q(\wb_dat_out_reg[31]_0 [1]),
        .R(reset));
  FDRE \wb_dat_out_reg[14] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [11]),
        .Q(\wb_dat_out_reg[31]_0 [2]),
        .R(reset));
  FDRE \wb_dat_out_reg[15] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [12]),
        .Q(\wb_dat_out_reg[31]_0 [3]),
        .R(reset));
  FDRE \wb_dat_out_reg[16] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [13]),
        .Q(\wb_dat_out_reg[31]_0 [4]),
        .R(reset));
  FDRE \wb_dat_out_reg[17] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [14]),
        .Q(\wb_dat_out_reg[31]_0 [5]),
        .R(reset));
  FDRE \wb_dat_out_reg[18] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [15]),
        .Q(\wb_dat_out_reg[31]_0 [6]),
        .R(reset));
  FDRE \wb_dat_out_reg[19] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [16]),
        .Q(\wb_dat_out_reg[31]_0 [7]),
        .R(reset));
  FDRE \wb_dat_out_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out[1]_i_1__1_n_0 ),
        .Q(intercon_dat_out[1]),
        .R(reset));
  FDRE \wb_dat_out_reg[20] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [17]),
        .Q(\wb_dat_out_reg[31]_0 [8]),
        .R(reset));
  FDRE \wb_dat_out_reg[21] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [18]),
        .Q(\wb_dat_out_reg[31]_0 [9]),
        .R(reset));
  FDRE \wb_dat_out_reg[22] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [19]),
        .Q(\wb_dat_out_reg[31]_0 [10]),
        .R(reset));
  FDRE \wb_dat_out_reg[23] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [20]),
        .Q(\wb_dat_out_reg[31]_0 [11]),
        .R(reset));
  FDRE \wb_dat_out_reg[24] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [21]),
        .Q(\wb_dat_out_reg[31]_0 [12]),
        .R(reset));
  FDRE \wb_dat_out_reg[25] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [22]),
        .Q(\wb_dat_out_reg[31]_0 [13]),
        .R(reset));
  FDRE \wb_dat_out_reg[26] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [23]),
        .Q(\wb_dat_out_reg[31]_0 [14]),
        .R(reset));
  FDRE \wb_dat_out_reg[27] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [24]),
        .Q(\wb_dat_out_reg[31]_0 [15]),
        .R(reset));
  FDRE \wb_dat_out_reg[28] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [25]),
        .Q(\wb_dat_out_reg[31]_0 [16]),
        .R(reset));
  FDRE \wb_dat_out_reg[29] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [26]),
        .Q(\wb_dat_out_reg[31]_0 [17]),
        .R(reset));
  FDRE \wb_dat_out_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [0]),
        .Q(intercon_dat_out[2]),
        .R(reset));
  FDRE \wb_dat_out_reg[30] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [27]),
        .Q(\wb_dat_out_reg[31]_0 [18]),
        .R(reset));
  FDRE \wb_dat_out_reg[31] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [28]),
        .Q(\wb_dat_out_reg[31]_0 [19]),
        .R(reset));
  FDRE \wb_dat_out_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out[3]_i_1_n_0 ),
        .Q(intercon_dat_out[3]),
        .R(reset));
  FDRE \wb_dat_out_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [1]),
        .Q(intercon_dat_out[4]),
        .R(reset));
  FDRE \wb_dat_out_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [2]),
        .Q(intercon_dat_out[5]),
        .R(reset));
  FDRE \wb_dat_out_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [3]),
        .Q(intercon_dat_out[6]),
        .R(reset));
  FDRE \wb_dat_out_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [4]),
        .Q(intercon_dat_out[7]),
        .R(reset));
  FDRE \wb_dat_out_reg[8] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [5]),
        .Q(intercon_dat_out[8]),
        .R(reset));
  FDRE \wb_dat_out_reg[9] 
       (.C(system_clk),
        .CE(E),
        .D(\wb_dat_out_reg[31]_1 [6]),
        .Q(intercon_dat_out[9]),
        .R(reset));
  LUT4 #(
    .INIT(16'h4000)) 
    \write_error_address[31]_i_1 
       (.I0(irq_reset_reg_n_0),
        .I1(\write_error_data_reg[0]_0 ),
        .I2(\dmem_if_outputs[we] ),
        .I3(\prev_error_access[1]_i_2_n_0 ),
        .O(write_error_address));
  FDRE \write_error_address_reg[0] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[1]_0 [0]),
        .Q(\write_error_address_reg_n_0_[0] ),
        .R(reset));
  FDRE \write_error_address_reg[10] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [9]),
        .Q(\write_error_address_reg[31]_0 [6]),
        .R(reset));
  FDRE \write_error_address_reg[11] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [10]),
        .Q(\write_error_address_reg[31]_0 [7]),
        .R(reset));
  FDRE \write_error_address_reg[12] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [11]),
        .Q(\write_error_address_reg[31]_0 [8]),
        .R(reset));
  FDRE \write_error_address_reg[13] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [12]),
        .Q(\write_error_address_reg[31]_0 [9]),
        .R(reset));
  FDRE \write_error_address_reg[14] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [13]),
        .Q(\write_error_address_reg[31]_0 [10]),
        .R(reset));
  FDRE \write_error_address_reg[15] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [14]),
        .Q(\write_error_address_reg[31]_0 [11]),
        .R(reset));
  FDRE \write_error_address_reg[16] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [15]),
        .Q(\write_error_address_reg[31]_0 [12]),
        .R(reset));
  FDRE \write_error_address_reg[17] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [16]),
        .Q(\write_error_address_reg[31]_0 [13]),
        .R(reset));
  FDRE \write_error_address_reg[18] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [17]),
        .Q(\write_error_address_reg[31]_0 [14]),
        .R(reset));
  FDRE \write_error_address_reg[19] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [18]),
        .Q(\write_error_address_reg[31]_0 [15]),
        .R(reset));
  FDRE \write_error_address_reg[1] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[1]_0 [1]),
        .Q(\write_error_address_reg_n_0_[1] ),
        .R(reset));
  FDRE \write_error_address_reg[20] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [19]),
        .Q(\write_error_address_reg[31]_0 [16]),
        .R(reset));
  FDRE \write_error_address_reg[21] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [20]),
        .Q(\write_error_address_reg[31]_0 [17]),
        .R(reset));
  FDRE \write_error_address_reg[22] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [21]),
        .Q(\write_error_address_reg[31]_0 [18]),
        .R(reset));
  FDRE \write_error_address_reg[23] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [22]),
        .Q(\write_error_address_reg[31]_0 [19]),
        .R(reset));
  FDRE \write_error_address_reg[24] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [23]),
        .Q(\write_error_address_reg[31]_0 [20]),
        .R(reset));
  FDRE \write_error_address_reg[25] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [24]),
        .Q(\write_error_address_reg[31]_0 [21]),
        .R(reset));
  FDRE \write_error_address_reg[26] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [25]),
        .Q(\write_error_address_reg[31]_0 [22]),
        .R(reset));
  FDRE \write_error_address_reg[27] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [26]),
        .Q(\write_error_address_reg[31]_0 [23]),
        .R(reset));
  FDRE \write_error_address_reg[28] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [27]),
        .Q(\write_error_address_reg[31]_0 [24]),
        .R(reset));
  FDRE \write_error_address_reg[29] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [28]),
        .Q(\write_error_address_reg[31]_0 [25]),
        .R(reset));
  FDRE \write_error_address_reg[2] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[2]_0 ),
        .Q(\write_error_address_reg_n_0_[2] ),
        .R(reset));
  FDRE \write_error_address_reg[30] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [29]),
        .Q(\write_error_address_reg[31]_0 [26]),
        .R(reset));
  FDRE \write_error_address_reg[31] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [30]),
        .Q(\write_error_address_reg[31]_0 [27]),
        .R(reset));
  FDRE \write_error_address_reg[3] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [2]),
        .Q(\write_error_address_reg_n_0_[3] ),
        .R(reset));
  FDRE \write_error_address_reg[4] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [3]),
        .Q(\write_error_address_reg[31]_0 [0]),
        .R(reset));
  FDRE \write_error_address_reg[5] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [4]),
        .Q(\write_error_address_reg[31]_0 [1]),
        .R(reset));
  FDRE \write_error_address_reg[6] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [5]),
        .Q(\write_error_address_reg[31]_0 [2]),
        .R(reset));
  FDRE \write_error_address_reg[7] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [6]),
        .Q(\write_error_address_reg[31]_0 [3]),
        .R(reset));
  FDRE \write_error_address_reg[8] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [7]),
        .Q(\write_error_address_reg[31]_0 [4]),
        .R(reset));
  FDRE \write_error_address_reg[9] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_address_reg[31]_1 [8]),
        .Q(\write_error_address_reg[31]_0 [5]),
        .R(reset));
  FDRE \write_error_data_reg[0] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [0]),
        .Q(write_error_data[0]),
        .R(reset));
  FDRE \write_error_data_reg[10] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [10]),
        .Q(\write_error_data_reg[31]_0 [7]),
        .R(reset));
  FDRE \write_error_data_reg[11] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [11]),
        .Q(\write_error_data_reg[31]_0 [8]),
        .R(reset));
  FDRE \write_error_data_reg[12] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [12]),
        .Q(\write_error_data_reg[31]_0 [9]),
        .R(reset));
  FDRE \write_error_data_reg[13] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [13]),
        .Q(\write_error_data_reg[31]_0 [10]),
        .R(reset));
  FDRE \write_error_data_reg[14] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [14]),
        .Q(\write_error_data_reg[31]_0 [11]),
        .R(reset));
  FDRE \write_error_data_reg[15] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [15]),
        .Q(\write_error_data_reg[31]_0 [12]),
        .R(reset));
  FDRE \write_error_data_reg[16] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [16]),
        .Q(\write_error_data_reg[31]_0 [13]),
        .R(reset));
  FDRE \write_error_data_reg[17] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [17]),
        .Q(\write_error_data_reg[31]_0 [14]),
        .R(reset));
  FDRE \write_error_data_reg[18] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [18]),
        .Q(\write_error_data_reg[31]_0 [15]),
        .R(reset));
  FDRE \write_error_data_reg[19] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [19]),
        .Q(\write_error_data_reg[31]_0 [16]),
        .R(reset));
  FDRE \write_error_data_reg[1] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [1]),
        .Q(write_error_data[1]),
        .R(reset));
  FDRE \write_error_data_reg[20] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [20]),
        .Q(\write_error_data_reg[31]_0 [17]),
        .R(reset));
  FDRE \write_error_data_reg[21] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [21]),
        .Q(\write_error_data_reg[31]_0 [18]),
        .R(reset));
  FDRE \write_error_data_reg[22] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [22]),
        .Q(\write_error_data_reg[31]_0 [19]),
        .R(reset));
  FDRE \write_error_data_reg[23] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [23]),
        .Q(\write_error_data_reg[31]_0 [20]),
        .R(reset));
  FDRE \write_error_data_reg[24] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [24]),
        .Q(\write_error_data_reg[31]_0 [21]),
        .R(reset));
  FDRE \write_error_data_reg[25] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [25]),
        .Q(\write_error_data_reg[31]_0 [22]),
        .R(reset));
  FDRE \write_error_data_reg[26] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [26]),
        .Q(\write_error_data_reg[31]_0 [23]),
        .R(reset));
  FDRE \write_error_data_reg[27] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [27]),
        .Q(\write_error_data_reg[31]_0 [24]),
        .R(reset));
  FDRE \write_error_data_reg[28] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [28]),
        .Q(\write_error_data_reg[31]_0 [25]),
        .R(reset));
  FDRE \write_error_data_reg[29] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [29]),
        .Q(\write_error_data_reg[31]_0 [26]),
        .R(reset));
  FDRE \write_error_data_reg[2] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [2]),
        .Q(\write_error_data_reg[31]_0 [0]),
        .R(reset));
  FDRE \write_error_data_reg[30] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [30]),
        .Q(\write_error_data_reg[31]_0 [27]),
        .R(reset));
  FDRE \write_error_data_reg[31] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [31]),
        .Q(\write_error_data_reg[31]_0 [28]),
        .R(reset));
  FDRE \write_error_data_reg[3] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [3]),
        .Q(write_error_data[3]),
        .R(reset));
  FDRE \write_error_data_reg[4] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [4]),
        .Q(\write_error_data_reg[31]_0 [1]),
        .R(reset));
  FDRE \write_error_data_reg[5] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [5]),
        .Q(\write_error_data_reg[31]_0 [2]),
        .R(reset));
  FDRE \write_error_data_reg[6] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [6]),
        .Q(\write_error_data_reg[31]_0 [3]),
        .R(reset));
  FDRE \write_error_data_reg[7] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [7]),
        .Q(\write_error_data_reg[31]_0 [4]),
        .R(reset));
  FDRE \write_error_data_reg[8] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [8]),
        .Q(\write_error_data_reg[31]_0 [5]),
        .R(reset));
  FDRE \write_error_data_reg[9] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(\write_error_data_reg[31]_1 [9]),
        .Q(\write_error_data_reg[31]_0 [6]),
        .R(reset));
  FDRE \write_error_sel_reg[0] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(D[0]),
        .Q(write_error_sel[0]),
        .R(reset));
  FDRE \write_error_sel_reg[1] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(D[1]),
        .Q(write_error_sel[1]),
        .R(reset));
  FDRE \write_error_sel_reg[2] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(D[2]),
        .Q(\write_error_sel_reg[2]_0 ),
        .R(reset));
  FDRE \write_error_sel_reg[3] 
       (.C(system_clk),
        .CE(write_error_address),
        .D(D[3]),
        .Q(write_error_sel[3]),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_memory
   (p_0_in3_in,
    read_ack_reg_0,
    memory_reg_1_0,
    memory_reg_1_1,
    memory_reg_1_2,
    memory_reg_1_3,
    memory_reg_2_0,
    memory_reg_2_1,
    memory_reg_2_2,
    memory_reg_2_3,
    memory_reg_2_4,
    memory_reg_2_5,
    memory_reg_2_6,
    memory_reg_3_0,
    memory_reg_3_1,
    memory_reg_3_2,
    memory_reg_3_3,
    memory_reg_3_4,
    memory_reg_3_5,
    memory_reg_3_6,
    \intercon_peripheral_reg[2] ,
    wb_dat_out0_out,
    state_reg_0,
    system_clk,
    reset,
    read_ack_reg_1,
    Q,
    \processor_dat_in_o[12] ,
    \processor_dat_in_o[12]_0 ,
    D,
    douta,
    read_ack_reg_2,
    read_ack_reg_3,
    memory_reg_3_7,
    memory_reg_3_8,
    ADDRBWRADDR,
    memory_reg_0_0,
    p_2_in,
    p_1_in,
    memory_reg_3_9);
  output [0:0]p_0_in3_in;
  output read_ack_reg_0;
  output memory_reg_1_0;
  output memory_reg_1_1;
  output memory_reg_1_2;
  output memory_reg_1_3;
  output memory_reg_2_0;
  output memory_reg_2_1;
  output memory_reg_2_2;
  output memory_reg_2_3;
  output memory_reg_2_4;
  output memory_reg_2_5;
  output memory_reg_2_6;
  output memory_reg_3_0;
  output memory_reg_3_1;
  output memory_reg_3_2;
  output memory_reg_3_3;
  output memory_reg_3_4;
  output memory_reg_3_5;
  output memory_reg_3_6;
  output \intercon_peripheral_reg[2] ;
  output [13:0]wb_dat_out0_out;
  input state_reg_0;
  input system_clk;
  input reset;
  input read_ack_reg_1;
  input [17:0]Q;
  input \processor_dat_in_o[12] ;
  input \processor_dat_in_o[12]_0 ;
  input [2:0]D;
  input [17:0]douta;
  input read_ack_reg_2;
  input read_ack_reg_3;
  input memory_reg_3_7;
  input memory_reg_3_8;
  input [11:0]ADDRBWRADDR;
  input [0:0]memory_reg_0_0;
  input [31:0]p_2_in;
  input [3:0]p_1_in;
  input [9:0]memory_reg_3_9;

  wire [11:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [17:0]Q;
  wire [17:0]douta;
  wire \intercon_peripheral_reg[2] ;
  wire [0:0]memory_reg_0_0;
  wire memory_reg_1_0;
  wire memory_reg_1_1;
  wire memory_reg_1_2;
  wire memory_reg_1_3;
  wire memory_reg_1_n_60;
  wire memory_reg_1_n_61;
  wire memory_reg_1_n_62;
  wire memory_reg_1_n_63;
  wire memory_reg_2_0;
  wire memory_reg_2_1;
  wire memory_reg_2_2;
  wire memory_reg_2_3;
  wire memory_reg_2_4;
  wire memory_reg_2_5;
  wire memory_reg_2_6;
  wire memory_reg_2_n_60;
  wire memory_reg_2_n_61;
  wire memory_reg_2_n_62;
  wire memory_reg_2_n_64;
  wire memory_reg_2_n_65;
  wire memory_reg_2_n_66;
  wire memory_reg_2_n_67;
  wire memory_reg_3_0;
  wire memory_reg_3_1;
  wire memory_reg_3_2;
  wire memory_reg_3_3;
  wire memory_reg_3_4;
  wire memory_reg_3_5;
  wire memory_reg_3_6;
  wire memory_reg_3_7;
  wire memory_reg_3_8;
  wire [9:0]memory_reg_3_9;
  wire memory_reg_3_n_61;
  wire memory_reg_3_n_62;
  wire memory_reg_3_n_63;
  wire memory_reg_3_n_64;
  wire memory_reg_3_n_65;
  wire memory_reg_3_n_66;
  wire memory_reg_3_n_67;
  wire [0:0]p_0_in3_in;
  wire [3:0]p_1_in;
  wire [31:0]p_2_in;
  wire \processor_dat_in_o[12] ;
  wire \processor_dat_in_o[12]_0 ;
  wire read_ack_reg_0;
  wire read_ack_reg_1;
  wire read_ack_reg_2;
  wire read_ack_reg_3;
  wire reset;
  wire state_reg_0;
  wire system_clk;
  wire [13:0]wb_dat_out0_out;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_memory_reg_0_DIADI_UNCONNECTED;
  wire [31:8]NLW_memory_reg_0_DIBDI_UNCONNECTED;
  wire [3:1]NLW_memory_reg_0_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_memory_reg_0_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_memory_reg_1_DIADI_UNCONNECTED;
  wire [31:8]NLW_memory_reg_1_DIBDI_UNCONNECTED;
  wire [3:1]NLW_memory_reg_1_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_memory_reg_1_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_memory_reg_2_DIADI_UNCONNECTED;
  wire [31:8]NLW_memory_reg_2_DIBDI_UNCONNECTED;
  wire [3:1]NLW_memory_reg_2_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_memory_reg_2_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:8]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_memory_reg_3_DIADI_UNCONNECTED;
  wire [31:8]NLW_memory_reg_3_DIBDI_UNCONNECTED;
  wire [3:1]NLW_memory_reg_3_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_memory_reg_3_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:8]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "U0/aee_ram/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,ADDRBWRADDR[11:4],memory_reg_0_0,ADDRBWRADDR[2:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({NLW_memory_reg_0_DIADI_UNCONNECTED[31:8],p_2_in[7:0]}),
        .DIBDI({NLW_memory_reg_0_DIBDI_UNCONNECTED[31:8],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({NLW_memory_reg_0_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_memory_reg_0_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO(NLW_memory_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_DOBDO_UNCONNECTED[31:8],wb_dat_out0_out[7:0]}),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_7),
        .ENBWREN(memory_reg_3_8),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_1_in[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "U0/aee_ram/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,memory_reg_3_9,ADDRBWRADDR[1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,memory_reg_3_9,ADDRBWRADDR[1:0],1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({NLW_memory_reg_1_DIADI_UNCONNECTED[31:8],p_2_in[15:8]}),
        .DIBDI({NLW_memory_reg_1_DIBDI_UNCONNECTED[31:8],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({NLW_memory_reg_1_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_memory_reg_1_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO(NLW_memory_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_DOBDO_UNCONNECTED[31:8],memory_reg_1_n_60,memory_reg_1_n_61,memory_reg_1_n_62,memory_reg_1_n_63,wb_dat_out0_out[11:8]}),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_7),
        .ENBWREN(memory_reg_3_8),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_1_in[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "U0/aee_ram/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,memory_reg_3_9,ADDRBWRADDR[1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,memory_reg_3_9,ADDRBWRADDR[1:0],1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({NLW_memory_reg_2_DIADI_UNCONNECTED[31:8],p_2_in[23:16]}),
        .DIBDI({NLW_memory_reg_2_DIBDI_UNCONNECTED[31:8],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({NLW_memory_reg_2_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_memory_reg_2_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO(NLW_memory_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_DOBDO_UNCONNECTED[31:8],memory_reg_2_n_60,memory_reg_2_n_61,memory_reg_2_n_62,wb_dat_out0_out[12],memory_reg_2_n_64,memory_reg_2_n_65,memory_reg_2_n_66,memory_reg_2_n_67}),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_7),
        .ENBWREN(memory_reg_3_8),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_1_in[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "U0/aee_ram/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,memory_reg_3_9,ADDRBWRADDR[1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,memory_reg_3_9,ADDRBWRADDR[1:0],1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({NLW_memory_reg_3_DIADI_UNCONNECTED[31:8],p_2_in[31:24]}),
        .DIBDI({NLW_memory_reg_3_DIBDI_UNCONNECTED[31:8],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({NLW_memory_reg_3_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_memory_reg_3_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO(NLW_memory_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_DOBDO_UNCONNECTED[31:8],wb_dat_out0_out[13],memory_reg_3_n_61,memory_reg_3_n_62,memory_reg_3_n_63,memory_reg_3_n_64,memory_reg_3_n_65,memory_reg_3_n_66,memory_reg_3_n_67}),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_7),
        .ENBWREN(memory_reg_3_8),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_1_in[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[12]_INST_0_i_2 
       (.I0(memory_reg_1_n_63),
        .I1(Q[0]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[0]),
        .I5(douta[0]),
        .O(memory_reg_1_0));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[13]_INST_0_i_2 
       (.I0(memory_reg_1_n_62),
        .I1(Q[1]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[0]),
        .I5(douta[1]),
        .O(memory_reg_1_1));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[14]_INST_0_i_2 
       (.I0(memory_reg_1_n_61),
        .I1(Q[2]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[0]),
        .I5(douta[2]),
        .O(memory_reg_1_2));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[15]_INST_0_i_2 
       (.I0(memory_reg_1_n_60),
        .I1(Q[3]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[0]),
        .I5(douta[3]),
        .O(memory_reg_1_3));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[16]_INST_0_i_2 
       (.I0(memory_reg_2_n_67),
        .I1(Q[4]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[1]),
        .I5(douta[4]),
        .O(memory_reg_2_0));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[17]_INST_0_i_2 
       (.I0(memory_reg_2_n_66),
        .I1(Q[5]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[1]),
        .I5(douta[5]),
        .O(memory_reg_2_1));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[18]_INST_0_i_2 
       (.I0(memory_reg_2_n_65),
        .I1(Q[6]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[1]),
        .I5(douta[6]),
        .O(memory_reg_2_2));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[19]_INST_0_i_2 
       (.I0(memory_reg_2_n_64),
        .I1(Q[7]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[1]),
        .I5(douta[7]),
        .O(memory_reg_2_3));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[21]_INST_0_i_2 
       (.I0(memory_reg_2_n_62),
        .I1(Q[8]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[1]),
        .I5(douta[8]),
        .O(memory_reg_2_4));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[22]_INST_0_i_2 
       (.I0(memory_reg_2_n_61),
        .I1(Q[9]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[1]),
        .I5(douta[9]),
        .O(memory_reg_2_5));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[23]_INST_0_i_2 
       (.I0(memory_reg_2_n_60),
        .I1(Q[10]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[1]),
        .I5(douta[10]),
        .O(memory_reg_2_6));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[24]_INST_0_i_2 
       (.I0(memory_reg_3_n_67),
        .I1(Q[11]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[2]),
        .I5(douta[11]),
        .O(memory_reg_3_0));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[25]_INST_0_i_2 
       (.I0(memory_reg_3_n_66),
        .I1(Q[12]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[2]),
        .I5(douta[12]),
        .O(memory_reg_3_1));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[26]_INST_0_i_2 
       (.I0(memory_reg_3_n_65),
        .I1(Q[13]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[2]),
        .I5(douta[13]),
        .O(memory_reg_3_2));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[27]_INST_0_i_2 
       (.I0(memory_reg_3_n_64),
        .I1(Q[14]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[2]),
        .I5(douta[14]),
        .O(memory_reg_3_3));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[28]_INST_0_i_2 
       (.I0(memory_reg_3_n_63),
        .I1(Q[15]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[2]),
        .I5(douta[15]),
        .O(memory_reg_3_4));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[29]_INST_0_i_2 
       (.I0(memory_reg_3_n_62),
        .I1(Q[16]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[2]),
        .I5(douta[16]),
        .O(memory_reg_3_5));
  LUT6 #(
    .INIT(64'hCAF0CA00CA00CA00)) 
    \processor_dat_in_o[30]_INST_0_i_2 
       (.I0(memory_reg_3_n_61),
        .I1(Q[17]),
        .I2(\processor_dat_in_o[12] ),
        .I3(\processor_dat_in_o[12]_0 ),
        .I4(D[2]),
        .I5(douta[17]),
        .O(memory_reg_3_6));
  LUT3 #(
    .INIT(8'hDF)) 
    read_ack_i_2
       (.I0(read_ack_reg_2),
        .I1(read_ack_reg_3),
        .I2(\processor_dat_in_o[12]_0 ),
        .O(\intercon_peripheral_reg[2] ));
  FDRE read_ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(read_ack_reg_1),
        .Q(read_ack_reg_0),
        .R(reset));
  FDRE state_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(state_reg_0),
        .Q(p_0_in3_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pp_soc_memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_memory__parameterized0
   (p_0_in3_in__0,
    read_ack_reg_0,
    memory_reg_1_0_3_0,
    memory_reg_1_0_2_0,
    memory_reg_1_0_1_0,
    memory_reg_1_0_0_0,
    memory_reg_1_0_4_0,
    memory_reg_1_0_5_0,
    memory_reg_1_0_6_0,
    memory_reg_1_0_7_0,
    memory_reg_2_0_0_0,
    memory_reg_2_0_1_0,
    memory_reg_2_0_2_0,
    memory_reg_2_0_3_0,
    memory_reg_2_0_4_0,
    memory_reg_2_0_5_0,
    memory_reg_2_0_6_0,
    memory_reg_2_0_7_0,
    memory_reg_3_0_0_0,
    memory_reg_3_0_1_0,
    memory_reg_3_0_2_0,
    memory_reg_3_0_3_0,
    memory_reg_3_0_4_0,
    memory_reg_3_0_5_0,
    memory_reg_3_0_6_0,
    memory_reg_3_0_7_0,
    \intercon_peripheral_reg[2] ,
    wb_dat_out0_out,
    state_reg_0,
    system_clk,
    reset,
    read_ack_reg_1,
    \processor_dat_in_o[11] ,
    \processor_dat_in_o[11]_0 ,
    \processor_dat_in_o[11]_1 ,
    \processor_dat_in_o[11]_2 ,
    \processor_dat_in_o[11]_3 ,
    \processor_dat_in_o[10] ,
    \processor_dat_in_o[10]_0 ,
    \processor_dat_in_o[9] ,
    \processor_dat_in_o[9]_0 ,
    \processor_dat_in_o[8] ,
    \processor_dat_in_o[8]_0 ,
    \processor_dat_in_o[12] ,
    \processor_dat_in_o[12]_0 ,
    \processor_dat_in_o[13] ,
    \processor_dat_in_o[13]_0 ,
    \processor_dat_in_o[14] ,
    \processor_dat_in_o[14]_0 ,
    \processor_dat_in_o[15] ,
    \processor_dat_in_o[15]_0 ,
    \processor_dat_in_o[16] ,
    \processor_dat_in_o[16]_0 ,
    \processor_dat_in_o[17] ,
    \processor_dat_in_o[17]_0 ,
    \processor_dat_in_o[18] ,
    \processor_dat_in_o[18]_0 ,
    \processor_dat_in_o[19] ,
    \processor_dat_in_o[19]_0 ,
    \processor_dat_in_o[20] ,
    \processor_dat_in_o[20]_0 ,
    \processor_dat_in_o[21] ,
    \processor_dat_in_o[21]_0 ,
    \processor_dat_in_o[22] ,
    \processor_dat_in_o[22]_0 ,
    \processor_dat_in_o[23] ,
    \processor_dat_in_o[23]_0 ,
    \processor_dat_in_o[24] ,
    \processor_dat_in_o[24]_0 ,
    \processor_dat_in_o[25] ,
    \processor_dat_in_o[25]_0 ,
    \processor_dat_in_o[26] ,
    \processor_dat_in_o[26]_0 ,
    \processor_dat_in_o[27] ,
    \processor_dat_in_o[27]_0 ,
    \processor_dat_in_o[28] ,
    \processor_dat_in_o[28]_0 ,
    \processor_dat_in_o[29] ,
    \processor_dat_in_o[29]_0 ,
    \processor_dat_in_o[30] ,
    \processor_dat_in_o[30]_0 ,
    \processor_dat_in_o[31] ,
    \processor_dat_in_o[31]_0 ,
    memory_reg_3_0_6_1,
    memory_reg_3_0_6_2,
    memory_reg_0_0_0_0,
    memory_reg_0_0_0_1,
    ADDRARDADDR,
    memory_reg_0_0_4_0,
    p_2_in,
    WEA,
    memory_reg_1_0_1_1,
    memory_reg_3_0_2_1,
    memory_reg_1_0_5_1,
    memory_reg_2_0_3_1,
    memory_reg_1_0_6_1,
    memory_reg_0_0_7_0,
    memory_reg_2_0_6_1,
    memory_reg_2_0_5_1,
    ADDRBWRADDR,
    memory_reg_1_0_2_1,
    memory_reg_1_0_2_2,
    memory_reg_1_0_2_3,
    memory_reg_1_0_7_1,
    memory_reg_2_0_2_1,
    memory_reg_2_0_4_1,
    memory_reg_2_0_4_2,
    memory_reg_2_0_7_1,
    memory_reg_3_0_2_2,
    memory_reg_3_0_3_1,
    memory_reg_3_0_7_1,
    I95,
    wb_dat_out,
    memory_reg_3_0_7_2,
    p_1_in0_in);
  output [0:0]p_0_in3_in__0;
  output read_ack_reg_0;
  output memory_reg_1_0_3_0;
  output memory_reg_1_0_2_0;
  output memory_reg_1_0_1_0;
  output memory_reg_1_0_0_0;
  output memory_reg_1_0_4_0;
  output memory_reg_1_0_5_0;
  output memory_reg_1_0_6_0;
  output memory_reg_1_0_7_0;
  output memory_reg_2_0_0_0;
  output memory_reg_2_0_1_0;
  output memory_reg_2_0_2_0;
  output memory_reg_2_0_3_0;
  output memory_reg_2_0_4_0;
  output memory_reg_2_0_5_0;
  output memory_reg_2_0_6_0;
  output memory_reg_2_0_7_0;
  output memory_reg_3_0_0_0;
  output memory_reg_3_0_1_0;
  output memory_reg_3_0_2_0;
  output memory_reg_3_0_3_0;
  output memory_reg_3_0_4_0;
  output memory_reg_3_0_5_0;
  output memory_reg_3_0_6_0;
  output memory_reg_3_0_7_0;
  output \intercon_peripheral_reg[2] ;
  output [7:0]wb_dat_out0_out;
  input state_reg_0;
  input system_clk;
  input reset;
  input read_ack_reg_1;
  input \processor_dat_in_o[11] ;
  input \processor_dat_in_o[11]_0 ;
  input \processor_dat_in_o[11]_1 ;
  input \processor_dat_in_o[11]_2 ;
  input \processor_dat_in_o[11]_3 ;
  input \processor_dat_in_o[10] ;
  input \processor_dat_in_o[10]_0 ;
  input \processor_dat_in_o[9] ;
  input \processor_dat_in_o[9]_0 ;
  input \processor_dat_in_o[8] ;
  input \processor_dat_in_o[8]_0 ;
  input \processor_dat_in_o[12] ;
  input \processor_dat_in_o[12]_0 ;
  input \processor_dat_in_o[13] ;
  input \processor_dat_in_o[13]_0 ;
  input \processor_dat_in_o[14] ;
  input \processor_dat_in_o[14]_0 ;
  input \processor_dat_in_o[15] ;
  input \processor_dat_in_o[15]_0 ;
  input \processor_dat_in_o[16] ;
  input \processor_dat_in_o[16]_0 ;
  input \processor_dat_in_o[17] ;
  input \processor_dat_in_o[17]_0 ;
  input \processor_dat_in_o[18] ;
  input \processor_dat_in_o[18]_0 ;
  input \processor_dat_in_o[19] ;
  input \processor_dat_in_o[19]_0 ;
  input \processor_dat_in_o[20] ;
  input \processor_dat_in_o[20]_0 ;
  input \processor_dat_in_o[21] ;
  input \processor_dat_in_o[21]_0 ;
  input \processor_dat_in_o[22] ;
  input \processor_dat_in_o[22]_0 ;
  input \processor_dat_in_o[23] ;
  input \processor_dat_in_o[23]_0 ;
  input \processor_dat_in_o[24] ;
  input \processor_dat_in_o[24]_0 ;
  input \processor_dat_in_o[25] ;
  input \processor_dat_in_o[25]_0 ;
  input \processor_dat_in_o[26] ;
  input \processor_dat_in_o[26]_0 ;
  input \processor_dat_in_o[27] ;
  input \processor_dat_in_o[27]_0 ;
  input \processor_dat_in_o[28] ;
  input \processor_dat_in_o[28]_0 ;
  input \processor_dat_in_o[29] ;
  input \processor_dat_in_o[29]_0 ;
  input \processor_dat_in_o[30] ;
  input \processor_dat_in_o[30]_0 ;
  input \processor_dat_in_o[31] ;
  input \processor_dat_in_o[31]_0 ;
  input memory_reg_3_0_6_1;
  input memory_reg_3_0_6_2;
  input memory_reg_0_0_0_0;
  input memory_reg_0_0_0_1;
  input [14:0]ADDRARDADDR;
  input [4:0]memory_reg_0_0_4_0;
  input [31:0]p_2_in;
  input [1:0]WEA;
  input [13:0]memory_reg_1_0_1_1;
  input [14:0]memory_reg_3_0_2_1;
  input [14:0]memory_reg_1_0_5_1;
  input [2:0]memory_reg_2_0_3_1;
  input [12:0]memory_reg_1_0_6_1;
  input [1:0]memory_reg_0_0_7_0;
  input [13:0]memory_reg_2_0_6_1;
  input [1:0]memory_reg_2_0_5_1;
  input [0:0]ADDRBWRADDR;
  input [1:0]memory_reg_1_0_2_1;
  input memory_reg_1_0_2_2;
  input memory_reg_1_0_2_3;
  input [1:0]memory_reg_1_0_7_1;
  input [1:0]memory_reg_2_0_2_1;
  input memory_reg_2_0_4_1;
  input memory_reg_2_0_4_2;
  input [1:0]memory_reg_2_0_7_1;
  input [1:0]memory_reg_3_0_2_2;
  input [1:0]memory_reg_3_0_3_1;
  input [1:0]memory_reg_3_0_7_1;
  input I95;
  input wb_dat_out;
  input [9:0]memory_reg_3_0_7_2;
  input [0:0]p_1_in0_in;

  wire [14:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire I95;
  wire [1:0]WEA;
  wire \intercon_peripheral_reg[2] ;
  wire memory_reg_0_0_0_0;
  wire memory_reg_0_0_0_1;
  wire [4:0]memory_reg_0_0_4_0;
  wire [1:0]memory_reg_0_0_7_0;
  wire memory_reg_1_0_0_0;
  wire memory_reg_1_0_0_n_67;
  wire memory_reg_1_0_1_0;
  wire [13:0]memory_reg_1_0_1_1;
  wire memory_reg_1_0_1_n_67;
  wire memory_reg_1_0_2_0;
  wire [1:0]memory_reg_1_0_2_1;
  wire memory_reg_1_0_2_2;
  wire memory_reg_1_0_2_3;
  wire memory_reg_1_0_2_n_67;
  wire memory_reg_1_0_3_0;
  wire memory_reg_1_0_3_n_67;
  wire memory_reg_1_0_4_0;
  wire memory_reg_1_0_4_n_67;
  wire memory_reg_1_0_5_0;
  wire [14:0]memory_reg_1_0_5_1;
  wire memory_reg_1_0_5_n_67;
  wire memory_reg_1_0_6_0;
  wire [12:0]memory_reg_1_0_6_1;
  wire memory_reg_1_0_6_n_67;
  wire memory_reg_1_0_7_0;
  wire [1:0]memory_reg_1_0_7_1;
  wire memory_reg_1_0_7_n_67;
  wire memory_reg_2_0_0_0;
  wire memory_reg_2_0_0_n_67;
  wire memory_reg_2_0_1_0;
  wire memory_reg_2_0_1_n_67;
  wire memory_reg_2_0_2_0;
  wire [1:0]memory_reg_2_0_2_1;
  wire memory_reg_2_0_2_n_67;
  wire memory_reg_2_0_3_0;
  wire [2:0]memory_reg_2_0_3_1;
  wire memory_reg_2_0_3_n_67;
  wire memory_reg_2_0_4_0;
  wire memory_reg_2_0_4_1;
  wire memory_reg_2_0_4_2;
  wire memory_reg_2_0_4_n_67;
  wire memory_reg_2_0_5_0;
  wire [1:0]memory_reg_2_0_5_1;
  wire memory_reg_2_0_5_n_67;
  wire memory_reg_2_0_6_0;
  wire [13:0]memory_reg_2_0_6_1;
  wire memory_reg_2_0_6_n_67;
  wire memory_reg_2_0_7_0;
  wire [1:0]memory_reg_2_0_7_1;
  wire memory_reg_2_0_7_n_67;
  wire memory_reg_3_0_0_0;
  wire memory_reg_3_0_0_n_67;
  wire memory_reg_3_0_1_0;
  wire memory_reg_3_0_1_n_67;
  wire memory_reg_3_0_2_0;
  wire [14:0]memory_reg_3_0_2_1;
  wire [1:0]memory_reg_3_0_2_2;
  wire memory_reg_3_0_2_n_67;
  wire memory_reg_3_0_3_0;
  wire [1:0]memory_reg_3_0_3_1;
  wire memory_reg_3_0_3_n_67;
  wire memory_reg_3_0_4_0;
  wire memory_reg_3_0_4_n_67;
  wire memory_reg_3_0_5_0;
  wire memory_reg_3_0_5_n_67;
  wire memory_reg_3_0_6_0;
  wire memory_reg_3_0_6_1;
  wire memory_reg_3_0_6_2;
  wire memory_reg_3_0_6_n_67;
  wire memory_reg_3_0_7_0;
  wire [1:0]memory_reg_3_0_7_1;
  wire [9:0]memory_reg_3_0_7_2;
  wire memory_reg_3_0_7_n_67;
  wire [0:0]p_0_in3_in__0;
  wire [0:0]p_1_in0_in;
  wire [31:0]p_2_in;
  wire \processor_dat_in_o[10] ;
  wire \processor_dat_in_o[10]_0 ;
  wire \processor_dat_in_o[11] ;
  wire \processor_dat_in_o[11]_0 ;
  wire \processor_dat_in_o[11]_1 ;
  wire \processor_dat_in_o[11]_2 ;
  wire \processor_dat_in_o[11]_3 ;
  wire \processor_dat_in_o[12] ;
  wire \processor_dat_in_o[12]_0 ;
  wire \processor_dat_in_o[13] ;
  wire \processor_dat_in_o[13]_0 ;
  wire \processor_dat_in_o[14] ;
  wire \processor_dat_in_o[14]_0 ;
  wire \processor_dat_in_o[15] ;
  wire \processor_dat_in_o[15]_0 ;
  wire \processor_dat_in_o[16] ;
  wire \processor_dat_in_o[16]_0 ;
  wire \processor_dat_in_o[17] ;
  wire \processor_dat_in_o[17]_0 ;
  wire \processor_dat_in_o[18] ;
  wire \processor_dat_in_o[18]_0 ;
  wire \processor_dat_in_o[19] ;
  wire \processor_dat_in_o[19]_0 ;
  wire \processor_dat_in_o[20] ;
  wire \processor_dat_in_o[20]_0 ;
  wire \processor_dat_in_o[21] ;
  wire \processor_dat_in_o[21]_0 ;
  wire \processor_dat_in_o[22] ;
  wire \processor_dat_in_o[22]_0 ;
  wire \processor_dat_in_o[23] ;
  wire \processor_dat_in_o[23]_0 ;
  wire \processor_dat_in_o[24] ;
  wire \processor_dat_in_o[24]_0 ;
  wire \processor_dat_in_o[25] ;
  wire \processor_dat_in_o[25]_0 ;
  wire \processor_dat_in_o[26] ;
  wire \processor_dat_in_o[26]_0 ;
  wire \processor_dat_in_o[27] ;
  wire \processor_dat_in_o[27]_0 ;
  wire \processor_dat_in_o[28] ;
  wire \processor_dat_in_o[28]_0 ;
  wire \processor_dat_in_o[29] ;
  wire \processor_dat_in_o[29]_0 ;
  wire \processor_dat_in_o[30] ;
  wire \processor_dat_in_o[30]_0 ;
  wire \processor_dat_in_o[31] ;
  wire \processor_dat_in_o[31]_0 ;
  wire \processor_dat_in_o[8] ;
  wire \processor_dat_in_o[8]_0 ;
  wire \processor_dat_in_o[9] ;
  wire \processor_dat_in_o[9]_0 ;
  wire read_ack_reg_0;
  wire read_ack_reg_1;
  wire reset;
  wire state_reg_0;
  wire system_clk;
  wire wb_dat_out;
  wire [7:0]wb_dat_out0_out;
  wire NLW_memory_reg_0_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_1_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_2_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_3_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_0_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:2],memory_reg_0_0_4_0[1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR[14:2],memory_reg_0_0_4_0[1],ADDRARDADDR[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_0_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[0]}),
        .DOPADOP(NLW_memory_reg_0_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_1_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[1]}),
        .DOPADOP(NLW_memory_reg_0_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_2
       (.ADDRARDADDR({1'b1,memory_reg_1_0_1_1[13],ADDRARDADDR[13:1],memory_reg_1_0_1_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_1_1[13],ADDRARDADDR[13:1],memory_reg_1_0_1_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_2_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[2]}),
        .DOPADOP(NLW_memory_reg_0_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_3
       (.ADDRARDADDR({1'b1,memory_reg_3_0_2_1[14],ADDRARDADDR[13:1],memory_reg_3_0_2_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_3_0_2_1[14],memory_reg_1_0_5_1[13:12],ADDRARDADDR[11:1],memory_reg_3_0_2_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_3_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[3]}),
        .DOPADOP(NLW_memory_reg_0_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_4
       (.ADDRARDADDR({1'b1,memory_reg_0_0_4_0[4:2],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1:0]}),
        .ADDRBWRADDR({1'b1,memory_reg_2_0_3_1[2],memory_reg_0_0_4_0[3:2],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_4_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[4]}),
        .DOPADOP(NLW_memory_reg_0_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_5
       (.ADDRARDADDR({1'b1,memory_reg_0_0_4_0[4],memory_reg_1_0_6_1[12:11],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1],memory_reg_1_0_6_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_0_0_4_0[4],memory_reg_1_0_6_1[12:11],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1],memory_reg_1_0_6_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_5_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[5]}),
        .DOPADOP(NLW_memory_reg_0_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_5_SBITERR_UNCONNECTED),
        .WEA({memory_reg_0_0_7_0[0],memory_reg_0_0_7_0[0],memory_reg_0_0_7_0[0],memory_reg_0_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_6
       (.ADDRARDADDR({1'b1,memory_reg_0_0_4_0[4],memory_reg_2_0_6_1[12:11],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1],memory_reg_1_0_6_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_0_0_4_0[4],memory_reg_2_0_6_1[12:11],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1],memory_reg_1_0_6_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_6_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[6]}),
        .DOPADOP(NLW_memory_reg_0_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_6_SBITERR_UNCONNECTED),
        .WEA({memory_reg_0_0_7_0[0],memory_reg_0_0_7_0[0],memory_reg_0_0_7_0[0],memory_reg_0_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0_7
       (.ADDRARDADDR({1'b1,memory_reg_0_0_4_0[4],memory_reg_2_0_6_1[12:11],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1],memory_reg_2_0_5_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_0_0_4_0[4],memory_reg_2_0_6_1[12:11],ADDRARDADDR[11:2],memory_reg_0_0_4_0[1],memory_reg_2_0_5_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_0_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_7_DOBDO_UNCONNECTED[31:1],wb_dat_out0_out[7]}),
        .DOPADOP(NLW_memory_reg_0_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_0_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_7_SBITERR_UNCONNECTED),
        .WEA({memory_reg_0_0_7_0[1],memory_reg_0_0_7_0,memory_reg_0_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:12],memory_reg_2_0_6_1[10:1],ADDRBWRADDR,ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR[14:12],memory_reg_2_0_6_1[10:1],ADDRBWRADDR,ADDRARDADDR[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_0_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_0_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_1_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_0_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_2_1[0],memory_reg_1_0_2_1[0],memory_reg_1_0_2_1[0],memory_reg_1_0_2_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_1
       (.ADDRARDADDR({1'b1,memory_reg_1_0_1_1[13],ADDRARDADDR[13:12],memory_reg_1_0_1_1[10:1],ADDRARDADDR[1],memory_reg_1_0_1_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_1_1[13:1],ADDRARDADDR[1],memory_reg_1_0_1_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_1_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_1_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_0_0_0),
        .ENBWREN(memory_reg_0_0_0_1),
        .INJECTDBITERR(NLW_memory_reg_1_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_1_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_2_1[0],memory_reg_1_0_2_1[0],memory_reg_1_0_2_1[0],memory_reg_1_0_2_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_2
       (.ADDRARDADDR({1'b1,memory_reg_1_0_1_1[13:1],ADDRARDADDR[1],memory_reg_1_0_1_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_1_1[13:1],ADDRARDADDR[1],memory_reg_1_0_1_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_2_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_2_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_1_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_2_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_2_1[1],memory_reg_1_0_2_1,memory_reg_1_0_2_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_3
       (.ADDRARDADDR({1'b1,memory_reg_3_0_2_1[14],memory_reg_1_0_1_1[12:11],memory_reg_3_0_2_1[11:2],memory_reg_2_0_3_1[1],memory_reg_3_0_2_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_3_0_2_1[14],memory_reg_1_0_1_1[12:11],memory_reg_3_0_2_1[11:2],memory_reg_2_0_3_1[1],memory_reg_3_0_2_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_3_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_3_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_1_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_3_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_2_1[1],memory_reg_1_0_2_1[1],memory_reg_1_0_2_1[1],memory_reg_1_0_2_1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_4
       (.ADDRARDADDR({1'b1,memory_reg_0_0_4_0[4:2],memory_reg_3_0_2_1[11:2],memory_reg_1_0_5_1[1],memory_reg_0_0_4_0[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_0_0_4_0[4:2],memory_reg_3_0_2_1[11:2],ADDRBWRADDR,memory_reg_0_0_4_0[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_4_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_4_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_1_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_4_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_2_1[1],memory_reg_1_0_2_1[1],memory_reg_1_0_2_1[1],memory_reg_1_0_2_1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_5
       (.ADDRARDADDR({1'b1,memory_reg_0_0_4_0[4],memory_reg_1_0_6_1[12:1],memory_reg_1_0_5_1[1],memory_reg_1_0_6_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_1_0_6_1[12:11],memory_reg_3_0_2_1[11:2],memory_reg_1_0_5_1[1],memory_reg_1_0_6_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_5_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_5_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_1_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_5_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_7_1[0],memory_reg_1_0_7_1[0],memory_reg_1_0_7_1[0],memory_reg_1_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_6
       (.ADDRARDADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_1_0_6_1[12:1],memory_reg_2_0_5_1}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_1_0_6_1[12:1],memory_reg_2_0_5_1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_6_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_6_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_1_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_6_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_7_1[0],memory_reg_1_0_7_1[0],memory_reg_1_0_7_1[0],memory_reg_1_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_1_0_7
       (.ADDRARDADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_2_0_6_1[12:11],memory_reg_1_0_6_1[10:1],memory_reg_2_0_5_1}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_2_0_6_1[12:11],memory_reg_1_0_6_1[10:1],memory_reg_2_0_5_1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_1_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[15]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_0_7_DOBDO_UNCONNECTED[31:1],memory_reg_1_0_7_n_67}),
        .DOPADOP(NLW_memory_reg_1_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_1_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_0_7_SBITERR_UNCONNECTED),
        .WEA({memory_reg_1_0_7_1[1],memory_reg_1_0_7_1,memory_reg_1_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14],memory_reg_1_0_1_1[12:11],memory_reg_1_0_5_1[11:2],ADDRBWRADDR,ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR[14],memory_reg_1_0_1_1[12:11],memory_reg_1_0_5_1[11:2],ADDRBWRADDR,ADDRARDADDR[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_0_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_0_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_2_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_0_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_2_1[0],memory_reg_2_0_2_1[0],memory_reg_2_0_2_1[0],memory_reg_2_0_2_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_1
       (.ADDRARDADDR({1'b1,memory_reg_1_0_1_1[13:11],memory_reg_1_0_5_1[11:2],memory_reg_2_0_3_1[1],memory_reg_1_0_1_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_1_1[13:11],memory_reg_1_0_5_1[11:2],memory_reg_2_0_3_1[1],memory_reg_1_0_1_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[17]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_1_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_1_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_2_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_1_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_2_1[0],memory_reg_2_0_2_1[0],memory_reg_2_0_2_1[0],memory_reg_2_0_2_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_2
       (.ADDRARDADDR({1'b1,memory_reg_3_0_2_1[14],memory_reg_1_0_1_1[12:11],memory_reg_1_0_5_1[11:2],memory_reg_2_0_3_1[1],memory_reg_0_0_4_0[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_3_0_2_1[14:12],memory_reg_1_0_5_1[11:2],memory_reg_2_0_3_1[1],memory_reg_0_0_4_0[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_2_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_2_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_2_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_2_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_2_1[1],memory_reg_2_0_2_1,memory_reg_2_0_2_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_3
       (.ADDRARDADDR({1'b1,memory_reg_2_0_3_1[2],memory_reg_3_0_2_1[13:12],memory_reg_1_0_5_1[11:2],memory_reg_2_0_3_1[1:0]}),
        .ADDRBWRADDR({1'b1,memory_reg_2_0_3_1[2],memory_reg_3_0_2_1[13:12],memory_reg_1_0_5_1[11:2],memory_reg_2_0_3_1[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[19]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_3_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_3_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_0_2_2),
        .ENBWREN(memory_reg_1_0_2_3),
        .INJECTDBITERR(NLW_memory_reg_2_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_3_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_2_1[1],memory_reg_2_0_2_1[1],memory_reg_2_0_2_1[1],memory_reg_2_0_2_1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_4
       (.ADDRARDADDR({1'b1,memory_reg_1_0_5_1}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_5_1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_4_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_4_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_2_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_4_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_2_1[1],memory_reg_2_0_2_1[1],memory_reg_2_0_2_1[1],memory_reg_2_0_2_1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_5
       (.ADDRARDADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_0_0_4_0[3:2],memory_reg_2_0_6_1[10:1],memory_reg_2_0_5_1[1],memory_reg_1_0_6_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_0_0_4_0[3:2],memory_reg_2_0_6_1[10:1],memory_reg_1_0_5_1[1],memory_reg_1_0_6_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[21]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_5_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_5_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_2_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_5_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_7_1[0],memory_reg_2_0_7_1[0],memory_reg_2_0_7_1[0],memory_reg_2_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_6
       (.ADDRARDADDR({1'b1,memory_reg_1_0_5_1[14],memory_reg_1_0_6_1[12:11],memory_reg_2_0_6_1[10:1],memory_reg_2_0_5_1}),
        .ADDRBWRADDR({1'b1,memory_reg_2_0_6_1[13],memory_reg_1_0_6_1[12:11],memory_reg_2_0_6_1[10:1],memory_reg_2_0_5_1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_6_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_6_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_2_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_6_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_7_1[0],memory_reg_2_0_7_1[0],memory_reg_2_0_7_1[0],memory_reg_2_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_2_0_7
       (.ADDRARDADDR({1'b1,memory_reg_2_0_6_1,memory_reg_3_0_2_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_2_0_6_1,memory_reg_3_0_2_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_2_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[23]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_0_7_DOBDO_UNCONNECTED[31:1],memory_reg_2_0_7_n_67}),
        .DOPADOP(NLW_memory_reg_2_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_2_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_0_7_SBITERR_UNCONNECTED),
        .WEA({memory_reg_2_0_7_1[1],memory_reg_2_0_7_1,memory_reg_2_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14],memory_reg_3_0_2_1[13:12],memory_reg_2_0_6_1[10:1],ADDRBWRADDR,ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR[14],memory_reg_3_0_2_1[13:12],memory_reg_2_0_6_1[10:1],ADDRBWRADDR,ADDRARDADDR[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_0_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_0_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_3_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_0_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_2_2[0],memory_reg_3_0_2_2[0],memory_reg_3_0_2_2[0],memory_reg_3_0_2_2[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_1
       (.ADDRARDADDR({1'b1,memory_reg_1_0_1_1[13],memory_reg_3_0_2_1[13:12],memory_reg_1_0_1_1[10:1],memory_reg_2_0_3_1[1],memory_reg_1_0_1_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_1_0_1_1[13],memory_reg_3_0_2_1[13:12],memory_reg_1_0_1_1[10:1],memory_reg_2_0_3_1[1],memory_reg_1_0_1_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[25]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_1_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_1_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_3_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_1_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_2_2[0],memory_reg_3_0_2_2[0],memory_reg_3_0_2_2[0],memory_reg_3_0_2_2[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_2
       (.ADDRARDADDR({1'b1,memory_reg_3_0_2_1[14:1],memory_reg_0_0_4_0[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_3_0_2_1[14:12],memory_reg_1_0_1_1[10:1],memory_reg_3_0_2_1[1],memory_reg_0_0_4_0[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[26]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_2_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_2_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_3_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_2_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_2_2[1],memory_reg_3_0_2_2,memory_reg_3_0_2_2[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_3
       (.ADDRARDADDR({1'b1,memory_reg_3_0_2_1}),
        .ADDRBWRADDR({1'b1,memory_reg_3_0_2_1[14],memory_reg_3_0_3_1,memory_reg_3_0_2_1[11:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[27]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_3_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_3_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_3_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_3_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_2_2[1],memory_reg_3_0_2_2[1],memory_reg_3_0_2_2[1],memory_reg_3_0_2_2[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_4
       (.ADDRARDADDR({1'b1,memory_reg_2_0_6_1[13],memory_reg_0_0_4_0[3:2],memory_reg_3_0_2_1[11:2],memory_reg_1_0_5_1[1],memory_reg_0_0_4_0[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_2_0_6_1[13],memory_reg_0_0_4_0[3:2],memory_reg_3_0_2_1[11:2],memory_reg_1_0_5_1[1],memory_reg_0_0_4_0[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_4_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_4_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_3_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_4_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_2_2[1],memory_reg_3_0_2_2[1],memory_reg_3_0_2_2[1],memory_reg_3_0_2_2[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_5
       (.ADDRARDADDR({1'b1,memory_reg_2_0_6_1[13],memory_reg_0_0_4_0[3:2],memory_reg_1_0_6_1[10:1],memory_reg_1_0_5_1[1],memory_reg_1_0_6_1[0]}),
        .ADDRBWRADDR({1'b1,memory_reg_2_0_6_1[13],memory_reg_0_0_4_0[3:2],memory_reg_1_0_6_1[10:1],memory_reg_1_0_5_1[1],memory_reg_1_0_6_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[29]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_5_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_5_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_0_4_1),
        .ENBWREN(memory_reg_2_0_4_2),
        .INJECTDBITERR(NLW_memory_reg_3_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_5_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_7_1[0],memory_reg_3_0_7_1[0],memory_reg_3_0_7_1[0],memory_reg_3_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_6
       (.ADDRARDADDR({1'b1,memory_reg_2_0_6_1[13],memory_reg_1_0_6_1[12:1],memory_reg_2_0_5_1}),
        .ADDRBWRADDR({1'b1,memory_reg_2_0_6_1[13],memory_reg_1_0_6_1[12:1],memory_reg_2_0_5_1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[30]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_6_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_6_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(I95),
        .ENBWREN(wb_dat_out),
        .INJECTDBITERR(NLW_memory_reg_3_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_6_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_7_1[0],memory_reg_3_0_7_1[0],memory_reg_3_0_7_1[0],memory_reg_3_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/main_memory/memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_3_0_7
       (.ADDRARDADDR({1'b1,memory_reg_2_0_6_1[13:11],memory_reg_3_0_7_2,memory_reg_2_0_6_1[0],memory_reg_3_0_2_1[0]}),
        .ADDRBWRADDR({1'b1,p_1_in0_in,memory_reg_2_0_6_1[12:11],memory_reg_1_0_6_1[10:1],memory_reg_2_0_5_1[1],memory_reg_3_0_2_1[0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(system_clk),
        .CLKBWRCLK(system_clk),
        .DBITERR(NLW_memory_reg_3_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[31]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_0_7_DOBDO_UNCONNECTED[31:1],memory_reg_3_0_7_n_67}),
        .DOPADOP(NLW_memory_reg_3_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(I95),
        .ENBWREN(wb_dat_out),
        .INJECTDBITERR(NLW_memory_reg_3_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_0_7_SBITERR_UNCONNECTED),
        .WEA({memory_reg_3_0_7_1[1],memory_reg_3_0_7_1,memory_reg_3_0_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hEF)) 
    processor_ack_in_o_INST_0_i_3
       (.I0(memory_reg_3_0_6_1),
        .I1(memory_reg_3_0_6_2),
        .I2(\processor_dat_in_o[11]_0 ),
        .O(\intercon_peripheral_reg[2] ));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[10]_INST_0 
       (.I0(memory_reg_1_0_2_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[10] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[10]_0 ),
        .O(memory_reg_1_0_2_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[11]_INST_0 
       (.I0(memory_reg_1_0_3_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[11]_1 ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[11]_3 ),
        .O(memory_reg_1_0_3_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[12]_INST_0 
       (.I0(memory_reg_1_0_4_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[12] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[12]_0 ),
        .O(memory_reg_1_0_4_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[13]_INST_0 
       (.I0(memory_reg_1_0_5_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[13] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[13]_0 ),
        .O(memory_reg_1_0_5_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[14]_INST_0 
       (.I0(memory_reg_1_0_6_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[14] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[14]_0 ),
        .O(memory_reg_1_0_6_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[15]_INST_0 
       (.I0(memory_reg_1_0_7_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[15] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[15]_0 ),
        .O(memory_reg_1_0_7_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[16]_INST_0 
       (.I0(memory_reg_2_0_0_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[16] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[16]_0 ),
        .O(memory_reg_2_0_0_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[17]_INST_0 
       (.I0(memory_reg_2_0_1_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[17] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[17]_0 ),
        .O(memory_reg_2_0_1_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[18]_INST_0 
       (.I0(memory_reg_2_0_2_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[18] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[18]_0 ),
        .O(memory_reg_2_0_2_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[19]_INST_0 
       (.I0(memory_reg_2_0_3_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[19] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[19]_0 ),
        .O(memory_reg_2_0_3_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[20]_INST_0 
       (.I0(memory_reg_2_0_4_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[20] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[20]_0 ),
        .O(memory_reg_2_0_4_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[21]_INST_0 
       (.I0(memory_reg_2_0_5_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[21] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[21]_0 ),
        .O(memory_reg_2_0_5_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[22]_INST_0 
       (.I0(memory_reg_2_0_6_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[22] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[22]_0 ),
        .O(memory_reg_2_0_6_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[23]_INST_0 
       (.I0(memory_reg_2_0_7_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[23] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[23]_0 ),
        .O(memory_reg_2_0_7_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[24]_INST_0 
       (.I0(memory_reg_3_0_0_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[24] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[24]_0 ),
        .O(memory_reg_3_0_0_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[25]_INST_0 
       (.I0(memory_reg_3_0_1_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[25] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[25]_0 ),
        .O(memory_reg_3_0_1_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[26]_INST_0 
       (.I0(memory_reg_3_0_2_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[26] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[26]_0 ),
        .O(memory_reg_3_0_2_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[27]_INST_0 
       (.I0(memory_reg_3_0_3_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[27] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[27]_0 ),
        .O(memory_reg_3_0_3_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[28]_INST_0 
       (.I0(memory_reg_3_0_4_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[28] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[28]_0 ),
        .O(memory_reg_3_0_4_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[29]_INST_0 
       (.I0(memory_reg_3_0_5_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[29] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[29]_0 ),
        .O(memory_reg_3_0_5_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[30]_INST_0 
       (.I0(memory_reg_3_0_6_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[30] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[30]_0 ),
        .O(memory_reg_3_0_6_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[31]_INST_0 
       (.I0(memory_reg_3_0_7_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[31] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[31]_0 ),
        .O(memory_reg_3_0_7_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[8]_INST_0 
       (.I0(memory_reg_1_0_0_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(memory_reg_1_0_0_0));
  LUT6 #(
    .INIT(64'h0F0F2F200F002F20)) 
    \processor_dat_in_o[9]_INST_0 
       (.I0(memory_reg_1_0_1_n_67),
        .I1(\processor_dat_in_o[11] ),
        .I2(\processor_dat_in_o[11]_0 ),
        .I3(\processor_dat_in_o[9] ),
        .I4(\processor_dat_in_o[11]_2 ),
        .I5(\processor_dat_in_o[9]_0 ),
        .O(memory_reg_1_0_1_0));
  FDRE read_ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(read_ack_reg_1),
        .Q(read_ack_reg_0),
        .R(reset));
  FDRE state_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(state_reg_0),
        .Q(p_0_in3_in__0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_reset
   (slow_reset_reg_0,
    slow_reset_reg_1,
    cache_hit_reg,
    \wb_state_reg[0] ,
    \wb_state_reg[0]_0 ,
    E,
    reset,
    clk,
    system_clk,
    p_2_in,
    cache_hit,
    locked,
    reset_n,
    \wb_dat_out_reg[7] ,
    \wb_dat_out_reg[7]_0 ,
    \rx_sample_value_reg[3] );
  output [0:0]slow_reset_reg_0;
  output slow_reset_reg_1;
  output cache_hit_reg;
  output \wb_state_reg[0] ;
  output \wb_state_reg[0]_0 ;
  output [0:0]E;
  output reset;
  input clk;
  input system_clk;
  input p_2_in;
  input cache_hit;
  input locked;
  input reset_n;
  input \wb_dat_out_reg[7] ;
  input \wb_dat_out_reg[7]_0 ;
  input \rx_sample_value_reg[3] ;

  wire [0:0]E;
  wire cache_hit;
  wire cache_hit_reg;
  wire clk;
  wire counter;
  wire fast_reset_i_1_n_0;
  wire fast_reset_reg_n_0;
  wire locked;
  wire p_2_in;
  wire reset;
  wire reset_n;
  wire \rx_sample_value_reg[3] ;
  wire slow_reset;
  wire slow_reset_i_1_n_0;
  wire [0:0]slow_reset_reg_0;
  wire slow_reset_reg_1;
  wire system_clk;
  wire \wb_dat_out_reg[7] ;
  wire \wb_dat_out_reg[7]_0 ;
  wire \wb_state_reg[0] ;
  wire \wb_state_reg[0]_0 ;

  FDRE \counter_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(fast_reset_reg_n_0),
        .Q(counter),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr_addr_out[11]_i_1 
       (.I0(slow_reset),
        .I1(fast_reset_reg_n_0),
        .O(slow_reset_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr_addr_out[11]_i_2 
       (.I0(slow_reset_reg_1),
        .I1(p_2_in),
        .O(slow_reset_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    fast_reset_i_1
       (.I0(fast_reset_reg_n_0),
        .I1(slow_reset),
        .I2(locked),
        .I3(reset_n),
        .O(fast_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fast_reset_reg
       (.C(clk),
        .CE(1'b1),
        .D(fast_reset_i_1_n_0),
        .Q(fast_reset_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_sample_value[3]_i_1 
       (.I0(slow_reset_reg_1),
        .I1(\rx_sample_value_reg[3] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    slow_reset_i_1
       (.I0(slow_reset),
        .I1(counter),
        .I2(fast_reset_reg_n_0),
        .O(slow_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    slow_reset_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(slow_reset_i_1_n_0),
        .Q(slow_reset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    txd_i_1
       (.I0(fast_reset_reg_n_0),
        .I1(slow_reset),
        .O(reset));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_dat_out[7]_i_3 
       (.I0(slow_reset_reg_1),
        .I1(\wb_dat_out_reg[7] ),
        .O(\wb_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_dat_out[7]_i_3__0 
       (.I0(slow_reset_reg_1),
        .I1(\wb_dat_out_reg[7]_0 ),
        .O(\wb_state_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wb_outputs[cyc]_i_3 
       (.I0(slow_reset_reg_1),
        .I1(cache_hit),
        .O(cache_hit_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_timer
   (counter_reg,
    plusOp_0,
    ack,
    ctrl_run,
    \counter_reg[30]_0 ,
    \counter_reg[30]_1 ,
    Q,
    \wb_dat_out_reg[31]_0 ,
    reset,
    \counter_reg[0]_0 ,
    O,
    system_clk,
    \counter_reg[7]_0 ,
    \counter_reg[11]_0 ,
    \counter_reg[15]_0 ,
    \counter_reg[19]_0 ,
    \counter_reg[23]_0 ,
    \counter_reg[27]_0 ,
    \counter_reg[31]_0 ,
    ack_reg_0,
    ctrl_run_reg_0,
    \wb_dat_out_reg[0]_0 ,
    \wb_dat_out_reg[0]_1 ,
    \wb_dat_out_reg[0]_2 ,
    E,
    D,
    \wb_dat_out_reg[31]_1 ,
    \wb_dat_out_reg[31]_2 );
  output [31:0]counter_reg;
  output [30:0]plusOp_0;
  output ack;
  output ctrl_run;
  output [0:0]\counter_reg[30]_0 ;
  output [0:0]\counter_reg[30]_1 ;
  output [30:0]Q;
  output [31:0]\wb_dat_out_reg[31]_0 ;
  input reset;
  input \counter_reg[0]_0 ;
  input [3:0]O;
  input system_clk;
  input [3:0]\counter_reg[7]_0 ;
  input [3:0]\counter_reg[11]_0 ;
  input [3:0]\counter_reg[15]_0 ;
  input [3:0]\counter_reg[19]_0 ;
  input [3:0]\counter_reg[23]_0 ;
  input [3:0]\counter_reg[27]_0 ;
  input [3:0]\counter_reg[31]_0 ;
  input ack_reg_0;
  input ctrl_run_reg_0;
  input \wb_dat_out_reg[0]_0 ;
  input \wb_dat_out_reg[0]_1 ;
  input \wb_dat_out_reg[0]_2 ;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\wb_dat_out_reg[31]_1 ;
  input [30:0]\wb_dat_out_reg[31]_2 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [30:0]Q;
  wire ack;
  wire ack_reg_0;
  wire \compare_reg_n_0_[0] ;
  wire \counter[0]_i_11_n_0 ;
  wire \counter[0]_i_12_n_0 ;
  wire \counter[0]_i_13_n_0 ;
  wire \counter[0]_i_20_n_0 ;
  wire \counter[0]_i_21_n_0 ;
  wire \counter[0]_i_22_n_0 ;
  wire \counter[0]_i_23_n_0 ;
  wire \counter[0]_i_24_n_0 ;
  wire \counter[0]_i_25_n_0 ;
  wire \counter[0]_i_26_n_0 ;
  wire \counter[0]_i_27_n_0 ;
  wire [31:0]counter_reg;
  wire \counter_reg[0]_0 ;
  wire \counter_reg[0]_i_10_n_0 ;
  wire \counter_reg[0]_i_10_n_1 ;
  wire \counter_reg[0]_i_10_n_2 ;
  wire \counter_reg[0]_i_10_n_3 ;
  wire \counter_reg[0]_i_19_n_0 ;
  wire \counter_reg[0]_i_19_n_1 ;
  wire \counter_reg[0]_i_19_n_2 ;
  wire \counter_reg[0]_i_19_n_3 ;
  wire \counter_reg[0]_i_4_n_2 ;
  wire \counter_reg[0]_i_4_n_3 ;
  wire [3:0]\counter_reg[11]_0 ;
  wire [3:0]\counter_reg[15]_0 ;
  wire [3:0]\counter_reg[19]_0 ;
  wire [3:0]\counter_reg[23]_0 ;
  wire [3:0]\counter_reg[27]_0 ;
  wire [0:0]\counter_reg[30]_0 ;
  wire [0:0]\counter_reg[30]_1 ;
  wire [3:0]\counter_reg[31]_0 ;
  wire [3:0]\counter_reg[7]_0 ;
  wire ctrl_run;
  wire ctrl_run_reg_0;
  wire \exception_context_out[cause][4]_i_17_n_0 ;
  wire \exception_context_out[cause][4]_i_18_n_0 ;
  wire \exception_context_out[cause][4]_i_19_n_0 ;
  wire \exception_context_out[cause][4]_i_26_n_0 ;
  wire \exception_context_out[cause][4]_i_27_n_0 ;
  wire \exception_context_out[cause][4]_i_28_n_0 ;
  wire \exception_context_out[cause][4]_i_29_n_0 ;
  wire \exception_context_out[cause][4]_i_34_n_0 ;
  wire \exception_context_out[cause][4]_i_35_n_0 ;
  wire \exception_context_out[cause][4]_i_36_n_0 ;
  wire \exception_context_out[cause][4]_i_37_n_0 ;
  wire \exception_context_out_reg[cause][4]_i_11_n_2 ;
  wire \exception_context_out_reg[cause][4]_i_11_n_3 ;
  wire \exception_context_out_reg[cause][4]_i_16_n_0 ;
  wire \exception_context_out_reg[cause][4]_i_16_n_1 ;
  wire \exception_context_out_reg[cause][4]_i_16_n_2 ;
  wire \exception_context_out_reg[cause][4]_i_16_n_3 ;
  wire \exception_context_out_reg[cause][4]_i_25_n_0 ;
  wire \exception_context_out_reg[cause][4]_i_25_n_1 ;
  wire \exception_context_out_reg[cause][4]_i_25_n_2 ;
  wire \exception_context_out_reg[cause][4]_i_25_n_3 ;
  wire [30:0]plusOp_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire reset;
  wire system_clk;
  wire \wb_dat_out[0]_i_1__3_n_0 ;
  wire \wb_dat_out_reg[0]_0 ;
  wire \wb_dat_out_reg[0]_1 ;
  wire \wb_dat_out_reg[0]_2 ;
  wire [31:0]\wb_dat_out_reg[31]_0 ;
  wire [0:0]\wb_dat_out_reg[31]_1 ;
  wire [30:0]\wb_dat_out_reg[31]_2 ;
  wire [3:0]\NLW_counter_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_exception_context_out_reg[cause][4]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_exception_context_out_reg[cause][4]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_exception_context_out_reg[cause][4]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_exception_context_out_reg[cause][4]_i_25_O_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  FDRE ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ack_reg_0),
        .Q(ack),
        .R(reset));
  FDSE \compare_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(D[0]),
        .Q(\compare_reg_n_0_[0] ),
        .S(reset));
  FDSE \compare_reg[10] 
       (.C(system_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[9]),
        .S(reset));
  FDSE \compare_reg[11] 
       (.C(system_clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[10]),
        .S(reset));
  FDSE \compare_reg[12] 
       (.C(system_clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[11]),
        .S(reset));
  FDSE \compare_reg[13] 
       (.C(system_clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[12]),
        .S(reset));
  FDSE \compare_reg[14] 
       (.C(system_clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[13]),
        .S(reset));
  FDSE \compare_reg[15] 
       (.C(system_clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[14]),
        .S(reset));
  FDSE \compare_reg[16] 
       (.C(system_clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[15]),
        .S(reset));
  FDSE \compare_reg[17] 
       (.C(system_clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[16]),
        .S(reset));
  FDSE \compare_reg[18] 
       (.C(system_clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[17]),
        .S(reset));
  FDSE \compare_reg[19] 
       (.C(system_clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[18]),
        .S(reset));
  FDSE \compare_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[0]),
        .S(reset));
  FDSE \compare_reg[20] 
       (.C(system_clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[19]),
        .S(reset));
  FDSE \compare_reg[21] 
       (.C(system_clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[20]),
        .S(reset));
  FDSE \compare_reg[22] 
       (.C(system_clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[21]),
        .S(reset));
  FDSE \compare_reg[23] 
       (.C(system_clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[22]),
        .S(reset));
  FDSE \compare_reg[24] 
       (.C(system_clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[23]),
        .S(reset));
  FDSE \compare_reg[25] 
       (.C(system_clk),
        .CE(E),
        .D(D[25]),
        .Q(Q[24]),
        .S(reset));
  FDSE \compare_reg[26] 
       (.C(system_clk),
        .CE(E),
        .D(D[26]),
        .Q(Q[25]),
        .S(reset));
  FDSE \compare_reg[27] 
       (.C(system_clk),
        .CE(E),
        .D(D[27]),
        .Q(Q[26]),
        .S(reset));
  FDSE \compare_reg[28] 
       (.C(system_clk),
        .CE(E),
        .D(D[28]),
        .Q(Q[27]),
        .S(reset));
  FDSE \compare_reg[29] 
       (.C(system_clk),
        .CE(E),
        .D(D[29]),
        .Q(Q[28]),
        .S(reset));
  FDSE \compare_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[1]),
        .S(reset));
  FDSE \compare_reg[30] 
       (.C(system_clk),
        .CE(E),
        .D(D[30]),
        .Q(Q[29]),
        .S(reset));
  FDSE \compare_reg[31] 
       (.C(system_clk),
        .CE(E),
        .D(D[31]),
        .Q(Q[30]),
        .S(reset));
  FDSE \compare_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[2]),
        .S(reset));
  FDSE \compare_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[3]),
        .S(reset));
  FDSE \compare_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[4]),
        .S(reset));
  FDSE \compare_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[5]),
        .S(reset));
  FDSE \compare_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[6]),
        .S(reset));
  FDSE \compare_reg[8] 
       (.C(system_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[7]),
        .S(reset));
  FDSE \compare_reg[9] 
       (.C(system_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[8]),
        .S(reset));
  LUT4 #(
    .INIT(16'h9009)) 
    \counter[0]_i_11 
       (.I0(counter_reg[30]),
        .I1(Q[29]),
        .I2(Q[30]),
        .I3(counter_reg[31]),
        .O(\counter[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_12 
       (.I0(counter_reg[27]),
        .I1(Q[26]),
        .I2(Q[28]),
        .I3(counter_reg[29]),
        .I4(Q[27]),
        .I5(counter_reg[28]),
        .O(\counter[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_13 
       (.I0(counter_reg[25]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(counter_reg[26]),
        .I4(Q[23]),
        .I5(counter_reg[24]),
        .O(\counter[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_20 
       (.I0(counter_reg[22]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(counter_reg[23]),
        .I4(Q[20]),
        .I5(counter_reg[21]),
        .O(\counter[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_21 
       (.I0(counter_reg[19]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(counter_reg[20]),
        .I4(Q[17]),
        .I5(counter_reg[18]),
        .O(\counter[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_22 
       (.I0(counter_reg[15]),
        .I1(Q[14]),
        .I2(Q[16]),
        .I3(counter_reg[17]),
        .I4(Q[15]),
        .I5(counter_reg[16]),
        .O(\counter[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_23 
       (.I0(counter_reg[12]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(counter_reg[14]),
        .I4(Q[12]),
        .I5(counter_reg[13]),
        .O(\counter[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_24 
       (.I0(counter_reg[10]),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(counter_reg[11]),
        .I4(Q[8]),
        .I5(counter_reg[9]),
        .O(\counter[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_25 
       (.I0(counter_reg[7]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(counter_reg[8]),
        .I4(Q[5]),
        .I5(counter_reg[6]),
        .O(\counter[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_26 
       (.I0(counter_reg[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(counter_reg[5]),
        .I4(Q[3]),
        .I5(counter_reg[4]),
        .O(\counter[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_27 
       (.I0(Q[1]),
        .I1(counter_reg[2]),
        .I2(Q[0]),
        .I3(counter_reg[1]),
        .I4(\compare_reg_n_0_[0] ),
        .I5(counter_reg[0]),
        .O(\counter[0]_i_27_n_0 ));
  FDRE \counter_reg[0] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(O[0]),
        .Q(counter_reg[0]),
        .R(reset));
  CARRY4 \counter_reg[0]_i_10 
       (.CI(\counter_reg[0]_i_19_n_0 ),
        .CO({\counter_reg[0]_i_10_n_0 ,\counter_reg[0]_i_10_n_1 ,\counter_reg[0]_i_10_n_2 ,\counter_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_counter_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\counter[0]_i_20_n_0 ,\counter[0]_i_21_n_0 ,\counter[0]_i_22_n_0 ,\counter[0]_i_23_n_0 }));
  CARRY4 \counter_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_19_n_0 ,\counter_reg[0]_i_19_n_1 ,\counter_reg[0]_i_19_n_2 ,\counter_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_counter_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\counter[0]_i_24_n_0 ,\counter[0]_i_25_n_0 ,\counter[0]_i_26_n_0 ,\counter[0]_i_27_n_0 }));
  CARRY4 \counter_reg[0]_i_4 
       (.CI(\counter_reg[0]_i_10_n_0 ),
        .CO({\NLW_counter_reg[0]_i_4_CO_UNCONNECTED [3],\counter_reg[30]_0 ,\counter_reg[0]_i_4_n_2 ,\counter_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_counter_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\counter[0]_i_11_n_0 ,\counter[0]_i_12_n_0 ,\counter[0]_i_13_n_0 }));
  FDRE \counter_reg[10] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[11]_0 [2]),
        .Q(counter_reg[10]),
        .R(reset));
  FDRE \counter_reg[11] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[11]_0 [3]),
        .Q(counter_reg[11]),
        .R(reset));
  FDRE \counter_reg[12] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[15]_0 [0]),
        .Q(counter_reg[12]),
        .R(reset));
  FDRE \counter_reg[13] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[15]_0 [1]),
        .Q(counter_reg[13]),
        .R(reset));
  FDRE \counter_reg[14] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[15]_0 [2]),
        .Q(counter_reg[14]),
        .R(reset));
  FDRE \counter_reg[15] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[15]_0 [3]),
        .Q(counter_reg[15]),
        .R(reset));
  FDRE \counter_reg[16] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[19]_0 [0]),
        .Q(counter_reg[16]),
        .R(reset));
  FDRE \counter_reg[17] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[19]_0 [1]),
        .Q(counter_reg[17]),
        .R(reset));
  FDRE \counter_reg[18] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[19]_0 [2]),
        .Q(counter_reg[18]),
        .R(reset));
  FDRE \counter_reg[19] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[19]_0 [3]),
        .Q(counter_reg[19]),
        .R(reset));
  FDRE \counter_reg[1] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(O[1]),
        .Q(counter_reg[1]),
        .R(reset));
  FDRE \counter_reg[20] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[23]_0 [0]),
        .Q(counter_reg[20]),
        .R(reset));
  FDRE \counter_reg[21] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[23]_0 [1]),
        .Q(counter_reg[21]),
        .R(reset));
  FDRE \counter_reg[22] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[23]_0 [2]),
        .Q(counter_reg[22]),
        .R(reset));
  FDRE \counter_reg[23] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[23]_0 [3]),
        .Q(counter_reg[23]),
        .R(reset));
  FDRE \counter_reg[24] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[27]_0 [0]),
        .Q(counter_reg[24]),
        .R(reset));
  FDRE \counter_reg[25] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[27]_0 [1]),
        .Q(counter_reg[25]),
        .R(reset));
  FDRE \counter_reg[26] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[27]_0 [2]),
        .Q(counter_reg[26]),
        .R(reset));
  FDRE \counter_reg[27] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[27]_0 [3]),
        .Q(counter_reg[27]),
        .R(reset));
  FDRE \counter_reg[28] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[31]_0 [0]),
        .Q(counter_reg[28]),
        .R(reset));
  FDRE \counter_reg[29] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[31]_0 [1]),
        .Q(counter_reg[29]),
        .R(reset));
  FDRE \counter_reg[2] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(O[2]),
        .Q(counter_reg[2]),
        .R(reset));
  FDRE \counter_reg[30] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[31]_0 [2]),
        .Q(counter_reg[30]),
        .R(reset));
  FDRE \counter_reg[31] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[31]_0 [3]),
        .Q(counter_reg[31]),
        .R(reset));
  FDRE \counter_reg[3] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(O[3]),
        .Q(counter_reg[3]),
        .R(reset));
  FDRE \counter_reg[4] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[7]_0 [0]),
        .Q(counter_reg[4]),
        .R(reset));
  FDRE \counter_reg[5] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[7]_0 [1]),
        .Q(counter_reg[5]),
        .R(reset));
  FDRE \counter_reg[6] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[7]_0 [2]),
        .Q(counter_reg[6]),
        .R(reset));
  FDRE \counter_reg[7] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[7]_0 [3]),
        .Q(counter_reg[7]),
        .R(reset));
  FDRE \counter_reg[8] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[11]_0 [0]),
        .Q(counter_reg[8]),
        .R(reset));
  FDRE \counter_reg[9] 
       (.C(system_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[11]_0 [1]),
        .Q(counter_reg[9]),
        .R(reset));
  FDRE ctrl_run_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ctrl_run_reg_0),
        .Q(ctrl_run),
        .R(reset));
  LUT4 #(
    .INIT(16'h9009)) 
    \exception_context_out[cause][4]_i_17 
       (.I0(counter_reg[30]),
        .I1(Q[29]),
        .I2(Q[30]),
        .I3(counter_reg[31]),
        .O(\exception_context_out[cause][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_18 
       (.I0(counter_reg[27]),
        .I1(Q[26]),
        .I2(Q[28]),
        .I3(counter_reg[29]),
        .I4(Q[27]),
        .I5(counter_reg[28]),
        .O(\exception_context_out[cause][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_19 
       (.I0(counter_reg[25]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(counter_reg[26]),
        .I4(Q[23]),
        .I5(counter_reg[24]),
        .O(\exception_context_out[cause][4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_26 
       (.I0(counter_reg[22]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(counter_reg[23]),
        .I4(Q[20]),
        .I5(counter_reg[21]),
        .O(\exception_context_out[cause][4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_27 
       (.I0(counter_reg[19]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(counter_reg[20]),
        .I4(Q[17]),
        .I5(counter_reg[18]),
        .O(\exception_context_out[cause][4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_28 
       (.I0(counter_reg[15]),
        .I1(Q[14]),
        .I2(Q[16]),
        .I3(counter_reg[17]),
        .I4(Q[15]),
        .I5(counter_reg[16]),
        .O(\exception_context_out[cause][4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_29 
       (.I0(counter_reg[12]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(counter_reg[14]),
        .I4(Q[12]),
        .I5(counter_reg[13]),
        .O(\exception_context_out[cause][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_34 
       (.I0(counter_reg[10]),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(counter_reg[11]),
        .I4(Q[8]),
        .I5(counter_reg[9]),
        .O(\exception_context_out[cause][4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_35 
       (.I0(counter_reg[7]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(counter_reg[8]),
        .I4(Q[5]),
        .I5(counter_reg[6]),
        .O(\exception_context_out[cause][4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_36 
       (.I0(counter_reg[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(counter_reg[5]),
        .I4(Q[3]),
        .I5(counter_reg[4]),
        .O(\exception_context_out[cause][4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_37 
       (.I0(Q[1]),
        .I1(counter_reg[2]),
        .I2(Q[0]),
        .I3(counter_reg[1]),
        .I4(\compare_reg_n_0_[0] ),
        .I5(counter_reg[0]),
        .O(\exception_context_out[cause][4]_i_37_n_0 ));
  CARRY4 \exception_context_out_reg[cause][4]_i_11 
       (.CI(\exception_context_out_reg[cause][4]_i_16_n_0 ),
        .CO({\NLW_exception_context_out_reg[cause][4]_i_11_CO_UNCONNECTED [3],\counter_reg[30]_1 ,\exception_context_out_reg[cause][4]_i_11_n_2 ,\exception_context_out_reg[cause][4]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exception_context_out_reg[cause][4]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,\exception_context_out[cause][4]_i_17_n_0 ,\exception_context_out[cause][4]_i_18_n_0 ,\exception_context_out[cause][4]_i_19_n_0 }));
  CARRY4 \exception_context_out_reg[cause][4]_i_16 
       (.CI(\exception_context_out_reg[cause][4]_i_25_n_0 ),
        .CO({\exception_context_out_reg[cause][4]_i_16_n_0 ,\exception_context_out_reg[cause][4]_i_16_n_1 ,\exception_context_out_reg[cause][4]_i_16_n_2 ,\exception_context_out_reg[cause][4]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exception_context_out_reg[cause][4]_i_16_O_UNCONNECTED [3:0]),
        .S({\exception_context_out[cause][4]_i_26_n_0 ,\exception_context_out[cause][4]_i_27_n_0 ,\exception_context_out[cause][4]_i_28_n_0 ,\exception_context_out[cause][4]_i_29_n_0 }));
  CARRY4 \exception_context_out_reg[cause][4]_i_25 
       (.CI(1'b0),
        .CO({\exception_context_out_reg[cause][4]_i_25_n_0 ,\exception_context_out_reg[cause][4]_i_25_n_1 ,\exception_context_out_reg[cause][4]_i_25_n_2 ,\exception_context_out_reg[cause][4]_i_25_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exception_context_out_reg[cause][4]_i_25_O_UNCONNECTED [3:0]),
        .S({\exception_context_out[cause][4]_i_34_n_0 ,\exception_context_out[cause][4]_i_35_n_0 ,\exception_context_out[cause][4]_i_36_n_0 ,\exception_context_out[cause][4]_i_37_n_0 }));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[3:0]),
        .S(counter_reg[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[7:4]),
        .S(counter_reg[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[11:8]),
        .S(counter_reg[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[15:12]),
        .S(counter_reg[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[19:16]),
        .S(counter_reg[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[23:20]),
        .S(counter_reg[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[27:24]),
        .S(counter_reg[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({NLW_plusOp_carry__6_CO_UNCONNECTED[3:2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp_0[30:28]}),
        .S({1'b0,counter_reg[31:29]}));
  LUT6 #(
    .INIT(64'h000F0A0C00000A0C)) 
    \wb_dat_out[0]_i_1__3 
       (.I0(counter_reg[0]),
        .I1(ctrl_run),
        .I2(\wb_dat_out_reg[0]_0 ),
        .I3(\wb_dat_out_reg[0]_1 ),
        .I4(\wb_dat_out_reg[0]_2 ),
        .I5(\compare_reg_n_0_[0] ),
        .O(\wb_dat_out[0]_i_1__3_n_0 ));
  FDRE \wb_dat_out_reg[0] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out[0]_i_1__3_n_0 ),
        .Q(\wb_dat_out_reg[31]_0 [0]),
        .R(reset));
  FDRE \wb_dat_out_reg[10] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [9]),
        .Q(\wb_dat_out_reg[31]_0 [10]),
        .R(reset));
  FDRE \wb_dat_out_reg[11] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [10]),
        .Q(\wb_dat_out_reg[31]_0 [11]),
        .R(reset));
  FDRE \wb_dat_out_reg[12] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [11]),
        .Q(\wb_dat_out_reg[31]_0 [12]),
        .R(reset));
  FDRE \wb_dat_out_reg[13] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [12]),
        .Q(\wb_dat_out_reg[31]_0 [13]),
        .R(reset));
  FDRE \wb_dat_out_reg[14] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [13]),
        .Q(\wb_dat_out_reg[31]_0 [14]),
        .R(reset));
  FDRE \wb_dat_out_reg[15] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [14]),
        .Q(\wb_dat_out_reg[31]_0 [15]),
        .R(reset));
  FDRE \wb_dat_out_reg[16] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [15]),
        .Q(\wb_dat_out_reg[31]_0 [16]),
        .R(reset));
  FDRE \wb_dat_out_reg[17] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [16]),
        .Q(\wb_dat_out_reg[31]_0 [17]),
        .R(reset));
  FDRE \wb_dat_out_reg[18] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [17]),
        .Q(\wb_dat_out_reg[31]_0 [18]),
        .R(reset));
  FDRE \wb_dat_out_reg[19] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [18]),
        .Q(\wb_dat_out_reg[31]_0 [19]),
        .R(reset));
  FDRE \wb_dat_out_reg[1] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [0]),
        .Q(\wb_dat_out_reg[31]_0 [1]),
        .R(reset));
  FDRE \wb_dat_out_reg[20] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [19]),
        .Q(\wb_dat_out_reg[31]_0 [20]),
        .R(reset));
  FDRE \wb_dat_out_reg[21] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [20]),
        .Q(\wb_dat_out_reg[31]_0 [21]),
        .R(reset));
  FDRE \wb_dat_out_reg[22] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [21]),
        .Q(\wb_dat_out_reg[31]_0 [22]),
        .R(reset));
  FDRE \wb_dat_out_reg[23] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [22]),
        .Q(\wb_dat_out_reg[31]_0 [23]),
        .R(reset));
  FDRE \wb_dat_out_reg[24] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [23]),
        .Q(\wb_dat_out_reg[31]_0 [24]),
        .R(reset));
  FDRE \wb_dat_out_reg[25] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [24]),
        .Q(\wb_dat_out_reg[31]_0 [25]),
        .R(reset));
  FDRE \wb_dat_out_reg[26] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [25]),
        .Q(\wb_dat_out_reg[31]_0 [26]),
        .R(reset));
  FDRE \wb_dat_out_reg[27] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [26]),
        .Q(\wb_dat_out_reg[31]_0 [27]),
        .R(reset));
  FDRE \wb_dat_out_reg[28] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [27]),
        .Q(\wb_dat_out_reg[31]_0 [28]),
        .R(reset));
  FDRE \wb_dat_out_reg[29] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [28]),
        .Q(\wb_dat_out_reg[31]_0 [29]),
        .R(reset));
  FDRE \wb_dat_out_reg[2] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [1]),
        .Q(\wb_dat_out_reg[31]_0 [2]),
        .R(reset));
  FDRE \wb_dat_out_reg[30] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [29]),
        .Q(\wb_dat_out_reg[31]_0 [30]),
        .R(reset));
  FDRE \wb_dat_out_reg[31] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [30]),
        .Q(\wb_dat_out_reg[31]_0 [31]),
        .R(reset));
  FDRE \wb_dat_out_reg[3] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [2]),
        .Q(\wb_dat_out_reg[31]_0 [3]),
        .R(reset));
  FDRE \wb_dat_out_reg[4] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [3]),
        .Q(\wb_dat_out_reg[31]_0 [4]),
        .R(reset));
  FDRE \wb_dat_out_reg[5] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [4]),
        .Q(\wb_dat_out_reg[31]_0 [5]),
        .R(reset));
  FDRE \wb_dat_out_reg[6] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [5]),
        .Q(\wb_dat_out_reg[31]_0 [6]),
        .R(reset));
  FDRE \wb_dat_out_reg[7] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [6]),
        .Q(\wb_dat_out_reg[31]_0 [7]),
        .R(reset));
  FDRE \wb_dat_out_reg[8] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [7]),
        .Q(\wb_dat_out_reg[31]_0 [8]),
        .R(reset));
  FDRE \wb_dat_out_reg[9] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [8]),
        .Q(\wb_dat_out_reg[31]_0 [9]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "pp_soc_timer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_timer_0
   (counter_reg,
    \counter_reg[0]_0 ,
    \counter_reg[8]_0 ,
    \counter_reg[12]_0 ,
    \counter_reg[16]_0 ,
    \counter_reg[20]_0 ,
    \counter_reg[24]_0 ,
    \counter_reg[28]_0 ,
    \counter_reg[31]_0 ,
    ack_reg_0,
    ctrl_run_reg_0,
    \counter_reg[30]_0 ,
    CO,
    \intercon_peripheral_reg[0] ,
    \intercon_peripheral_reg[0]_0 ,
    \intercon_peripheral_reg[0]_1 ,
    \intercon_peripheral_reg[0]_2 ,
    \intercon_peripheral_reg[0]_3 ,
    \intercon_peripheral_reg[0]_4 ,
    \intercon_peripheral_reg[0]_5 ,
    \intercon_peripheral_reg[0]_6 ,
    \wb_dat_out_reg[8]_0 ,
    \wb_dat_out_reg[9]_0 ,
    \wb_dat_out_reg[10]_0 ,
    \wb_dat_out_reg[11]_0 ,
    \wb_dat_out_reg[12]_0 ,
    \wb_dat_out_reg[13]_0 ,
    \wb_dat_out_reg[14]_0 ,
    \wb_dat_out_reg[15]_0 ,
    \wb_dat_out_reg[16]_0 ,
    \wb_dat_out_reg[17]_0 ,
    \wb_dat_out_reg[18]_0 ,
    \wb_dat_out_reg[19]_0 ,
    \wb_dat_out_reg[20]_0 ,
    \wb_dat_out_reg[21]_0 ,
    \wb_dat_out_reg[22]_0 ,
    \wb_dat_out_reg[23]_0 ,
    \wb_dat_out_reg[24]_0 ,
    \wb_dat_out_reg[25]_0 ,
    \wb_dat_out_reg[26]_0 ,
    \wb_dat_out_reg[27]_0 ,
    \wb_dat_out_reg[28]_0 ,
    \wb_dat_out_reg[29]_0 ,
    \wb_dat_out_reg[30]_0 ,
    \wb_dat_out_reg[31]_0 ,
    \intercon_peripheral_reg[1] ,
    \compare_reg[31]_0 ,
    reset,
    sel,
    \counter_reg[3]_0 ,
    system_clk,
    \counter_reg[7]_0 ,
    \counter_reg[11]_0 ,
    \counter_reg[15]_0 ,
    \counter_reg[19]_0 ,
    \counter_reg[23]_0 ,
    \counter_reg[27]_0 ,
    \counter_reg[31]_1 ,
    ack_reg_1,
    ctrl_run_reg_1,
    \processor_dat_in_o[0] ,
    wb_dat_out0_out,
    \processor_dat_in_o[0]_0 ,
    \processor_dat_in_o[0]_1 ,
    \processor_dat_in_o[0]_2 ,
    \processor_dat_in_o[1] ,
    \processor_dat_in_o[2] ,
    \processor_dat_in_o[3] ,
    \processor_dat_in_o[4] ,
    \processor_dat_in_o[5] ,
    \processor_dat_in_o[6] ,
    \processor_dat_in_o[7] ,
    \wb_dat_out_reg[0]_0 ,
    \wb_dat_out_reg[0]_1 ,
    \wb_dat_out_reg[0]_2 ,
    \processor_dat_in_o[31] ,
    \processor_dat_in_o[8] ,
    \processor_dat_in_o[8]_0 ,
    Q,
    \processor_dat_in_o[7]_0 ,
    E,
    D,
    \wb_dat_out_reg[31]_1 ,
    \wb_dat_out_reg[31]_2 );
  output [31:0]counter_reg;
  output [3:0]\counter_reg[0]_0 ;
  output [3:0]\counter_reg[8]_0 ;
  output [3:0]\counter_reg[12]_0 ;
  output [3:0]\counter_reg[16]_0 ;
  output [3:0]\counter_reg[20]_0 ;
  output [3:0]\counter_reg[24]_0 ;
  output [3:0]\counter_reg[28]_0 ;
  output [2:0]\counter_reg[31]_0 ;
  output ack_reg_0;
  output ctrl_run_reg_0;
  output [0:0]\counter_reg[30]_0 ;
  output [0:0]CO;
  output \intercon_peripheral_reg[0] ;
  output \intercon_peripheral_reg[0]_0 ;
  output \intercon_peripheral_reg[0]_1 ;
  output \intercon_peripheral_reg[0]_2 ;
  output \intercon_peripheral_reg[0]_3 ;
  output \intercon_peripheral_reg[0]_4 ;
  output \intercon_peripheral_reg[0]_5 ;
  output \intercon_peripheral_reg[0]_6 ;
  output \wb_dat_out_reg[8]_0 ;
  output \wb_dat_out_reg[9]_0 ;
  output \wb_dat_out_reg[10]_0 ;
  output \wb_dat_out_reg[11]_0 ;
  output \wb_dat_out_reg[12]_0 ;
  output \wb_dat_out_reg[13]_0 ;
  output \wb_dat_out_reg[14]_0 ;
  output \wb_dat_out_reg[15]_0 ;
  output \wb_dat_out_reg[16]_0 ;
  output \wb_dat_out_reg[17]_0 ;
  output \wb_dat_out_reg[18]_0 ;
  output \wb_dat_out_reg[19]_0 ;
  output \wb_dat_out_reg[20]_0 ;
  output \wb_dat_out_reg[21]_0 ;
  output \wb_dat_out_reg[22]_0 ;
  output \wb_dat_out_reg[23]_0 ;
  output \wb_dat_out_reg[24]_0 ;
  output \wb_dat_out_reg[25]_0 ;
  output \wb_dat_out_reg[26]_0 ;
  output \wb_dat_out_reg[27]_0 ;
  output \wb_dat_out_reg[28]_0 ;
  output \wb_dat_out_reg[29]_0 ;
  output \wb_dat_out_reg[30]_0 ;
  output \wb_dat_out_reg[31]_0 ;
  output \intercon_peripheral_reg[1] ;
  output [30:0]\compare_reg[31]_0 ;
  input reset;
  input sel;
  input [3:0]\counter_reg[3]_0 ;
  input system_clk;
  input [3:0]\counter_reg[7]_0 ;
  input [3:0]\counter_reg[11]_0 ;
  input [3:0]\counter_reg[15]_0 ;
  input [3:0]\counter_reg[19]_0 ;
  input [3:0]\counter_reg[23]_0 ;
  input [3:0]\counter_reg[27]_0 ;
  input [3:0]\counter_reg[31]_1 ;
  input ack_reg_1;
  input ctrl_run_reg_1;
  input \processor_dat_in_o[0] ;
  input [7:0]wb_dat_out0_out;
  input \processor_dat_in_o[0]_0 ;
  input \processor_dat_in_o[0]_1 ;
  input \processor_dat_in_o[0]_2 ;
  input \processor_dat_in_o[1] ;
  input \processor_dat_in_o[2] ;
  input \processor_dat_in_o[3] ;
  input \processor_dat_in_o[4] ;
  input \processor_dat_in_o[5] ;
  input \processor_dat_in_o[6] ;
  input \processor_dat_in_o[7] ;
  input \wb_dat_out_reg[0]_0 ;
  input \wb_dat_out_reg[0]_1 ;
  input \wb_dat_out_reg[0]_2 ;
  input [31:0]\processor_dat_in_o[31] ;
  input \processor_dat_in_o[8] ;
  input \processor_dat_in_o[8]_0 ;
  input [7:0]Q;
  input [7:0]\processor_dat_in_o[7]_0 ;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\wb_dat_out_reg[31]_1 ;
  input [30:0]\wb_dat_out_reg[31]_2 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ack_reg_0;
  wire ack_reg_1;
  wire [30:0]\compare_reg[31]_0 ;
  wire \compare_reg_n_0_[0] ;
  wire \counter[0]_i_10_n_0 ;
  wire \counter[0]_i_11__0_n_0 ;
  wire \counter[0]_i_12__0_n_0 ;
  wire \counter[0]_i_14__0_n_0 ;
  wire \counter[0]_i_15__0_n_0 ;
  wire \counter[0]_i_16__0_n_0 ;
  wire \counter[0]_i_17__0_n_0 ;
  wire \counter[0]_i_18__0_n_0 ;
  wire \counter[0]_i_19_n_0 ;
  wire \counter[0]_i_20__0_n_0 ;
  wire \counter[0]_i_21__0_n_0 ;
  wire [31:0]counter_reg;
  wire [3:0]\counter_reg[0]_0 ;
  wire \counter_reg[0]_i_13_n_0 ;
  wire \counter_reg[0]_i_13_n_1 ;
  wire \counter_reg[0]_i_13_n_2 ;
  wire \counter_reg[0]_i_13_n_3 ;
  wire \counter_reg[0]_i_3_n_2 ;
  wire \counter_reg[0]_i_3_n_3 ;
  wire \counter_reg[0]_i_9_n_0 ;
  wire \counter_reg[0]_i_9_n_1 ;
  wire \counter_reg[0]_i_9_n_2 ;
  wire \counter_reg[0]_i_9_n_3 ;
  wire [3:0]\counter_reg[11]_0 ;
  wire [3:0]\counter_reg[12]_0 ;
  wire [3:0]\counter_reg[15]_0 ;
  wire [3:0]\counter_reg[16]_0 ;
  wire [3:0]\counter_reg[19]_0 ;
  wire [3:0]\counter_reg[20]_0 ;
  wire [3:0]\counter_reg[23]_0 ;
  wire [3:0]\counter_reg[24]_0 ;
  wire [3:0]\counter_reg[27]_0 ;
  wire [3:0]\counter_reg[28]_0 ;
  wire [0:0]\counter_reg[30]_0 ;
  wire [2:0]\counter_reg[31]_0 ;
  wire [3:0]\counter_reg[31]_1 ;
  wire [3:0]\counter_reg[3]_0 ;
  wire [3:0]\counter_reg[7]_0 ;
  wire [3:0]\counter_reg[8]_0 ;
  wire ctrl_run_reg_0;
  wire ctrl_run_reg_1;
  wire \exception_context_out[cause][4]_i_13_n_0 ;
  wire \exception_context_out[cause][4]_i_14_n_0 ;
  wire \exception_context_out[cause][4]_i_15_n_0 ;
  wire \exception_context_out[cause][4]_i_21_n_0 ;
  wire \exception_context_out[cause][4]_i_22_n_0 ;
  wire \exception_context_out[cause][4]_i_23_n_0 ;
  wire \exception_context_out[cause][4]_i_24_n_0 ;
  wire \exception_context_out[cause][4]_i_30_n_0 ;
  wire \exception_context_out[cause][4]_i_31_n_0 ;
  wire \exception_context_out[cause][4]_i_32_n_0 ;
  wire \exception_context_out[cause][4]_i_33_n_0 ;
  wire \exception_context_out_reg[cause][4]_i_10_n_2 ;
  wire \exception_context_out_reg[cause][4]_i_10_n_3 ;
  wire \exception_context_out_reg[cause][4]_i_12_n_0 ;
  wire \exception_context_out_reg[cause][4]_i_12_n_1 ;
  wire \exception_context_out_reg[cause][4]_i_12_n_2 ;
  wire \exception_context_out_reg[cause][4]_i_12_n_3 ;
  wire \exception_context_out_reg[cause][4]_i_20_n_0 ;
  wire \exception_context_out_reg[cause][4]_i_20_n_1 ;
  wire \exception_context_out_reg[cause][4]_i_20_n_2 ;
  wire \exception_context_out_reg[cause][4]_i_20_n_3 ;
  wire \intercon_peripheral_reg[0] ;
  wire \intercon_peripheral_reg[0]_0 ;
  wire \intercon_peripheral_reg[0]_1 ;
  wire \intercon_peripheral_reg[0]_2 ;
  wire \intercon_peripheral_reg[0]_3 ;
  wire \intercon_peripheral_reg[0]_4 ;
  wire \intercon_peripheral_reg[0]_5 ;
  wire \intercon_peripheral_reg[0]_6 ;
  wire \intercon_peripheral_reg[1] ;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire \processor_dat_in_o[0] ;
  wire \processor_dat_in_o[0]_0 ;
  wire \processor_dat_in_o[0]_1 ;
  wire \processor_dat_in_o[0]_2 ;
  wire \processor_dat_in_o[0]_INST_0_i_1_n_0 ;
  wire \processor_dat_in_o[1] ;
  wire \processor_dat_in_o[1]_INST_0_i_1_n_0 ;
  wire \processor_dat_in_o[2] ;
  wire \processor_dat_in_o[2]_INST_0_i_1_n_0 ;
  wire [31:0]\processor_dat_in_o[31] ;
  wire \processor_dat_in_o[3] ;
  wire \processor_dat_in_o[3]_INST_0_i_1_n_0 ;
  wire \processor_dat_in_o[4] ;
  wire \processor_dat_in_o[4]_INST_0_i_1_n_0 ;
  wire \processor_dat_in_o[5] ;
  wire \processor_dat_in_o[5]_INST_0_i_1_n_0 ;
  wire \processor_dat_in_o[6] ;
  wire \processor_dat_in_o[6]_INST_0_i_1_n_0 ;
  wire \processor_dat_in_o[7] ;
  wire [7:0]\processor_dat_in_o[7]_0 ;
  wire \processor_dat_in_o[7]_INST_0_i_1_n_0 ;
  wire \processor_dat_in_o[8] ;
  wire \processor_dat_in_o[8]_0 ;
  wire reset;
  wire sel;
  wire system_clk;
  wire [7:0]wb_dat_out0_out;
  wire \wb_dat_out[0]_i_1__2_n_0 ;
  wire \wb_dat_out_reg[0]_0 ;
  wire \wb_dat_out_reg[0]_1 ;
  wire \wb_dat_out_reg[0]_2 ;
  wire \wb_dat_out_reg[10]_0 ;
  wire \wb_dat_out_reg[11]_0 ;
  wire \wb_dat_out_reg[12]_0 ;
  wire \wb_dat_out_reg[13]_0 ;
  wire \wb_dat_out_reg[14]_0 ;
  wire \wb_dat_out_reg[15]_0 ;
  wire \wb_dat_out_reg[16]_0 ;
  wire \wb_dat_out_reg[17]_0 ;
  wire \wb_dat_out_reg[18]_0 ;
  wire \wb_dat_out_reg[19]_0 ;
  wire \wb_dat_out_reg[20]_0 ;
  wire \wb_dat_out_reg[21]_0 ;
  wire \wb_dat_out_reg[22]_0 ;
  wire \wb_dat_out_reg[23]_0 ;
  wire \wb_dat_out_reg[24]_0 ;
  wire \wb_dat_out_reg[25]_0 ;
  wire \wb_dat_out_reg[26]_0 ;
  wire \wb_dat_out_reg[27]_0 ;
  wire \wb_dat_out_reg[28]_0 ;
  wire \wb_dat_out_reg[29]_0 ;
  wire \wb_dat_out_reg[30]_0 ;
  wire \wb_dat_out_reg[31]_0 ;
  wire [0:0]\wb_dat_out_reg[31]_1 ;
  wire [30:0]\wb_dat_out_reg[31]_2 ;
  wire \wb_dat_out_reg[8]_0 ;
  wire \wb_dat_out_reg[9]_0 ;
  wire \wb_dat_out_reg_n_0_[0] ;
  wire \wb_dat_out_reg_n_0_[10] ;
  wire \wb_dat_out_reg_n_0_[11] ;
  wire \wb_dat_out_reg_n_0_[12] ;
  wire \wb_dat_out_reg_n_0_[13] ;
  wire \wb_dat_out_reg_n_0_[14] ;
  wire \wb_dat_out_reg_n_0_[15] ;
  wire \wb_dat_out_reg_n_0_[16] ;
  wire \wb_dat_out_reg_n_0_[17] ;
  wire \wb_dat_out_reg_n_0_[18] ;
  wire \wb_dat_out_reg_n_0_[19] ;
  wire \wb_dat_out_reg_n_0_[1] ;
  wire \wb_dat_out_reg_n_0_[20] ;
  wire \wb_dat_out_reg_n_0_[21] ;
  wire \wb_dat_out_reg_n_0_[22] ;
  wire \wb_dat_out_reg_n_0_[23] ;
  wire \wb_dat_out_reg_n_0_[24] ;
  wire \wb_dat_out_reg_n_0_[25] ;
  wire \wb_dat_out_reg_n_0_[26] ;
  wire \wb_dat_out_reg_n_0_[27] ;
  wire \wb_dat_out_reg_n_0_[28] ;
  wire \wb_dat_out_reg_n_0_[29] ;
  wire \wb_dat_out_reg_n_0_[2] ;
  wire \wb_dat_out_reg_n_0_[30] ;
  wire \wb_dat_out_reg_n_0_[31] ;
  wire \wb_dat_out_reg_n_0_[3] ;
  wire \wb_dat_out_reg_n_0_[4] ;
  wire \wb_dat_out_reg_n_0_[5] ;
  wire \wb_dat_out_reg_n_0_[6] ;
  wire \wb_dat_out_reg_n_0_[7] ;
  wire \wb_dat_out_reg_n_0_[8] ;
  wire \wb_dat_out_reg_n_0_[9] ;
  wire [3:0]\NLW_counter_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_exception_context_out_reg[cause][4]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_exception_context_out_reg[cause][4]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_exception_context_out_reg[cause][4]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_exception_context_out_reg[cause][4]_i_20_O_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    ack_i_2
       (.I0(\processor_dat_in_o[8]_0 ),
        .I1(\processor_dat_in_o[0] ),
        .O(\intercon_peripheral_reg[1] ));
  FDRE ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ack_reg_1),
        .Q(ack_reg_0),
        .R(reset));
  FDSE \compare_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(D[0]),
        .Q(\compare_reg_n_0_[0] ),
        .S(reset));
  FDSE \compare_reg[10] 
       (.C(system_clk),
        .CE(E),
        .D(D[10]),
        .Q(\compare_reg[31]_0 [9]),
        .S(reset));
  FDSE \compare_reg[11] 
       (.C(system_clk),
        .CE(E),
        .D(D[11]),
        .Q(\compare_reg[31]_0 [10]),
        .S(reset));
  FDSE \compare_reg[12] 
       (.C(system_clk),
        .CE(E),
        .D(D[12]),
        .Q(\compare_reg[31]_0 [11]),
        .S(reset));
  FDSE \compare_reg[13] 
       (.C(system_clk),
        .CE(E),
        .D(D[13]),
        .Q(\compare_reg[31]_0 [12]),
        .S(reset));
  FDSE \compare_reg[14] 
       (.C(system_clk),
        .CE(E),
        .D(D[14]),
        .Q(\compare_reg[31]_0 [13]),
        .S(reset));
  FDSE \compare_reg[15] 
       (.C(system_clk),
        .CE(E),
        .D(D[15]),
        .Q(\compare_reg[31]_0 [14]),
        .S(reset));
  FDSE \compare_reg[16] 
       (.C(system_clk),
        .CE(E),
        .D(D[16]),
        .Q(\compare_reg[31]_0 [15]),
        .S(reset));
  FDSE \compare_reg[17] 
       (.C(system_clk),
        .CE(E),
        .D(D[17]),
        .Q(\compare_reg[31]_0 [16]),
        .S(reset));
  FDSE \compare_reg[18] 
       (.C(system_clk),
        .CE(E),
        .D(D[18]),
        .Q(\compare_reg[31]_0 [17]),
        .S(reset));
  FDSE \compare_reg[19] 
       (.C(system_clk),
        .CE(E),
        .D(D[19]),
        .Q(\compare_reg[31]_0 [18]),
        .S(reset));
  FDSE \compare_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(D[1]),
        .Q(\compare_reg[31]_0 [0]),
        .S(reset));
  FDSE \compare_reg[20] 
       (.C(system_clk),
        .CE(E),
        .D(D[20]),
        .Q(\compare_reg[31]_0 [19]),
        .S(reset));
  FDSE \compare_reg[21] 
       (.C(system_clk),
        .CE(E),
        .D(D[21]),
        .Q(\compare_reg[31]_0 [20]),
        .S(reset));
  FDSE \compare_reg[22] 
       (.C(system_clk),
        .CE(E),
        .D(D[22]),
        .Q(\compare_reg[31]_0 [21]),
        .S(reset));
  FDSE \compare_reg[23] 
       (.C(system_clk),
        .CE(E),
        .D(D[23]),
        .Q(\compare_reg[31]_0 [22]),
        .S(reset));
  FDSE \compare_reg[24] 
       (.C(system_clk),
        .CE(E),
        .D(D[24]),
        .Q(\compare_reg[31]_0 [23]),
        .S(reset));
  FDSE \compare_reg[25] 
       (.C(system_clk),
        .CE(E),
        .D(D[25]),
        .Q(\compare_reg[31]_0 [24]),
        .S(reset));
  FDSE \compare_reg[26] 
       (.C(system_clk),
        .CE(E),
        .D(D[26]),
        .Q(\compare_reg[31]_0 [25]),
        .S(reset));
  FDSE \compare_reg[27] 
       (.C(system_clk),
        .CE(E),
        .D(D[27]),
        .Q(\compare_reg[31]_0 [26]),
        .S(reset));
  FDSE \compare_reg[28] 
       (.C(system_clk),
        .CE(E),
        .D(D[28]),
        .Q(\compare_reg[31]_0 [27]),
        .S(reset));
  FDSE \compare_reg[29] 
       (.C(system_clk),
        .CE(E),
        .D(D[29]),
        .Q(\compare_reg[31]_0 [28]),
        .S(reset));
  FDSE \compare_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(D[2]),
        .Q(\compare_reg[31]_0 [1]),
        .S(reset));
  FDSE \compare_reg[30] 
       (.C(system_clk),
        .CE(E),
        .D(D[30]),
        .Q(\compare_reg[31]_0 [29]),
        .S(reset));
  FDSE \compare_reg[31] 
       (.C(system_clk),
        .CE(E),
        .D(D[31]),
        .Q(\compare_reg[31]_0 [30]),
        .S(reset));
  FDSE \compare_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(D[3]),
        .Q(\compare_reg[31]_0 [2]),
        .S(reset));
  FDSE \compare_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(D[4]),
        .Q(\compare_reg[31]_0 [3]),
        .S(reset));
  FDSE \compare_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(D[5]),
        .Q(\compare_reg[31]_0 [4]),
        .S(reset));
  FDSE \compare_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(D[6]),
        .Q(\compare_reg[31]_0 [5]),
        .S(reset));
  FDSE \compare_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(D[7]),
        .Q(\compare_reg[31]_0 [6]),
        .S(reset));
  FDSE \compare_reg[8] 
       (.C(system_clk),
        .CE(E),
        .D(D[8]),
        .Q(\compare_reg[31]_0 [7]),
        .S(reset));
  FDSE \compare_reg[9] 
       (.C(system_clk),
        .CE(E),
        .D(D[9]),
        .Q(\compare_reg[31]_0 [8]),
        .S(reset));
  LUT4 #(
    .INIT(16'h9009)) 
    \counter[0]_i_10 
       (.I0(counter_reg[30]),
        .I1(\compare_reg[31]_0 [29]),
        .I2(\compare_reg[31]_0 [30]),
        .I3(counter_reg[31]),
        .O(\counter[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_11__0 
       (.I0(counter_reg[27]),
        .I1(\compare_reg[31]_0 [26]),
        .I2(\compare_reg[31]_0 [28]),
        .I3(counter_reg[29]),
        .I4(\compare_reg[31]_0 [27]),
        .I5(counter_reg[28]),
        .O(\counter[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_12__0 
       (.I0(counter_reg[25]),
        .I1(\compare_reg[31]_0 [24]),
        .I2(\compare_reg[31]_0 [25]),
        .I3(counter_reg[26]),
        .I4(\compare_reg[31]_0 [23]),
        .I5(counter_reg[24]),
        .O(\counter[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_14__0 
       (.I0(counter_reg[21]),
        .I1(\compare_reg[31]_0 [20]),
        .I2(\compare_reg[31]_0 [22]),
        .I3(counter_reg[23]),
        .I4(\compare_reg[31]_0 [21]),
        .I5(counter_reg[22]),
        .O(\counter[0]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_15__0 
       (.I0(counter_reg[18]),
        .I1(\compare_reg[31]_0 [17]),
        .I2(\compare_reg[31]_0 [19]),
        .I3(counter_reg[20]),
        .I4(\compare_reg[31]_0 [18]),
        .I5(counter_reg[19]),
        .O(\counter[0]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_16__0 
       (.I0(counter_reg[15]),
        .I1(\compare_reg[31]_0 [14]),
        .I2(\compare_reg[31]_0 [16]),
        .I3(counter_reg[17]),
        .I4(\compare_reg[31]_0 [15]),
        .I5(counter_reg[16]),
        .O(\counter[0]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_17__0 
       (.I0(counter_reg[13]),
        .I1(\compare_reg[31]_0 [12]),
        .I2(\compare_reg[31]_0 [13]),
        .I3(counter_reg[14]),
        .I4(\compare_reg[31]_0 [11]),
        .I5(counter_reg[12]),
        .O(\counter[0]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_18__0 
       (.I0(counter_reg[9]),
        .I1(\compare_reg[31]_0 [8]),
        .I2(\compare_reg[31]_0 [10]),
        .I3(counter_reg[11]),
        .I4(\compare_reg[31]_0 [9]),
        .I5(counter_reg[10]),
        .O(\counter[0]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_19 
       (.I0(counter_reg[7]),
        .I1(\compare_reg[31]_0 [6]),
        .I2(\compare_reg[31]_0 [7]),
        .I3(counter_reg[8]),
        .I4(\compare_reg[31]_0 [5]),
        .I5(counter_reg[6]),
        .O(\counter[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_20__0 
       (.I0(counter_reg[4]),
        .I1(\compare_reg[31]_0 [3]),
        .I2(\compare_reg[31]_0 [4]),
        .I3(counter_reg[5]),
        .I4(\compare_reg[31]_0 [2]),
        .I5(counter_reg[3]),
        .O(\counter[0]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[0]_i_21__0 
       (.I0(counter_reg[0]),
        .I1(\compare_reg_n_0_[0] ),
        .I2(\compare_reg[31]_0 [1]),
        .I3(counter_reg[2]),
        .I4(\compare_reg[31]_0 [0]),
        .I5(counter_reg[1]),
        .O(\counter[0]_i_21__0_n_0 ));
  FDRE \counter_reg[0] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[3]_0 [0]),
        .Q(counter_reg[0]),
        .R(reset));
  CARRY4 \counter_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_13_n_0 ,\counter_reg[0]_i_13_n_1 ,\counter_reg[0]_i_13_n_2 ,\counter_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_counter_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\counter[0]_i_18__0_n_0 ,\counter[0]_i_19_n_0 ,\counter[0]_i_20__0_n_0 ,\counter[0]_i_21__0_n_0 }));
  CARRY4 \counter_reg[0]_i_3 
       (.CI(\counter_reg[0]_i_9_n_0 ),
        .CO({\NLW_counter_reg[0]_i_3_CO_UNCONNECTED [3],\counter_reg[30]_0 ,\counter_reg[0]_i_3_n_2 ,\counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_counter_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\counter[0]_i_10_n_0 ,\counter[0]_i_11__0_n_0 ,\counter[0]_i_12__0_n_0 }));
  CARRY4 \counter_reg[0]_i_9 
       (.CI(\counter_reg[0]_i_13_n_0 ),
        .CO({\counter_reg[0]_i_9_n_0 ,\counter_reg[0]_i_9_n_1 ,\counter_reg[0]_i_9_n_2 ,\counter_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_counter_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\counter[0]_i_14__0_n_0 ,\counter[0]_i_15__0_n_0 ,\counter[0]_i_16__0_n_0 ,\counter[0]_i_17__0_n_0 }));
  FDRE \counter_reg[10] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[11]_0 [2]),
        .Q(counter_reg[10]),
        .R(reset));
  FDRE \counter_reg[11] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[11]_0 [3]),
        .Q(counter_reg[11]),
        .R(reset));
  FDRE \counter_reg[12] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[15]_0 [0]),
        .Q(counter_reg[12]),
        .R(reset));
  FDRE \counter_reg[13] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[15]_0 [1]),
        .Q(counter_reg[13]),
        .R(reset));
  FDRE \counter_reg[14] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[15]_0 [2]),
        .Q(counter_reg[14]),
        .R(reset));
  FDRE \counter_reg[15] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[15]_0 [3]),
        .Q(counter_reg[15]),
        .R(reset));
  FDRE \counter_reg[16] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[19]_0 [0]),
        .Q(counter_reg[16]),
        .R(reset));
  FDRE \counter_reg[17] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[19]_0 [1]),
        .Q(counter_reg[17]),
        .R(reset));
  FDRE \counter_reg[18] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[19]_0 [2]),
        .Q(counter_reg[18]),
        .R(reset));
  FDRE \counter_reg[19] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[19]_0 [3]),
        .Q(counter_reg[19]),
        .R(reset));
  FDRE \counter_reg[1] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[3]_0 [1]),
        .Q(counter_reg[1]),
        .R(reset));
  FDRE \counter_reg[20] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[23]_0 [0]),
        .Q(counter_reg[20]),
        .R(reset));
  FDRE \counter_reg[21] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[23]_0 [1]),
        .Q(counter_reg[21]),
        .R(reset));
  FDRE \counter_reg[22] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[23]_0 [2]),
        .Q(counter_reg[22]),
        .R(reset));
  FDRE \counter_reg[23] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[23]_0 [3]),
        .Q(counter_reg[23]),
        .R(reset));
  FDRE \counter_reg[24] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[27]_0 [0]),
        .Q(counter_reg[24]),
        .R(reset));
  FDRE \counter_reg[25] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[27]_0 [1]),
        .Q(counter_reg[25]),
        .R(reset));
  FDRE \counter_reg[26] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[27]_0 [2]),
        .Q(counter_reg[26]),
        .R(reset));
  FDRE \counter_reg[27] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[27]_0 [3]),
        .Q(counter_reg[27]),
        .R(reset));
  FDRE \counter_reg[28] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[31]_1 [0]),
        .Q(counter_reg[28]),
        .R(reset));
  FDRE \counter_reg[29] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[31]_1 [1]),
        .Q(counter_reg[29]),
        .R(reset));
  FDRE \counter_reg[2] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[3]_0 [2]),
        .Q(counter_reg[2]),
        .R(reset));
  FDRE \counter_reg[30] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[31]_1 [2]),
        .Q(counter_reg[30]),
        .R(reset));
  FDRE \counter_reg[31] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[31]_1 [3]),
        .Q(counter_reg[31]),
        .R(reset));
  FDRE \counter_reg[3] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[3]_0 [3]),
        .Q(counter_reg[3]),
        .R(reset));
  FDRE \counter_reg[4] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[7]_0 [0]),
        .Q(counter_reg[4]),
        .R(reset));
  FDRE \counter_reg[5] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[7]_0 [1]),
        .Q(counter_reg[5]),
        .R(reset));
  FDRE \counter_reg[6] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[7]_0 [2]),
        .Q(counter_reg[6]),
        .R(reset));
  FDRE \counter_reg[7] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[7]_0 [3]),
        .Q(counter_reg[7]),
        .R(reset));
  FDRE \counter_reg[8] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[11]_0 [0]),
        .Q(counter_reg[8]),
        .R(reset));
  FDRE \counter_reg[9] 
       (.C(system_clk),
        .CE(sel),
        .D(\counter_reg[11]_0 [1]),
        .Q(counter_reg[9]),
        .R(reset));
  FDRE ctrl_run_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(ctrl_run_reg_1),
        .Q(ctrl_run_reg_0),
        .R(reset));
  LUT4 #(
    .INIT(16'h9009)) 
    \exception_context_out[cause][4]_i_13 
       (.I0(counter_reg[30]),
        .I1(\compare_reg[31]_0 [29]),
        .I2(\compare_reg[31]_0 [30]),
        .I3(counter_reg[31]),
        .O(\exception_context_out[cause][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_14 
       (.I0(counter_reg[27]),
        .I1(\compare_reg[31]_0 [26]),
        .I2(\compare_reg[31]_0 [28]),
        .I3(counter_reg[29]),
        .I4(\compare_reg[31]_0 [27]),
        .I5(counter_reg[28]),
        .O(\exception_context_out[cause][4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_15 
       (.I0(counter_reg[25]),
        .I1(\compare_reg[31]_0 [24]),
        .I2(\compare_reg[31]_0 [25]),
        .I3(counter_reg[26]),
        .I4(\compare_reg[31]_0 [23]),
        .I5(counter_reg[24]),
        .O(\exception_context_out[cause][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_21 
       (.I0(counter_reg[21]),
        .I1(\compare_reg[31]_0 [20]),
        .I2(\compare_reg[31]_0 [22]),
        .I3(counter_reg[23]),
        .I4(\compare_reg[31]_0 [21]),
        .I5(counter_reg[22]),
        .O(\exception_context_out[cause][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_22 
       (.I0(counter_reg[18]),
        .I1(\compare_reg[31]_0 [17]),
        .I2(\compare_reg[31]_0 [19]),
        .I3(counter_reg[20]),
        .I4(\compare_reg[31]_0 [18]),
        .I5(counter_reg[19]),
        .O(\exception_context_out[cause][4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_23 
       (.I0(counter_reg[15]),
        .I1(\compare_reg[31]_0 [14]),
        .I2(\compare_reg[31]_0 [16]),
        .I3(counter_reg[17]),
        .I4(\compare_reg[31]_0 [15]),
        .I5(counter_reg[16]),
        .O(\exception_context_out[cause][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_24 
       (.I0(counter_reg[13]),
        .I1(\compare_reg[31]_0 [12]),
        .I2(\compare_reg[31]_0 [13]),
        .I3(counter_reg[14]),
        .I4(\compare_reg[31]_0 [11]),
        .I5(counter_reg[12]),
        .O(\exception_context_out[cause][4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_30 
       (.I0(counter_reg[9]),
        .I1(\compare_reg[31]_0 [8]),
        .I2(\compare_reg[31]_0 [10]),
        .I3(counter_reg[11]),
        .I4(\compare_reg[31]_0 [9]),
        .I5(counter_reg[10]),
        .O(\exception_context_out[cause][4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_31 
       (.I0(counter_reg[7]),
        .I1(\compare_reg[31]_0 [6]),
        .I2(\compare_reg[31]_0 [7]),
        .I3(counter_reg[8]),
        .I4(\compare_reg[31]_0 [5]),
        .I5(counter_reg[6]),
        .O(\exception_context_out[cause][4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_32 
       (.I0(counter_reg[4]),
        .I1(\compare_reg[31]_0 [3]),
        .I2(\compare_reg[31]_0 [4]),
        .I3(counter_reg[5]),
        .I4(\compare_reg[31]_0 [2]),
        .I5(counter_reg[3]),
        .O(\exception_context_out[cause][4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exception_context_out[cause][4]_i_33 
       (.I0(counter_reg[0]),
        .I1(\compare_reg_n_0_[0] ),
        .I2(\compare_reg[31]_0 [1]),
        .I3(counter_reg[2]),
        .I4(\compare_reg[31]_0 [0]),
        .I5(counter_reg[1]),
        .O(\exception_context_out[cause][4]_i_33_n_0 ));
  CARRY4 \exception_context_out_reg[cause][4]_i_10 
       (.CI(\exception_context_out_reg[cause][4]_i_12_n_0 ),
        .CO({\NLW_exception_context_out_reg[cause][4]_i_10_CO_UNCONNECTED [3],CO,\exception_context_out_reg[cause][4]_i_10_n_2 ,\exception_context_out_reg[cause][4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exception_context_out_reg[cause][4]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,\exception_context_out[cause][4]_i_13_n_0 ,\exception_context_out[cause][4]_i_14_n_0 ,\exception_context_out[cause][4]_i_15_n_0 }));
  CARRY4 \exception_context_out_reg[cause][4]_i_12 
       (.CI(\exception_context_out_reg[cause][4]_i_20_n_0 ),
        .CO({\exception_context_out_reg[cause][4]_i_12_n_0 ,\exception_context_out_reg[cause][4]_i_12_n_1 ,\exception_context_out_reg[cause][4]_i_12_n_2 ,\exception_context_out_reg[cause][4]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exception_context_out_reg[cause][4]_i_12_O_UNCONNECTED [3:0]),
        .S({\exception_context_out[cause][4]_i_21_n_0 ,\exception_context_out[cause][4]_i_22_n_0 ,\exception_context_out[cause][4]_i_23_n_0 ,\exception_context_out[cause][4]_i_24_n_0 }));
  CARRY4 \exception_context_out_reg[cause][4]_i_20 
       (.CI(1'b0),
        .CO({\exception_context_out_reg[cause][4]_i_20_n_0 ,\exception_context_out_reg[cause][4]_i_20_n_1 ,\exception_context_out_reg[cause][4]_i_20_n_2 ,\exception_context_out_reg[cause][4]_i_20_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exception_context_out_reg[cause][4]_i_20_O_UNCONNECTED [3:0]),
        .S({\exception_context_out[cause][4]_i_30_n_0 ,\exception_context_out[cause][4]_i_31_n_0 ,\exception_context_out[cause][4]_i_32_n_0 ,\exception_context_out[cause][4]_i_33_n_0 }));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[0]_0 ),
        .S(counter_reg[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[8]_0 ),
        .S(counter_reg[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[12]_0 ),
        .S(counter_reg[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[16]_0 ),
        .S(counter_reg[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[20]_0 ),
        .S(counter_reg[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[24]_0 ),
        .S(counter_reg[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[28]_0 ),
        .S(counter_reg[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({NLW_plusOp_carry__6_CO_UNCONNECTED[3:2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],\counter_reg[31]_0 }),
        .S({1'b0,counter_reg[31:29]}));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[0]_INST_0 
       (.I0(\processor_dat_in_o[0]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[0]),
        .I3(\processor_dat_in_o[0]_0 ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[0]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [0]),
        .I5(\processor_dat_in_o[7]_0 [0]),
        .O(\processor_dat_in_o[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[10]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[10] ),
        .I1(\processor_dat_in_o[31] [10]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[11]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[11] ),
        .I1(\processor_dat_in_o[31] [11]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[12]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[12] ),
        .I1(\processor_dat_in_o[31] [12]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[13]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[13] ),
        .I1(\processor_dat_in_o[31] [13]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[14]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[14] ),
        .I1(\processor_dat_in_o[31] [14]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[15]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[15] ),
        .I1(\processor_dat_in_o[31] [15]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[16]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[16] ),
        .I1(\processor_dat_in_o[31] [16]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[17]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[17] ),
        .I1(\processor_dat_in_o[31] [17]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[18]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[18] ),
        .I1(\processor_dat_in_o[31] [18]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[19]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[19] ),
        .I1(\processor_dat_in_o[31] [19]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[1]_INST_0 
       (.I0(\processor_dat_in_o[1]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[1]),
        .I3(\processor_dat_in_o[1] ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[1]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [1]),
        .I5(\processor_dat_in_o[7]_0 [1]),
        .O(\processor_dat_in_o[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[20]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[20] ),
        .I1(\processor_dat_in_o[31] [20]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[21]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[21] ),
        .I1(\processor_dat_in_o[31] [21]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[22]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[22] ),
        .I1(\processor_dat_in_o[31] [22]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[23]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[23] ),
        .I1(\processor_dat_in_o[31] [23]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[24]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[24] ),
        .I1(\processor_dat_in_o[31] [24]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[25]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[25] ),
        .I1(\processor_dat_in_o[31] [25]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[26]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[26] ),
        .I1(\processor_dat_in_o[31] [26]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[27]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[27] ),
        .I1(\processor_dat_in_o[31] [27]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[28]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[28] ),
        .I1(\processor_dat_in_o[31] [28]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[29]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[29] ),
        .I1(\processor_dat_in_o[31] [29]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[2]_INST_0 
       (.I0(\processor_dat_in_o[2]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[2]),
        .I3(\processor_dat_in_o[2] ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[2]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [2]),
        .I5(\processor_dat_in_o[7]_0 [2]),
        .O(\processor_dat_in_o[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[30]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[30] ),
        .I1(\processor_dat_in_o[31] [30]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[31]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[31] ),
        .I1(\processor_dat_in_o[31] [31]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[3]_INST_0 
       (.I0(\processor_dat_in_o[3]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[3]),
        .I3(\processor_dat_in_o[3] ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[3]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [3]),
        .I5(\processor_dat_in_o[7]_0 [3]),
        .O(\processor_dat_in_o[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[4]_INST_0 
       (.I0(\processor_dat_in_o[4]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[4]),
        .I3(\processor_dat_in_o[4] ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[4]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [4]),
        .I5(\processor_dat_in_o[7]_0 [4]),
        .O(\processor_dat_in_o[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[5]_INST_0 
       (.I0(\processor_dat_in_o[5]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[5]),
        .I3(\processor_dat_in_o[5] ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[5]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [5]),
        .I5(\processor_dat_in_o[7]_0 [5]),
        .O(\processor_dat_in_o[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[6]_INST_0 
       (.I0(\processor_dat_in_o[6]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[6]),
        .I3(\processor_dat_in_o[6] ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[6]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [6]),
        .I5(\processor_dat_in_o[7]_0 [6]),
        .O(\processor_dat_in_o[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \processor_dat_in_o[7]_INST_0 
       (.I0(\processor_dat_in_o[7]_INST_0_i_1_n_0 ),
        .I1(\processor_dat_in_o[0] ),
        .I2(wb_dat_out0_out[7]),
        .I3(\processor_dat_in_o[7] ),
        .I4(\processor_dat_in_o[0]_1 ),
        .I5(\processor_dat_in_o[0]_2 ),
        .O(\intercon_peripheral_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \processor_dat_in_o[7]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8]_0 ),
        .I4(\processor_dat_in_o[31] [7]),
        .I5(\processor_dat_in_o[7]_0 [7]),
        .O(\processor_dat_in_o[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[8]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[8] ),
        .I1(\processor_dat_in_o[31] [8]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00000000ACAC00AC)) 
    \processor_dat_in_o[9]_INST_0_i_1 
       (.I0(\wb_dat_out_reg_n_0_[9] ),
        .I1(\processor_dat_in_o[31] [9]),
        .I2(\processor_dat_in_o[0] ),
        .I3(\processor_dat_in_o[8] ),
        .I4(\processor_dat_in_o[0]_2 ),
        .I5(\processor_dat_in_o[8]_0 ),
        .O(\wb_dat_out_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h000F0A0C00000A0C)) 
    \wb_dat_out[0]_i_1__2 
       (.I0(counter_reg[0]),
        .I1(ctrl_run_reg_0),
        .I2(\wb_dat_out_reg[0]_0 ),
        .I3(\wb_dat_out_reg[0]_1 ),
        .I4(\wb_dat_out_reg[0]_2 ),
        .I5(\compare_reg_n_0_[0] ),
        .O(\wb_dat_out[0]_i_1__2_n_0 ));
  FDRE \wb_dat_out_reg[0] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out[0]_i_1__2_n_0 ),
        .Q(\wb_dat_out_reg_n_0_[0] ),
        .R(reset));
  FDRE \wb_dat_out_reg[10] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [9]),
        .Q(\wb_dat_out_reg_n_0_[10] ),
        .R(reset));
  FDRE \wb_dat_out_reg[11] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [10]),
        .Q(\wb_dat_out_reg_n_0_[11] ),
        .R(reset));
  FDRE \wb_dat_out_reg[12] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [11]),
        .Q(\wb_dat_out_reg_n_0_[12] ),
        .R(reset));
  FDRE \wb_dat_out_reg[13] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [12]),
        .Q(\wb_dat_out_reg_n_0_[13] ),
        .R(reset));
  FDRE \wb_dat_out_reg[14] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [13]),
        .Q(\wb_dat_out_reg_n_0_[14] ),
        .R(reset));
  FDRE \wb_dat_out_reg[15] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [14]),
        .Q(\wb_dat_out_reg_n_0_[15] ),
        .R(reset));
  FDRE \wb_dat_out_reg[16] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [15]),
        .Q(\wb_dat_out_reg_n_0_[16] ),
        .R(reset));
  FDRE \wb_dat_out_reg[17] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [16]),
        .Q(\wb_dat_out_reg_n_0_[17] ),
        .R(reset));
  FDRE \wb_dat_out_reg[18] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [17]),
        .Q(\wb_dat_out_reg_n_0_[18] ),
        .R(reset));
  FDRE \wb_dat_out_reg[19] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [18]),
        .Q(\wb_dat_out_reg_n_0_[19] ),
        .R(reset));
  FDRE \wb_dat_out_reg[1] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [0]),
        .Q(\wb_dat_out_reg_n_0_[1] ),
        .R(reset));
  FDRE \wb_dat_out_reg[20] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [19]),
        .Q(\wb_dat_out_reg_n_0_[20] ),
        .R(reset));
  FDRE \wb_dat_out_reg[21] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [20]),
        .Q(\wb_dat_out_reg_n_0_[21] ),
        .R(reset));
  FDRE \wb_dat_out_reg[22] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [21]),
        .Q(\wb_dat_out_reg_n_0_[22] ),
        .R(reset));
  FDRE \wb_dat_out_reg[23] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [22]),
        .Q(\wb_dat_out_reg_n_0_[23] ),
        .R(reset));
  FDRE \wb_dat_out_reg[24] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [23]),
        .Q(\wb_dat_out_reg_n_0_[24] ),
        .R(reset));
  FDRE \wb_dat_out_reg[25] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [24]),
        .Q(\wb_dat_out_reg_n_0_[25] ),
        .R(reset));
  FDRE \wb_dat_out_reg[26] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [25]),
        .Q(\wb_dat_out_reg_n_0_[26] ),
        .R(reset));
  FDRE \wb_dat_out_reg[27] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [26]),
        .Q(\wb_dat_out_reg_n_0_[27] ),
        .R(reset));
  FDRE \wb_dat_out_reg[28] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [27]),
        .Q(\wb_dat_out_reg_n_0_[28] ),
        .R(reset));
  FDRE \wb_dat_out_reg[29] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [28]),
        .Q(\wb_dat_out_reg_n_0_[29] ),
        .R(reset));
  FDRE \wb_dat_out_reg[2] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [1]),
        .Q(\wb_dat_out_reg_n_0_[2] ),
        .R(reset));
  FDRE \wb_dat_out_reg[30] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [29]),
        .Q(\wb_dat_out_reg_n_0_[30] ),
        .R(reset));
  FDRE \wb_dat_out_reg[31] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [30]),
        .Q(\wb_dat_out_reg_n_0_[31] ),
        .R(reset));
  FDRE \wb_dat_out_reg[3] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [2]),
        .Q(\wb_dat_out_reg_n_0_[3] ),
        .R(reset));
  FDRE \wb_dat_out_reg[4] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [3]),
        .Q(\wb_dat_out_reg_n_0_[4] ),
        .R(reset));
  FDRE \wb_dat_out_reg[5] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [4]),
        .Q(\wb_dat_out_reg_n_0_[5] ),
        .R(reset));
  FDRE \wb_dat_out_reg[6] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [5]),
        .Q(\wb_dat_out_reg_n_0_[6] ),
        .R(reset));
  FDRE \wb_dat_out_reg[7] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [6]),
        .Q(\wb_dat_out_reg_n_0_[7] ),
        .R(reset));
  FDRE \wb_dat_out_reg[8] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [7]),
        .Q(\wb_dat_out_reg_n_0_[8] ),
        .R(reset));
  FDRE \wb_dat_out_reg[9] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[31]_1 ),
        .D(\wb_dat_out_reg[31]_2 [8]),
        .Q(\wb_dat_out_reg_n_0_[9] ),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_uart
   (recv_buffer_pop_reg_0,
    send_buffer_push_reg_0,
    uart0_txd,
    irq_recv_enable_reg_0,
    irq_tx_ready_enable_reg_0,
    wb_ack_reg_0,
    \mie_reg[26] ,
    irq_array,
    \wb_state_reg[0]_0 ,
    \wb_state_reg[1]_0 ,
    Q,
    prev_op_reg,
    prev_op_reg_0,
    \bottom_reg[1] ,
    \data_out_reg[7] ,
    \wb_dat_out_reg[7]_0 ,
    reset,
    system_clk,
    send_buffer_push_reg_1,
    recv_buffer_pop_reg_1,
    irq_recv_enable_reg_1,
    irq_tx_ready_enable_reg_1,
    \exception_context_out[cause][0]_i_5 ,
    wb_ack_reg_1,
    wb_ack_reg_2,
    wb_ack_reg_3,
    wb_ack_reg_4,
    \wb_dat_out_reg[2]_0 ,
    \wb_dat_out_reg[2]_1 ,
    \wb_dat_out_reg[0]_0 ,
    \wb_dat_out_reg[1]_0 ,
    \wb_dat_out_reg[2]_2 ,
    \wb_dat_out_reg[3]_0 ,
    \wb_dat_out_reg[3]_1 ,
    \data_out_reg[0] ,
    uart0_rxd,
    wb_ack_reg_5,
    wb_ack_reg_6,
    \wb_state_reg[1]_1 ,
    \dmem_if_outputs[we] ,
    \wb_state_reg[1]_2 ,
    \wb_state_reg[0]_1 ,
    E,
    \send_buffer_input_reg[7]_0 ,
    \send_buffer_input_reg[0]_0 ,
    send_buffer_input,
    \wb_dat_out_reg[7]_1 ,
    D);
  output recv_buffer_pop_reg_0;
  output send_buffer_push_reg_0;
  output uart0_txd;
  output irq_recv_enable_reg_0;
  output irq_tx_ready_enable_reg_0;
  output wb_ack_reg_0;
  output \mie_reg[26] ;
  output [0:0]irq_array;
  output \wb_state_reg[0]_0 ;
  output \wb_state_reg[1]_0 ;
  output [4:0]Q;
  output prev_op_reg;
  output prev_op_reg_0;
  output \bottom_reg[1] ;
  output [3:0]\data_out_reg[7] ;
  output [7:0]\wb_dat_out_reg[7]_0 ;
  input reset;
  input system_clk;
  input send_buffer_push_reg_1;
  input recv_buffer_pop_reg_1;
  input irq_recv_enable_reg_1;
  input irq_tx_ready_enable_reg_1;
  input [0:0]\exception_context_out[cause][0]_i_5 ;
  input wb_ack_reg_1;
  input wb_ack_reg_2;
  input wb_ack_reg_3;
  input wb_ack_reg_4;
  input \wb_dat_out_reg[2]_0 ;
  input \wb_dat_out_reg[2]_1 ;
  input \wb_dat_out_reg[0]_0 ;
  input \wb_dat_out_reg[1]_0 ;
  input \wb_dat_out_reg[2]_2 ;
  input \wb_dat_out_reg[3]_0 ;
  input \wb_dat_out_reg[3]_1 ;
  input \data_out_reg[0] ;
  input uart0_rxd;
  input wb_ack_reg_5;
  input wb_ack_reg_6;
  input \wb_state_reg[1]_1 ;
  input \dmem_if_outputs[we] ;
  input \wb_state_reg[1]_2 ;
  input \wb_state_reg[0]_1 ;
  input [0:0]E;
  input [7:0]\send_buffer_input_reg[7]_0 ;
  input \send_buffer_input_reg[0]_0 ;
  input send_buffer_input;
  input [0:0]\wb_dat_out_reg[7]_1 ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_tx_state[2]_i_3_n_0 ;
  wire \FSM_onehot_tx_state_reg_n_0_[0] ;
  wire \FSM_onehot_tx_state_reg_n_0_[1] ;
  wire \FSM_onehot_tx_state_reg_n_0_[2] ;
  wire \FSM_sequential_rx_state[0]_i_1_n_0 ;
  wire \FSM_sequential_rx_state[0]_i_2_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_1_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_2_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_4_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_5_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_6_n_0 ;
  wire [4:0]Q;
  wire \bottom_reg[1] ;
  wire clear;
  wire \data_out_reg[0] ;
  wire [3:0]\data_out_reg[7] ;
  wire \dmem_if_outputs[we] ;
  wire [0:0]\exception_context_out[cause][0]_i_5 ;
  wire [0:0]irq_array;
  wire irq_recv_enable_reg_0;
  wire irq_recv_enable_reg_1;
  wire irq_tx_ready_enable_reg_0;
  wire irq_tx_ready_enable_reg_1;
  wire \mie_reg[26] ;
  wire [7:0]plusOp;
  wire prev_op_reg;
  wire prev_op_reg_0;
  wire recv_buffer_n_12;
  wire recv_buffer_n_2;
  wire recv_buffer_n_3;
  wire recv_buffer_n_4;
  wire recv_buffer_n_7;
  wire recv_buffer_pop_reg_0;
  wire recv_buffer_pop_reg_1;
  wire recv_buffer_push;
  wire recv_buffer_push_reg_n_0;
  wire reset;
  wire [7:0]rx_byte;
  wire \rx_byte[0]_i_1_n_0 ;
  wire \rx_byte[1]_i_1_n_0 ;
  wire \rx_byte[2]_i_1_n_0 ;
  wire \rx_byte[3]_i_1_n_0 ;
  wire \rx_byte[3]_i_2_n_0 ;
  wire \rx_byte[4]_i_1_n_0 ;
  wire \rx_byte[5]_i_1_n_0 ;
  wire \rx_byte[6]_i_1_n_0 ;
  wire \rx_byte[7]_i_1_n_0 ;
  wire \rx_byte[7]_i_2_n_0 ;
  wire \rx_current_bit[0]_i_1_n_0 ;
  wire \rx_current_bit[1]_i_1_n_0 ;
  wire \rx_current_bit[2]_i_1_n_0 ;
  wire \rx_current_bit[2]_i_2__0_n_0 ;
  wire \rx_current_bit[2]_i_3_n_0 ;
  wire \rx_current_bit[2]_i_4_n_0 ;
  wire \rx_current_bit_reg_n_0_[0] ;
  wire \rx_current_bit_reg_n_0_[1] ;
  wire \rx_current_bit_reg_n_0_[2] ;
  wire [3:0]rx_sample_counter;
  wire \rx_sample_counter[0]_i_1_n_0 ;
  wire \rx_sample_counter[1]_i_1_n_0 ;
  wire \rx_sample_counter[2]_i_1_n_0 ;
  wire \rx_sample_counter[3]_i_1_n_0 ;
  wire \rx_sample_delay[0]_i_1_n_0 ;
  wire \rx_sample_delay[1]_i_1_n_0 ;
  wire \rx_sample_delay[2]_i_1_n_0 ;
  wire \rx_sample_delay[2]_i_2__0_n_0 ;
  wire \rx_sample_delay_reg_n_0_[0] ;
  wire \rx_sample_delay_reg_n_0_[1] ;
  wire \rx_sample_delay_reg_n_0_[2] ;
  wire \rx_sample_value[3]_i_1__0_n_0 ;
  wire \rx_sample_value_reg_n_0_[0] ;
  wire \rx_sample_value_reg_n_0_[1] ;
  wire \rx_sample_value_reg_n_0_[2] ;
  wire \rx_sample_value_reg_n_0_[3] ;
  wire [1:0]rx_state__0;
  wire sample_clk;
  wire \sample_clk_counter[7]_i_10_n_0 ;
  wire \sample_clk_counter[7]_i_2_n_0 ;
  wire \sample_clk_counter[7]_i_4_n_0 ;
  wire \sample_clk_counter[7]_i_5_n_0 ;
  wire \sample_clk_counter[7]_i_6_n_0 ;
  wire \sample_clk_counter[7]_i_7_n_0 ;
  wire \sample_clk_counter[7]_i_8_n_0 ;
  wire \sample_clk_counter[7]_i_9_n_0 ;
  wire [7:0]sample_clk_counter_reg__0;
  wire [2:0]sample_clk_divisor__0;
  wire sample_clk_i_1_n_0;
  wire send_buffer_input;
  wire \send_buffer_input_reg[0]_0 ;
  wire [7:0]\send_buffer_input_reg[7]_0 ;
  wire \send_buffer_input_reg_n_0_[0] ;
  wire \send_buffer_input_reg_n_0_[1] ;
  wire \send_buffer_input_reg_n_0_[2] ;
  wire \send_buffer_input_reg_n_0_[3] ;
  wire \send_buffer_input_reg_n_0_[4] ;
  wire \send_buffer_input_reg_n_0_[5] ;
  wire \send_buffer_input_reg_n_0_[6] ;
  wire \send_buffer_input_reg_n_0_[7] ;
  wire send_buffer_n_0;
  wire send_buffer_n_1;
  wire send_buffer_n_2;
  wire send_buffer_n_3;
  wire send_buffer_n_5;
  wire send_buffer_n_6;
  wire send_buffer_n_7;
  wire send_buffer_n_8;
  wire send_buffer_n_9;
  wire send_buffer_pop_reg_n_0;
  wire send_buffer_push_reg_0;
  wire send_buffer_push_reg_1;
  wire system_clk;
  wire [2:0]tx_current_bit;
  wire txd_i_5__0_n_0;
  wire txd_i_6_n_0;
  wire txd_i_7_n_0;
  wire uart0_rxd;
  wire uart0_txd;
  wire uart_tx_clk;
  wire uart_tx_clk15_out;
  wire [3:0]uart_tx_counter;
  wire \uart_tx_counter[0]_i_1_n_0 ;
  wire \uart_tx_counter[1]_i_1_n_0 ;
  wire \uart_tx_counter[2]_i_1_n_0 ;
  wire \uart_tx_counter[3]_i_1_n_0 ;
  wire wb_ack_i_1__0_n_0;
  wire wb_ack_i_2__0_n_0;
  wire wb_ack_reg_0;
  wire wb_ack_reg_1;
  wire wb_ack_reg_2;
  wire wb_ack_reg_3;
  wire wb_ack_reg_4;
  wire wb_ack_reg_5;
  wire wb_ack_reg_6;
  wire \wb_dat_out_reg[0]_0 ;
  wire \wb_dat_out_reg[1]_0 ;
  wire \wb_dat_out_reg[2]_0 ;
  wire \wb_dat_out_reg[2]_1 ;
  wire \wb_dat_out_reg[2]_2 ;
  wire \wb_dat_out_reg[3]_0 ;
  wire \wb_dat_out_reg[3]_1 ;
  wire [7:0]\wb_dat_out_reg[7]_0 ;
  wire [0:0]\wb_dat_out_reg[7]_1 ;
  wire \wb_state[0]_i_1_n_0 ;
  wire \wb_state[1]_i_1_n_0 ;
  wire \wb_state_reg[0]_0 ;
  wire \wb_state_reg[0]_1 ;
  wire \wb_state_reg[1]_0 ;
  wire \wb_state_reg[1]_1 ;
  wire \wb_state_reg[1]_2 ;

  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_tx_state[2]_i_3 
       (.I0(tx_current_bit[1]),
        .I1(tx_current_bit[0]),
        .I2(tx_current_bit[2]),
        .O(\FSM_onehot_tx_state[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "idle:001,transmit:010,stopbit:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_tx_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_9),
        .Q(\FSM_onehot_tx_state_reg_n_0_[0] ),
        .S(reset));
  (* FSM_ENCODED_STATES = "idle:001,transmit:010,stopbit:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tx_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_8),
        .Q(\FSM_onehot_tx_state_reg_n_0_[1] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "idle:001,transmit:010,stopbit:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tx_state_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_7),
        .Q(\FSM_onehot_tx_state_reg_n_0_[2] ),
        .R(reset));
  LUT6 #(
    .INIT(64'h512E512A512A512A)) 
    \FSM_sequential_rx_state[0]_i_1 
       (.I0(\FSM_sequential_rx_state[1]_i_2_n_0 ),
        .I1(rx_state__0[1]),
        .I2(\FSM_sequential_rx_state[0]_i_2_n_0 ),
        .I3(rx_state__0[0]),
        .I4(\rx_current_bit_reg_n_0_[2] ),
        .I5(\FSM_sequential_rx_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_rx_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \FSM_sequential_rx_state[0]_i_2 
       (.I0(\FSM_sequential_rx_state[1]_i_6_n_0 ),
        .I1(rx_sample_counter[0]),
        .I2(\rx_sample_value_reg_n_0_[0] ),
        .I3(rx_sample_counter[1]),
        .I4(\rx_sample_value_reg_n_0_[1] ),
        .O(\FSM_sequential_rx_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1D1DECE8E8E8)) 
    \FSM_sequential_rx_state[1]_i_1 
       (.I0(\FSM_sequential_rx_state[1]_i_2_n_0 ),
        .I1(recv_buffer_push),
        .I2(rx_state__0[0]),
        .I3(\rx_current_bit_reg_n_0_[2] ),
        .I4(\FSM_sequential_rx_state[1]_i_4_n_0 ),
        .I5(rx_state__0[1]),
        .O(\FSM_sequential_rx_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00400040000000F0)) 
    \FSM_sequential_rx_state[1]_i_2 
       (.I0(\FSM_sequential_rx_state[1]_i_5_n_0 ),
        .I1(\rx_sample_delay_reg_n_0_[2] ),
        .I2(sample_clk),
        .I3(rx_state__0[1]),
        .I4(uart0_rxd),
        .I5(rx_state__0[0]),
        .O(\FSM_sequential_rx_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \FSM_sequential_rx_state[1]_i_3 
       (.I0(rx_state__0[1]),
        .I1(\rx_sample_value_reg_n_0_[1] ),
        .I2(rx_sample_counter[1]),
        .I3(\rx_sample_value_reg_n_0_[0] ),
        .I4(rx_sample_counter[0]),
        .I5(\FSM_sequential_rx_state[1]_i_6_n_0 ),
        .O(recv_buffer_push));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_rx_state[1]_i_4 
       (.I0(\rx_current_bit_reg_n_0_[0] ),
        .I1(\rx_current_bit_reg_n_0_[1] ),
        .O(\FSM_sequential_rx_state[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_rx_state[1]_i_5 
       (.I0(\rx_sample_delay_reg_n_0_[1] ),
        .I1(\rx_sample_delay_reg_n_0_[0] ),
        .O(\FSM_sequential_rx_state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7DFFFF7D)) 
    \FSM_sequential_rx_state[1]_i_6 
       (.I0(sample_clk),
        .I1(rx_sample_counter[3]),
        .I2(\rx_sample_value_reg_n_0_[3] ),
        .I3(\rx_sample_value_reg_n_0_[2] ),
        .I4(rx_sample_counter[2]),
        .O(\FSM_sequential_rx_state[1]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "startbit:01,receive:10,idle:00,stopbit:11" *) 
  FDRE \FSM_sequential_rx_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_rx_state[0]_i_1_n_0 ),
        .Q(rx_state__0[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "startbit:01,receive:10,idle:00,stopbit:11" *) 
  FDRE \FSM_sequential_rx_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_rx_state[1]_i_1_n_0 ),
        .Q(rx_state__0[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    irq_recv_enable_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(irq_recv_enable_reg_1),
        .Q(irq_recv_enable_reg_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    irq_tx_ready_enable_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(irq_tx_ready_enable_reg_1),
        .Q(irq_tx_ready_enable_reg_0),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo_3 recv_buffer
       (.D({recv_buffer_n_2,recv_buffer_n_3,recv_buffer_n_4}),
        .\FSM_sequential_rx_state_reg[0] (recv_buffer_n_7),
        .Q(sample_clk_divisor__0),
        .\bottom_reg[0]_0 (recv_buffer_pop_reg_0),
        .\bottom_reg[1]_0 (\bottom_reg[1] ),
        .data_out({\data_out_reg[7] ,recv_buffer_n_12}),
        .\data_out_reg[0]_0 (\data_out_reg[0] ),
        .\exception_context_out[cause][0]_i_5 (\exception_context_out[cause][0]_i_5 ),
        .irq_array(irq_array),
        .\mie_reg[26] (\mie_reg[26] ),
        .prev_op_reg_0(prev_op_reg_0),
        .\read_data_out[26]_i_9 (irq_recv_enable_reg_0),
        .\read_data_out[26]_i_9_0 (prev_op_reg),
        .\read_data_out[26]_i_9_1 (irq_tx_ready_enable_reg_0),
        .recv_buffer_push(recv_buffer_push),
        .reset(reset),
        .rx_byte(rx_byte),
        .rx_state__0(rx_state__0),
        .system_clk(system_clk),
        .\top_reg[4]_0 (recv_buffer_push_reg_n_0),
        .\wb_dat_out_reg[0] (\wb_dat_out_reg[0]_0 ),
        .\wb_dat_out_reg[1] (\wb_dat_out_reg[1]_0 ),
        .\wb_dat_out_reg[2] (\wb_dat_out_reg[2]_0 ),
        .\wb_dat_out_reg[2]_0 (\wb_state_reg[1]_0 ),
        .\wb_dat_out_reg[2]_1 (\wb_dat_out_reg[2]_1 ),
        .\wb_dat_out_reg[2]_2 (\wb_dat_out_reg[2]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    recv_buffer_pop_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(recv_buffer_pop_reg_1),
        .Q(recv_buffer_pop_reg_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    recv_buffer_push_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(recv_buffer_n_7),
        .Q(recv_buffer_push_reg_n_0),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \rx_byte[0]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[3]_i_2_n_0 ),
        .I5(rx_byte[0]),
        .O(\rx_byte[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[1]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[3]_i_2_n_0 ),
        .I5(rx_byte[1]),
        .O(\rx_byte[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[2]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[1] ),
        .I3(\rx_current_bit_reg_n_0_[0] ),
        .I4(\rx_byte[3]_i_2_n_0 ),
        .I5(rx_byte[2]),
        .O(\rx_byte[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \rx_byte[3]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[3]_i_2_n_0 ),
        .I5(rx_byte[3]),
        .O(\rx_byte[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_byte[3]_i_2 
       (.I0(\rx_current_bit[2]_i_3_n_0 ),
        .I1(\rx_current_bit_reg_n_0_[2] ),
        .O(\rx_byte[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \rx_byte[4]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[7]_i_2_n_0 ),
        .I5(rx_byte[4]),
        .O(\rx_byte[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[5]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[7]_i_2_n_0 ),
        .I5(rx_byte[5]),
        .O(\rx_byte[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[6]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[1] ),
        .I3(\rx_current_bit_reg_n_0_[0] ),
        .I4(\rx_byte[7]_i_2_n_0 ),
        .I5(rx_byte[6]),
        .O(\rx_byte[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \rx_byte[7]_i_1 
       (.I0(uart0_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[7]_i_2_n_0 ),
        .I5(rx_byte[7]),
        .O(\rx_byte[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rx_byte[7]_i_2 
       (.I0(\rx_current_bit[2]_i_3_n_0 ),
        .I1(\rx_current_bit_reg_n_0_[2] ),
        .O(\rx_byte[7]_i_2_n_0 ));
  FDRE \rx_byte_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[0]_i_1_n_0 ),
        .Q(rx_byte[0]),
        .R(1'b0));
  FDRE \rx_byte_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[1]_i_1_n_0 ),
        .Q(rx_byte[1]),
        .R(1'b0));
  FDRE \rx_byte_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[2]_i_1_n_0 ),
        .Q(rx_byte[2]),
        .R(1'b0));
  FDRE \rx_byte_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[3]_i_1_n_0 ),
        .Q(rx_byte[3]),
        .R(1'b0));
  FDRE \rx_byte_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[4]_i_1_n_0 ),
        .Q(rx_byte[4]),
        .R(1'b0));
  FDRE \rx_byte_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[5]_i_1_n_0 ),
        .Q(rx_byte[5]),
        .R(1'b0));
  FDRE \rx_byte_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[6]_i_1_n_0 ),
        .Q(rx_byte[6]),
        .R(1'b0));
  FDRE \rx_byte_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[7]_i_1_n_0 ),
        .Q(rx_byte[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \rx_current_bit[0]_i_1 
       (.I0(rx_state__0[1]),
        .I1(\rx_current_bit[2]_i_2__0_n_0 ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .O(\rx_current_bit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \rx_current_bit[1]_i_1 
       (.I0(\rx_current_bit_reg_n_0_[0] ),
        .I1(rx_state__0[1]),
        .I2(\rx_current_bit[2]_i_2__0_n_0 ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .O(\rx_current_bit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \rx_current_bit[2]_i_1 
       (.I0(\rx_current_bit_reg_n_0_[0] ),
        .I1(\rx_current_bit_reg_n_0_[1] ),
        .I2(rx_state__0[1]),
        .I3(\rx_current_bit[2]_i_2__0_n_0 ),
        .I4(\rx_current_bit_reg_n_0_[2] ),
        .O(\rx_current_bit[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF007F00000000)) 
    \rx_current_bit[2]_i_2__0 
       (.I0(\rx_current_bit_reg_n_0_[0] ),
        .I1(\rx_current_bit_reg_n_0_[1] ),
        .I2(\rx_current_bit_reg_n_0_[2] ),
        .I3(\rx_current_bit[2]_i_3_n_0 ),
        .I4(\rx_current_bit[2]_i_4_n_0 ),
        .I5(\data_out_reg[0] ),
        .O(\rx_current_bit[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rx_current_bit[2]_i_3 
       (.I0(rx_state__0[0]),
        .I1(recv_buffer_push),
        .O(\rx_current_bit[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rx_current_bit[2]_i_4 
       (.I0(rx_state__0[0]),
        .I1(uart0_rxd),
        .I2(rx_state__0[1]),
        .I3(sample_clk),
        .O(\rx_current_bit[2]_i_4_n_0 ));
  FDRE \rx_current_bit_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_current_bit[0]_i_1_n_0 ),
        .Q(\rx_current_bit_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_current_bit_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_current_bit[1]_i_1_n_0 ),
        .Q(\rx_current_bit_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_current_bit_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_current_bit[2]_i_1_n_0 ),
        .Q(\rx_current_bit_reg_n_0_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_sample_counter[0]_i_1 
       (.I0(rx_sample_counter[0]),
        .O(\rx_sample_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_sample_counter[1]_i_1 
       (.I0(rx_sample_counter[1]),
        .I1(rx_sample_counter[0]),
        .O(\rx_sample_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rx_sample_counter[2]_i_1 
       (.I0(rx_sample_counter[2]),
        .I1(rx_sample_counter[0]),
        .I2(rx_sample_counter[1]),
        .O(\rx_sample_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_sample_counter[3]_i_1 
       (.I0(rx_sample_counter[3]),
        .I1(rx_sample_counter[1]),
        .I2(rx_sample_counter[0]),
        .I3(rx_sample_counter[2]),
        .O(\rx_sample_counter[3]_i_1_n_0 ));
  FDRE \rx_sample_counter_reg[0] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\rx_sample_counter[0]_i_1_n_0 ),
        .Q(rx_sample_counter[0]),
        .R(reset));
  FDRE \rx_sample_counter_reg[1] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\rx_sample_counter[1]_i_1_n_0 ),
        .Q(rx_sample_counter[1]),
        .R(reset));
  FDRE \rx_sample_counter_reg[2] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\rx_sample_counter[2]_i_1_n_0 ),
        .Q(rx_sample_counter[2]),
        .R(reset));
  FDRE \rx_sample_counter_reg[3] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\rx_sample_counter[3]_i_1_n_0 ),
        .Q(rx_sample_counter[3]),
        .R(reset));
  LUT6 #(
    .INIT(64'hF4FFFFFF0A000000)) 
    \rx_sample_delay[0]_i_1 
       (.I0(rx_state__0[0]),
        .I1(uart0_rxd),
        .I2(rx_state__0[1]),
        .I3(sample_clk),
        .I4(\data_out_reg[0] ),
        .I5(\rx_sample_delay_reg_n_0_[0] ),
        .O(\rx_sample_delay[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \rx_sample_delay[1]_i_1 
       (.I0(\rx_sample_delay_reg_n_0_[0] ),
        .I1(rx_state__0[0]),
        .I2(\rx_sample_delay[2]_i_2__0_n_0 ),
        .I3(\rx_sample_delay_reg_n_0_[1] ),
        .O(\rx_sample_delay[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \rx_sample_delay[2]_i_1 
       (.I0(\rx_sample_delay_reg_n_0_[1] ),
        .I1(\rx_sample_delay_reg_n_0_[0] ),
        .I2(rx_state__0[0]),
        .I3(\rx_sample_delay[2]_i_2__0_n_0 ),
        .I4(\rx_sample_delay_reg_n_0_[2] ),
        .O(\rx_sample_delay[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \rx_sample_delay[2]_i_2__0 
       (.I0(rx_state__0[0]),
        .I1(uart0_rxd),
        .I2(rx_state__0[1]),
        .I3(sample_clk),
        .I4(\data_out_reg[0] ),
        .O(\rx_sample_delay[2]_i_2__0_n_0 ));
  FDRE \rx_sample_delay_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_sample_delay[0]_i_1_n_0 ),
        .Q(\rx_sample_delay_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_sample_delay_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_sample_delay[1]_i_1_n_0 ),
        .Q(\rx_sample_delay_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_sample_delay_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_sample_delay[2]_i_1_n_0 ),
        .Q(\rx_sample_delay_reg_n_0_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rx_sample_value[3]_i_1__0 
       (.I0(\FSM_sequential_rx_state[1]_i_2_n_0 ),
        .I1(\data_out_reg[0] ),
        .O(\rx_sample_value[3]_i_1__0_n_0 ));
  FDRE \rx_sample_value_reg[0] 
       (.C(system_clk),
        .CE(\rx_sample_value[3]_i_1__0_n_0 ),
        .D(rx_sample_counter[0]),
        .Q(\rx_sample_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_sample_value_reg[1] 
       (.C(system_clk),
        .CE(\rx_sample_value[3]_i_1__0_n_0 ),
        .D(rx_sample_counter[1]),
        .Q(\rx_sample_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_sample_value_reg[2] 
       (.C(system_clk),
        .CE(\rx_sample_value[3]_i_1__0_n_0 ),
        .D(rx_sample_counter[2]),
        .Q(\rx_sample_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rx_sample_value_reg[3] 
       (.C(system_clk),
        .CE(\rx_sample_value[3]_i_1__0_n_0 ),
        .D(rx_sample_counter[3]),
        .Q(\rx_sample_value_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sample_clk_counter[0]_i_1 
       (.I0(sample_clk_counter_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sample_clk_counter[1]_i_1 
       (.I0(sample_clk_counter_reg__0[0]),
        .I1(sample_clk_counter_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sample_clk_counter[2]_i_1 
       (.I0(sample_clk_counter_reg__0[2]),
        .I1(sample_clk_counter_reg__0[1]),
        .I2(sample_clk_counter_reg__0[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sample_clk_counter[3]_i_1 
       (.I0(sample_clk_counter_reg__0[3]),
        .I1(sample_clk_counter_reg__0[2]),
        .I2(sample_clk_counter_reg__0[0]),
        .I3(sample_clk_counter_reg__0[1]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sample_clk_counter[4]_i_1 
       (.I0(sample_clk_counter_reg__0[4]),
        .I1(sample_clk_counter_reg__0[3]),
        .I2(sample_clk_counter_reg__0[1]),
        .I3(sample_clk_counter_reg__0[0]),
        .I4(sample_clk_counter_reg__0[2]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sample_clk_counter[5]_i_1 
       (.I0(sample_clk_counter_reg__0[5]),
        .I1(sample_clk_counter_reg__0[4]),
        .I2(sample_clk_counter_reg__0[2]),
        .I3(sample_clk_counter_reg__0[0]),
        .I4(sample_clk_counter_reg__0[1]),
        .I5(sample_clk_counter_reg__0[3]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sample_clk_counter[6]_i_1 
       (.I0(\sample_clk_counter[7]_i_7_n_0 ),
        .I1(sample_clk_counter_reg__0[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \sample_clk_counter[7]_i_10 
       (.I0(sample_clk_divisor__0[1]),
        .I1(sample_clk_counter_reg__0[1]),
        .I2(sample_clk_divisor__0[2]),
        .I3(sample_clk_counter_reg__0[2]),
        .O(\sample_clk_counter[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \sample_clk_counter[7]_i_1__0 
       (.I0(\sample_clk_counter[7]_i_4_n_0 ),
        .I1(\sample_clk_counter[7]_i_5_n_0 ),
        .I2(\data_out_reg[0] ),
        .O(clear));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \sample_clk_counter[7]_i_2 
       (.I0(\sample_clk_counter[7]_i_6_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\sample_clk_counter[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \sample_clk_counter[7]_i_3 
       (.I0(sample_clk_counter_reg__0[7]),
        .I1(\sample_clk_counter[7]_i_7_n_0 ),
        .I2(sample_clk_counter_reg__0[6]),
        .O(plusOp[7]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \sample_clk_counter[7]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\sample_clk_counter[7]_i_6_n_0 ),
        .O(\sample_clk_counter[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \sample_clk_counter[7]_i_5 
       (.I0(sample_clk_counter_reg__0[7]),
        .I1(Q[4]),
        .I2(sample_clk_counter_reg__0[6]),
        .I3(Q[3]),
        .I4(\sample_clk_counter[7]_i_8_n_0 ),
        .O(\sample_clk_counter[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sample_clk_counter[7]_i_6 
       (.I0(sample_clk_divisor__0[1]),
        .I1(sample_clk_divisor__0[0]),
        .I2(Q[0]),
        .I3(sample_clk_divisor__0[2]),
        .O(\sample_clk_counter[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sample_clk_counter[7]_i_7 
       (.I0(sample_clk_counter_reg__0[4]),
        .I1(sample_clk_counter_reg__0[2]),
        .I2(sample_clk_counter_reg__0[0]),
        .I3(sample_clk_counter_reg__0[1]),
        .I4(sample_clk_counter_reg__0[3]),
        .I5(sample_clk_counter_reg__0[5]),
        .O(\sample_clk_counter[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \sample_clk_counter[7]_i_8 
       (.I0(\sample_clk_counter[7]_i_9_n_0 ),
        .I1(sample_clk_divisor__0[0]),
        .I2(sample_clk_counter_reg__0[0]),
        .I3(Q[2]),
        .I4(sample_clk_counter_reg__0[5]),
        .I5(\sample_clk_counter[7]_i_10_n_0 ),
        .O(\sample_clk_counter[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \sample_clk_counter[7]_i_9 
       (.I0(Q[1]),
        .I1(sample_clk_counter_reg__0[4]),
        .I2(Q[0]),
        .I3(sample_clk_counter_reg__0[3]),
        .O(\sample_clk_counter[7]_i_9_n_0 ));
  FDRE \sample_clk_counter_reg[0] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[0]),
        .Q(sample_clk_counter_reg__0[0]),
        .R(clear));
  FDRE \sample_clk_counter_reg[1] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(sample_clk_counter_reg__0[1]),
        .R(clear));
  FDRE \sample_clk_counter_reg[2] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(sample_clk_counter_reg__0[2]),
        .R(clear));
  FDRE \sample_clk_counter_reg[3] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(sample_clk_counter_reg__0[3]),
        .R(clear));
  FDRE \sample_clk_counter_reg[4] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(sample_clk_counter_reg__0[4]),
        .R(clear));
  FDRE \sample_clk_counter_reg[5] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(sample_clk_counter_reg__0[5]),
        .R(clear));
  FDRE \sample_clk_counter_reg[6] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(sample_clk_counter_reg__0[6]),
        .R(clear));
  FDRE \sample_clk_counter_reg[7] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(sample_clk_counter_reg__0[7]),
        .R(clear));
  FDRE \sample_clk_divisor_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [0]),
        .Q(sample_clk_divisor__0[0]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [1]),
        .Q(sample_clk_divisor__0[1]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [2]),
        .Q(sample_clk_divisor__0[2]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [3]),
        .Q(Q[0]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [4]),
        .Q(Q[1]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [5]),
        .Q(Q[2]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [6]),
        .Q(Q[3]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(\send_buffer_input_reg[7]_0 [7]),
        .Q(Q[4]),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    sample_clk_i_1
       (.I0(\sample_clk_counter[7]_i_5_n_0 ),
        .I1(\sample_clk_counter[7]_i_2_n_0 ),
        .I2(sample_clk),
        .O(sample_clk_i_1_n_0));
  FDRE sample_clk_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(sample_clk_i_1_n_0),
        .Q(sample_clk),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo_4 send_buffer
       (.D(send_buffer_n_3),
        .E(send_buffer_push_reg_0),
        .\FSM_onehot_tx_state_reg[0] (send_buffer_n_8),
        .\FSM_onehot_tx_state_reg[0]_0 (\FSM_onehot_tx_state[2]_i_3_n_0 ),
        .\FSM_onehot_tx_state_reg[1] (send_buffer_n_5),
        .\FSM_onehot_tx_state_reg[1]_0 (send_buffer_n_7),
        .\FSM_onehot_tx_state_reg[1]_1 (\FSM_onehot_tx_state_reg_n_0_[0] ),
        .\FSM_onehot_tx_state_reg[2] (send_buffer_n_9),
        .\FSM_onehot_tx_state_reg[2]_0 (\FSM_onehot_tx_state_reg_n_0_[1] ),
        .\FSM_onehot_tx_state_reg[2]_1 (\FSM_onehot_tx_state_reg_n_0_[2] ),
        .\bottom_reg[4]_0 (send_buffer_pop_reg_n_0),
        .\data_out_reg[0]_0 (\data_out_reg[0] ),
        .prev_op_reg_0(prev_op_reg),
        .reset(reset),
        .send_buffer_input({\send_buffer_input_reg_n_0_[7] ,\send_buffer_input_reg_n_0_[6] ,\send_buffer_input_reg_n_0_[5] ,\send_buffer_input_reg_n_0_[4] ,\send_buffer_input_reg_n_0_[3] ,\send_buffer_input_reg_n_0_[2] ,\send_buffer_input_reg_n_0_[1] ,\send_buffer_input_reg_n_0_[0] }),
        .system_clk(system_clk),
        .tx_current_bit(tx_current_bit),
        .\tx_current_bit_reg[1] (send_buffer_n_0),
        .\tx_current_bit_reg[1]_0 (send_buffer_n_1),
        .\tx_current_bit_reg[1]_1 (send_buffer_n_2),
        .txd_reg(send_buffer_n_6),
        .txd_reg_0(txd_i_7_n_0),
        .txd_reg_1(txd_i_5__0_n_0),
        .txd_reg_2(txd_i_6_n_0),
        .uart0_txd(uart0_txd),
        .uart_tx_clk(uart_tx_clk),
        .\wb_dat_out_reg[3] (\wb_dat_out_reg[3]_0 ),
        .\wb_dat_out_reg[3]_0 (\wb_dat_out_reg[3]_1 ),
        .\wb_dat_out_reg[3]_1 (recv_buffer_n_12),
        .\wb_dat_out_reg[3]_2 (\wb_state_reg[1]_0 ));
  FDRE \send_buffer_input_reg[0] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [0]),
        .Q(\send_buffer_input_reg_n_0_[0] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[1] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [1]),
        .Q(\send_buffer_input_reg_n_0_[1] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[2] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [2]),
        .Q(\send_buffer_input_reg_n_0_[2] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[3] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [3]),
        .Q(\send_buffer_input_reg_n_0_[3] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[4] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [4]),
        .Q(\send_buffer_input_reg_n_0_[4] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[5] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [5]),
        .Q(\send_buffer_input_reg_n_0_[5] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[6] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [6]),
        .Q(\send_buffer_input_reg_n_0_[6] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[7] 
       (.C(system_clk),
        .CE(send_buffer_input),
        .D(\send_buffer_input_reg[7]_0 [7]),
        .Q(\send_buffer_input_reg_n_0_[7] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    send_buffer_pop_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_5),
        .Q(send_buffer_pop_reg_n_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    send_buffer_push_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_push_reg_1),
        .Q(send_buffer_push_reg_0),
        .R(reset));
  FDRE \tx_current_bit_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_0),
        .Q(tx_current_bit[0]),
        .R(reset));
  FDRE \tx_current_bit_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_1),
        .Q(tx_current_bit[1]),
        .R(reset));
  FDRE \tx_current_bit_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_2),
        .Q(tx_current_bit[2]),
        .R(reset));
  LUT2 #(
    .INIT(4'h8)) 
    txd_i_5__0
       (.I0(uart_tx_clk),
        .I1(\FSM_onehot_tx_state_reg_n_0_[2] ),
        .O(txd_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    txd_i_6
       (.I0(uart_tx_clk),
        .I1(\FSM_onehot_tx_state_reg_n_0_[0] ),
        .O(txd_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h40)) 
    txd_i_7
       (.I0(send_buffer_pop_reg_n_0),
        .I1(\FSM_onehot_tx_state_reg_n_0_[1] ),
        .I2(uart_tx_clk),
        .O(txd_i_7_n_0));
  FDSE txd_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_6),
        .Q(uart0_txd),
        .S(reset));
  LUT5 #(
    .INIT(32'h80000000)) 
    uart_tx_clk_i_1
       (.I0(uart_tx_counter[3]),
        .I1(sample_clk),
        .I2(uart_tx_counter[1]),
        .I3(uart_tx_counter[0]),
        .I4(uart_tx_counter[2]),
        .O(uart_tx_clk15_out));
  FDRE uart_tx_clk_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(uart_tx_clk15_out),
        .Q(uart_tx_clk),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_tx_counter[0]_i_1 
       (.I0(uart_tx_counter[0]),
        .O(\uart_tx_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_tx_counter[1]_i_1 
       (.I0(uart_tx_counter[1]),
        .I1(uart_tx_counter[0]),
        .O(\uart_tx_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \uart_tx_counter[2]_i_1 
       (.I0(uart_tx_counter[2]),
        .I1(uart_tx_counter[0]),
        .I2(uart_tx_counter[1]),
        .O(\uart_tx_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \uart_tx_counter[3]_i_1 
       (.I0(uart_tx_counter[3]),
        .I1(uart_tx_counter[1]),
        .I2(uart_tx_counter[0]),
        .I3(uart_tx_counter[2]),
        .O(\uart_tx_counter[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[0] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\uart_tx_counter[0]_i_1_n_0 ),
        .Q(uart_tx_counter[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[1] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\uart_tx_counter[1]_i_1_n_0 ),
        .Q(uart_tx_counter[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[2] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\uart_tx_counter[2]_i_1_n_0 ),
        .Q(uart_tx_counter[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[3] 
       (.C(system_clk),
        .CE(sample_clk),
        .D(\uart_tx_counter[3]_i_1_n_0 ),
        .Q(uart_tx_counter[3]),
        .R(reset));
  LUT6 #(
    .INIT(64'hDDDDFFFF11D10000)) 
    wb_ack_i_1__0
       (.I0(wb_ack_reg_5),
        .I1(wb_ack_i_2__0_n_0),
        .I2(\wb_state_reg[1]_0 ),
        .I3(recv_buffer_pop_reg_0),
        .I4(wb_ack_reg_6),
        .I5(wb_ack_reg_0),
        .O(wb_ack_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0010001000100000)) 
    wb_ack_i_2__0
       (.I0(wb_ack_reg_1),
        .I1(wb_ack_reg_2),
        .I2(wb_ack_reg_3),
        .I3(wb_ack_reg_4),
        .I4(\wb_state_reg[0]_0 ),
        .I5(\wb_state_reg[1]_0 ),
        .O(wb_ack_i_2__0_n_0));
  FDRE wb_ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(wb_ack_i_1__0_n_0),
        .Q(wb_ack_reg_0),
        .R(reset));
  FDRE \wb_dat_out_reg[0] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(recv_buffer_n_4),
        .Q(\wb_dat_out_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[1] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(recv_buffer_n_3),
        .Q(\wb_dat_out_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[2] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(recv_buffer_n_2),
        .Q(\wb_dat_out_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[3] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(send_buffer_n_3),
        .Q(\wb_dat_out_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[4] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(D[0]),
        .Q(\wb_dat_out_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[5] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(D[1]),
        .Q(\wb_dat_out_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[6] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(D[2]),
        .Q(\wb_dat_out_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[7] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(D[3]),
        .Q(\wb_dat_out_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0F00000F8F0)) 
    \wb_state[0]_i_1 
       (.I0(\wb_state_reg[1]_1 ),
        .I1(\dmem_if_outputs[we] ),
        .I2(\wb_state_reg[0]_0 ),
        .I3(\wb_state_reg[1]_2 ),
        .I4(\wb_state_reg[0]_1 ),
        .I5(\wb_state_reg[1]_0 ),
        .O(\wb_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000700)) 
    \wb_state[1]_i_1 
       (.I0(\wb_state_reg[1]_1 ),
        .I1(\dmem_if_outputs[we] ),
        .I2(\wb_state_reg[0]_0 ),
        .I3(\wb_state_reg[1]_2 ),
        .I4(\wb_state_reg[0]_1 ),
        .I5(\wb_state_reg[1]_0 ),
        .O(\wb_state[1]_i_1_n_0 ));
  FDRE \wb_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_state[0]_i_1_n_0 ),
        .Q(\wb_state_reg[0]_0 ),
        .R(reset));
  FDRE \wb_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_state[1]_i_1_n_0 ),
        .Q(\wb_state_reg[1]_0 ),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "pp_soc_uart" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_uart_1
   (recv_buffer_pop_reg_0,
    send_buffer_push_reg_0,
    irq_recv_enable_reg_0,
    irq_tx_ready_enable_reg_0,
    uart1_txd,
    wb_ack_reg_0,
    \mie_reg[27] ,
    \mie_reg[27]_0 ,
    irq_array,
    \wb_state_reg[0]_0 ,
    \wb_state_reg[1]_0 ,
    \wb_state_reg[1]_1 ,
    prev_op_reg,
    prev_op_reg_0,
    \bottom_reg[1] ,
    Q,
    uart1_rxd_0,
    \data_out_reg[7] ,
    \wb_dat_out_reg[7]_0 ,
    reset,
    system_clk,
    send_buffer_push_reg_1,
    recv_buffer_pop_reg_1,
    irq_recv_enable_reg_1,
    irq_tx_ready_enable_reg_1,
    \exception_context_out[cause][1]_i_2 ,
    \exception_context_out[cause][0]_i_5 ,
    wb_ack_reg_1,
    wb_ack_reg_2,
    wb_ack_reg_3,
    \wb_dat_out_reg[2]_0 ,
    \wb_dat_out_reg[2]_1 ,
    \wb_dat_out_reg[0]_0 ,
    \wb_dat_out_reg[1]_0 ,
    \wb_dat_out_reg[2]_2 ,
    \wb_dat_out_reg[3]_0 ,
    \wb_dat_out_reg[3]_1 ,
    \data_out_reg[0] ,
    uart1_rxd,
    \wb_state_reg[0]_1 ,
    \dmem_if_outputs[we] ,
    \wb_state_reg[1]_2 ,
    E,
    D,
    \send_buffer_input_reg[0]_0 ,
    \send_buffer_input_reg[7]_0 ,
    \send_buffer_input_reg[7]_1 ,
    \rx_sample_value_reg[3]_0 ,
    \wb_dat_out_reg[7]_1 ,
    \wb_dat_out_reg[7]_2 );
  output recv_buffer_pop_reg_0;
  output send_buffer_push_reg_0;
  output irq_recv_enable_reg_0;
  output irq_tx_ready_enable_reg_0;
  output uart1_txd;
  output wb_ack_reg_0;
  output \mie_reg[27] ;
  output \mie_reg[27]_0 ;
  output [0:0]irq_array;
  output \wb_state_reg[0]_0 ;
  output \wb_state_reg[1]_0 ;
  output \wb_state_reg[1]_1 ;
  output prev_op_reg;
  output prev_op_reg_0;
  output \bottom_reg[1] ;
  output [4:0]Q;
  output uart1_rxd_0;
  output [3:0]\data_out_reg[7] ;
  output [7:0]\wb_dat_out_reg[7]_0 ;
  input reset;
  input system_clk;
  input send_buffer_push_reg_1;
  input recv_buffer_pop_reg_1;
  input irq_recv_enable_reg_1;
  input irq_tx_ready_enable_reg_1;
  input \exception_context_out[cause][1]_i_2 ;
  input [0:0]\exception_context_out[cause][0]_i_5 ;
  input wb_ack_reg_1;
  input wb_ack_reg_2;
  input wb_ack_reg_3;
  input \wb_dat_out_reg[2]_0 ;
  input \wb_dat_out_reg[2]_1 ;
  input \wb_dat_out_reg[0]_0 ;
  input \wb_dat_out_reg[1]_0 ;
  input \wb_dat_out_reg[2]_2 ;
  input \wb_dat_out_reg[3]_0 ;
  input \wb_dat_out_reg[3]_1 ;
  input \data_out_reg[0] ;
  input uart1_rxd;
  input \wb_state_reg[0]_1 ;
  input \dmem_if_outputs[we] ;
  input \wb_state_reg[1]_2 ;
  input [0:0]E;
  input [7:0]D;
  input \send_buffer_input_reg[0]_0 ;
  input \send_buffer_input_reg[7]_0 ;
  input [7:0]\send_buffer_input_reg[7]_1 ;
  input [0:0]\rx_sample_value_reg[3]_0 ;
  input [0:0]\wb_dat_out_reg[7]_1 ;
  input [3:0]\wb_dat_out_reg[7]_2 ;

  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_onehot_tx_state[2]_i_3__0_n_0 ;
  wire \FSM_onehot_tx_state_reg_n_0_[0] ;
  wire \FSM_onehot_tx_state_reg_n_0_[1] ;
  wire \FSM_onehot_tx_state_reg_n_0_[2] ;
  wire \FSM_sequential_rx_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_rx_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_rx_state[1]_i_5__0_n_0 ;
  wire [4:0]Q;
  wire \bottom_reg[1] ;
  wire \data_out_reg[0] ;
  wire [3:0]\data_out_reg[7] ;
  wire \dmem_if_outputs[we] ;
  wire [0:0]\exception_context_out[cause][0]_i_5 ;
  wire \exception_context_out[cause][1]_i_2 ;
  wire [0:0]irq_array;
  wire irq_recv_enable_reg_0;
  wire irq_recv_enable_reg_1;
  wire irq_tx_ready_enable_reg_0;
  wire irq_tx_ready_enable_reg_1;
  wire \mie_reg[27] ;
  wire \mie_reg[27]_0 ;
  wire [7:0]plusOp__0;
  wire prev_op_reg;
  wire prev_op_reg_0;
  wire recv_buffer_n_13;
  wire recv_buffer_n_3;
  wire recv_buffer_n_4;
  wire recv_buffer_n_5;
  wire recv_buffer_n_8;
  wire recv_buffer_pop_reg_0;
  wire recv_buffer_pop_reg_1;
  wire recv_buffer_push_reg_n_0;
  wire reset;
  wire \rx_byte[0]_i_1_n_0 ;
  wire \rx_byte[1]_i_1_n_0 ;
  wire \rx_byte[2]_i_1_n_0 ;
  wire \rx_byte[3]_i_1_n_0 ;
  wire \rx_byte[3]_i_2__0_n_0 ;
  wire \rx_byte[4]_i_1_n_0 ;
  wire \rx_byte[5]_i_1_n_0 ;
  wire \rx_byte[6]_i_1_n_0 ;
  wire \rx_byte[7]_i_1_n_0 ;
  wire \rx_byte[7]_i_2__0_n_0 ;
  wire \rx_byte_reg_n_0_[0] ;
  wire \rx_byte_reg_n_0_[1] ;
  wire \rx_byte_reg_n_0_[2] ;
  wire \rx_byte_reg_n_0_[3] ;
  wire \rx_byte_reg_n_0_[4] ;
  wire \rx_byte_reg_n_0_[5] ;
  wire \rx_byte_reg_n_0_[6] ;
  wire \rx_byte_reg_n_0_[7] ;
  wire \rx_current_bit[0]_i_1_n_0 ;
  wire \rx_current_bit[1]_i_1_n_0 ;
  wire \rx_current_bit[2]_i_1_n_0 ;
  wire \rx_current_bit[2]_i_2_n_0 ;
  wire \rx_current_bit[2]_i_3__0_n_0 ;
  wire \rx_current_bit[2]_i_4__0_n_0 ;
  wire \rx_current_bit_reg_n_0_[0] ;
  wire \rx_current_bit_reg_n_0_[1] ;
  wire \rx_current_bit_reg_n_0_[2] ;
  wire \rx_sample_counter[0]_i_1__0_n_0 ;
  wire \rx_sample_counter[1]_i_1__0_n_0 ;
  wire \rx_sample_counter[2]_i_1__0_n_0 ;
  wire \rx_sample_counter[3]_i_1__0_n_0 ;
  wire \rx_sample_counter_reg_n_0_[0] ;
  wire \rx_sample_counter_reg_n_0_[1] ;
  wire \rx_sample_counter_reg_n_0_[2] ;
  wire \rx_sample_counter_reg_n_0_[3] ;
  wire \rx_sample_delay[0]_i_1_n_0 ;
  wire \rx_sample_delay[1]_i_1_n_0 ;
  wire \rx_sample_delay[2]_i_1_n_0 ;
  wire \rx_sample_delay[2]_i_2_n_0 ;
  wire \rx_sample_delay_reg_n_0_[0] ;
  wire \rx_sample_delay_reg_n_0_[1] ;
  wire \rx_sample_delay_reg_n_0_[2] ;
  wire [0:0]\rx_sample_value_reg[3]_0 ;
  wire \rx_sample_value_reg_n_0_[0] ;
  wire \rx_sample_value_reg_n_0_[1] ;
  wire \rx_sample_value_reg_n_0_[2] ;
  wire \rx_sample_value_reg_n_0_[3] ;
  wire [1:0]rx_state__0;
  wire \sample_clk_counter[7]_i_10__0_n_0 ;
  wire \sample_clk_counter[7]_i_1_n_0 ;
  wire \sample_clk_counter[7]_i_2__0_n_0 ;
  wire \sample_clk_counter[7]_i_4__0_n_0 ;
  wire \sample_clk_counter[7]_i_5__0_n_0 ;
  wire \sample_clk_counter[7]_i_6__0_n_0 ;
  wire \sample_clk_counter[7]_i_7__0_n_0 ;
  wire \sample_clk_counter[7]_i_8__0_n_0 ;
  wire \sample_clk_counter[7]_i_9__0_n_0 ;
  wire [7:0]sample_clk_counter_reg__0;
  wire \sample_clk_divisor_reg_n_0_[0] ;
  wire \sample_clk_divisor_reg_n_0_[1] ;
  wire \sample_clk_divisor_reg_n_0_[2] ;
  wire sample_clk_i_1__0_n_0;
  wire sample_clk_reg_n_0;
  wire \send_buffer_input_reg[0]_0 ;
  wire \send_buffer_input_reg[7]_0 ;
  wire [7:0]\send_buffer_input_reg[7]_1 ;
  wire \send_buffer_input_reg_n_0_[0] ;
  wire \send_buffer_input_reg_n_0_[1] ;
  wire \send_buffer_input_reg_n_0_[2] ;
  wire \send_buffer_input_reg_n_0_[3] ;
  wire \send_buffer_input_reg_n_0_[4] ;
  wire \send_buffer_input_reg_n_0_[5] ;
  wire \send_buffer_input_reg_n_0_[6] ;
  wire \send_buffer_input_reg_n_0_[7] ;
  wire send_buffer_n_0;
  wire send_buffer_n_1;
  wire send_buffer_n_2;
  wire send_buffer_n_3;
  wire send_buffer_n_5;
  wire send_buffer_n_6;
  wire send_buffer_n_7;
  wire send_buffer_n_8;
  wire send_buffer_n_9;
  wire send_buffer_pop_reg_n_0;
  wire send_buffer_push_reg_0;
  wire send_buffer_push_reg_1;
  wire system_clk;
  wire \tx_current_bit_reg_n_0_[0] ;
  wire \tx_current_bit_reg_n_0_[1] ;
  wire \tx_current_bit_reg_n_0_[2] ;
  wire txd_i_4__0_n_0;
  wire txd_i_5_n_0;
  wire txd_i_6__0_n_0;
  wire uart1_rxd;
  wire uart1_rxd_0;
  wire uart1_txd;
  wire uart_tx_clk_i_1__0_n_0;
  wire uart_tx_clk_reg_n_0;
  wire \uart_tx_counter[0]_i_1__0_n_0 ;
  wire \uart_tx_counter[1]_i_1__0_n_0 ;
  wire \uart_tx_counter[2]_i_1__0_n_0 ;
  wire \uart_tx_counter[3]_i_1__0_n_0 ;
  wire \uart_tx_counter_reg_n_0_[0] ;
  wire \uart_tx_counter_reg_n_0_[1] ;
  wire \uart_tx_counter_reg_n_0_[2] ;
  wire \uart_tx_counter_reg_n_0_[3] ;
  wire wb_ack_i_1_n_0;
  wire wb_ack_i_2_n_0;
  wire wb_ack_reg_0;
  wire wb_ack_reg_1;
  wire wb_ack_reg_2;
  wire wb_ack_reg_3;
  wire \wb_dat_out_reg[0]_0 ;
  wire \wb_dat_out_reg[1]_0 ;
  wire \wb_dat_out_reg[2]_0 ;
  wire \wb_dat_out_reg[2]_1 ;
  wire \wb_dat_out_reg[2]_2 ;
  wire \wb_dat_out_reg[3]_0 ;
  wire \wb_dat_out_reg[3]_1 ;
  wire [7:0]\wb_dat_out_reg[7]_0 ;
  wire [0:0]\wb_dat_out_reg[7]_1 ;
  wire [3:0]\wb_dat_out_reg[7]_2 ;
  wire \wb_state[0]_i_1_n_0 ;
  wire \wb_state[1]_i_1_n_0 ;
  wire \wb_state_reg[0]_0 ;
  wire \wb_state_reg[0]_1 ;
  wire \wb_state_reg[1]_0 ;
  wire \wb_state_reg[1]_1 ;
  wire \wb_state_reg[1]_2 ;

  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_tx_state[2]_i_3__0 
       (.I0(\tx_current_bit_reg_n_0_[1] ),
        .I1(\tx_current_bit_reg_n_0_[0] ),
        .I2(\tx_current_bit_reg_n_0_[2] ),
        .O(\FSM_onehot_tx_state[2]_i_3__0_n_0 ));
  (* FSM_ENCODED_STATES = "idle:001,transmit:010,stopbit:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_tx_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_9),
        .Q(\FSM_onehot_tx_state_reg_n_0_[0] ),
        .S(reset));
  (* FSM_ENCODED_STATES = "idle:001,transmit:010,stopbit:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tx_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_8),
        .Q(\FSM_onehot_tx_state_reg_n_0_[1] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "idle:001,transmit:010,stopbit:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tx_state_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_7),
        .Q(\FSM_onehot_tx_state_reg_n_0_[2] ),
        .R(reset));
  LUT6 #(
    .INIT(64'h83A581A581A581A5)) 
    \FSM_sequential_rx_state[0]_i_1__0 
       (.I0(uart1_rxd_0),
        .I1(\FSM_sequential_rx_state[1]_i_3__0_n_0 ),
        .I2(rx_state__0[0]),
        .I3(rx_state__0[1]),
        .I4(\rx_current_bit_reg_n_0_[2] ),
        .I5(\FSM_sequential_rx_state[0]_i_2__0_n_0 ),
        .O(\FSM_sequential_rx_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_rx_state[0]_i_2__0 
       (.I0(\rx_current_bit_reg_n_0_[0] ),
        .I1(\rx_current_bit_reg_n_0_[1] ),
        .O(\FSM_sequential_rx_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h8B50)) 
    \FSM_sequential_rx_state[1]_i_1__0 
       (.I0(uart1_rxd_0),
        .I1(\FSM_sequential_rx_state[1]_i_3__0_n_0 ),
        .I2(rx_state__0[0]),
        .I3(rx_state__0[1]),
        .O(\FSM_sequential_rx_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCAFAFFFFFFFF)) 
    \FSM_sequential_rx_state[1]_i_2__0 
       (.I0(uart1_rxd),
        .I1(\FSM_sequential_rx_state[1]_i_4__0_n_0 ),
        .I2(rx_state__0[0]),
        .I3(\rx_sample_delay_reg_n_0_[2] ),
        .I4(rx_state__0[1]),
        .I5(sample_clk_reg_n_0),
        .O(uart1_rxd_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \FSM_sequential_rx_state[1]_i_3__0 
       (.I0(\FSM_sequential_rx_state[1]_i_5__0_n_0 ),
        .I1(\rx_sample_counter_reg_n_0_[2] ),
        .I2(\rx_sample_value_reg_n_0_[2] ),
        .I3(\rx_sample_counter_reg_n_0_[1] ),
        .I4(\rx_sample_value_reg_n_0_[1] ),
        .O(\FSM_sequential_rx_state[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_rx_state[1]_i_4__0 
       (.I0(\rx_sample_delay_reg_n_0_[1] ),
        .I1(\rx_sample_delay_reg_n_0_[0] ),
        .O(\FSM_sequential_rx_state[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h7DFFFF7D)) 
    \FSM_sequential_rx_state[1]_i_5__0 
       (.I0(sample_clk_reg_n_0),
        .I1(\rx_sample_counter_reg_n_0_[0] ),
        .I2(\rx_sample_value_reg_n_0_[0] ),
        .I3(\rx_sample_value_reg_n_0_[3] ),
        .I4(\rx_sample_counter_reg_n_0_[3] ),
        .O(\FSM_sequential_rx_state[1]_i_5__0_n_0 ));
  (* FSM_ENCODED_STATES = "startbit:01,receive:10,idle:00,stopbit:11" *) 
  FDRE \FSM_sequential_rx_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_rx_state[0]_i_1__0_n_0 ),
        .Q(rx_state__0[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "startbit:01,receive:10,idle:00,stopbit:11" *) 
  FDRE \FSM_sequential_rx_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_rx_state[1]_i_1__0_n_0 ),
        .Q(rx_state__0[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    irq_recv_enable_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(irq_recv_enable_reg_1),
        .Q(irq_recv_enable_reg_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    irq_tx_ready_enable_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(irq_tx_ready_enable_reg_1),
        .Q(irq_tx_ready_enable_reg_0),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo recv_buffer
       (.D({recv_buffer_n_3,recv_buffer_n_4,recv_buffer_n_5}),
        .Q({\sample_clk_divisor_reg_n_0_[2] ,\sample_clk_divisor_reg_n_0_[1] ,\sample_clk_divisor_reg_n_0_[0] }),
        .\bottom_reg[0]_0 (recv_buffer_pop_reg_0),
        .\bottom_reg[1]_0 (\bottom_reg[1] ),
        .data_out({\data_out_reg[7] ,recv_buffer_n_13}),
        .\data_out_reg[0]_0 (\data_out_reg[0] ),
        .\exception_context_out[cause][0]_i_5 (\exception_context_out[cause][0]_i_5 ),
        .\exception_context_out[cause][1]_i_2 (\exception_context_out[cause][1]_i_2 ),
        .irq_array(irq_array),
        .\mie_reg[27] (\mie_reg[27] ),
        .\mie_reg[27]_0 (\mie_reg[27]_0 ),
        .prev_op_reg_0(prev_op_reg_0),
        .\read_data_out[27]_i_5 (irq_recv_enable_reg_0),
        .\read_data_out[27]_i_5_0 (prev_op_reg),
        .\read_data_out[27]_i_5_1 (irq_tx_ready_enable_reg_0),
        .recv_buffer_push_reg(recv_buffer_n_8),
        .recv_buffer_push_reg_0(\FSM_sequential_rx_state[1]_i_3__0_n_0 ),
        .reset(reset),
        .rx_byte({\rx_byte_reg_n_0_[7] ,\rx_byte_reg_n_0_[6] ,\rx_byte_reg_n_0_[5] ,\rx_byte_reg_n_0_[4] ,\rx_byte_reg_n_0_[3] ,\rx_byte_reg_n_0_[2] ,\rx_byte_reg_n_0_[1] ,\rx_byte_reg_n_0_[0] }),
        .rx_state__0(rx_state__0),
        .system_clk(system_clk),
        .\top_reg[4]_0 (recv_buffer_push_reg_n_0),
        .\wb_dat_out_reg[0] (\wb_dat_out_reg[0]_0 ),
        .\wb_dat_out_reg[1] (\wb_dat_out_reg[1]_0 ),
        .\wb_dat_out_reg[2] (\wb_dat_out_reg[2]_0 ),
        .\wb_dat_out_reg[2]_0 (\wb_state_reg[1]_0 ),
        .\wb_dat_out_reg[2]_1 (\wb_dat_out_reg[2]_1 ),
        .\wb_dat_out_reg[2]_2 (\wb_dat_out_reg[2]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    recv_buffer_pop_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(recv_buffer_pop_reg_1),
        .Q(recv_buffer_pop_reg_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    recv_buffer_push_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(recv_buffer_n_8),
        .Q(recv_buffer_push_reg_n_0),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \rx_byte[0]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[3]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[0] ),
        .O(\rx_byte[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[1]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[3]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[1] ),
        .O(\rx_byte[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[2]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[1] ),
        .I3(\rx_current_bit_reg_n_0_[0] ),
        .I4(\rx_byte[3]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[2] ),
        .O(\rx_byte[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \rx_byte[3]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[3]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[3] ),
        .O(\rx_byte[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_byte[3]_i_2__0 
       (.I0(\rx_current_bit_reg_n_0_[2] ),
        .I1(\rx_current_bit[2]_i_4__0_n_0 ),
        .O(\rx_byte[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \rx_byte[4]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[7]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[4] ),
        .O(\rx_byte[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[5]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[7]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[5] ),
        .O(\rx_byte[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rx_byte[6]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[1] ),
        .I3(\rx_current_bit_reg_n_0_[0] ),
        .I4(\rx_byte[7]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[6] ),
        .O(\rx_byte[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \rx_byte[7]_i_1 
       (.I0(uart1_rxd),
        .I1(\data_out_reg[0] ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .I4(\rx_byte[7]_i_2__0_n_0 ),
        .I5(\rx_byte_reg_n_0_[7] ),
        .O(\rx_byte[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rx_byte[7]_i_2__0 
       (.I0(\rx_current_bit[2]_i_4__0_n_0 ),
        .I1(\rx_current_bit_reg_n_0_[2] ),
        .O(\rx_byte[7]_i_2__0_n_0 ));
  FDRE \rx_byte_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[0]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_byte_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[1]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_byte_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[2]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rx_byte_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[3]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rx_byte_reg[4] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[4]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rx_byte_reg[5] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[5]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rx_byte_reg[6] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[6]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rx_byte_reg[7] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_byte[7]_i_1_n_0 ),
        .Q(\rx_byte_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \rx_current_bit[0]_i_1 
       (.I0(rx_state__0[1]),
        .I1(\rx_current_bit[2]_i_2_n_0 ),
        .I2(\rx_current_bit_reg_n_0_[0] ),
        .O(\rx_current_bit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \rx_current_bit[1]_i_1 
       (.I0(\rx_current_bit_reg_n_0_[0] ),
        .I1(rx_state__0[1]),
        .I2(\rx_current_bit[2]_i_2_n_0 ),
        .I3(\rx_current_bit_reg_n_0_[1] ),
        .O(\rx_current_bit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \rx_current_bit[2]_i_1 
       (.I0(\rx_current_bit_reg_n_0_[0] ),
        .I1(\rx_current_bit_reg_n_0_[1] ),
        .I2(rx_state__0[1]),
        .I3(\rx_current_bit[2]_i_2_n_0 ),
        .I4(\rx_current_bit_reg_n_0_[2] ),
        .O(\rx_current_bit[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h222A2A2A2A2A2A2A)) 
    \rx_current_bit[2]_i_2 
       (.I0(\data_out_reg[0] ),
        .I1(\rx_current_bit[2]_i_3__0_n_0 ),
        .I2(\rx_current_bit[2]_i_4__0_n_0 ),
        .I3(\rx_current_bit_reg_n_0_[2] ),
        .I4(\rx_current_bit_reg_n_0_[0] ),
        .I5(\rx_current_bit_reg_n_0_[1] ),
        .O(\rx_current_bit[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rx_current_bit[2]_i_3__0 
       (.I0(sample_clk_reg_n_0),
        .I1(uart1_rxd),
        .I2(rx_state__0[1]),
        .I3(rx_state__0[0]),
        .O(\rx_current_bit[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \rx_current_bit[2]_i_4__0 
       (.I0(\FSM_sequential_rx_state[1]_i_3__0_n_0 ),
        .I1(rx_state__0[0]),
        .I2(rx_state__0[1]),
        .O(\rx_current_bit[2]_i_4__0_n_0 ));
  FDRE \rx_current_bit_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_current_bit[0]_i_1_n_0 ),
        .Q(\rx_current_bit_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_current_bit_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_current_bit[1]_i_1_n_0 ),
        .Q(\rx_current_bit_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_current_bit_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_current_bit[2]_i_1_n_0 ),
        .Q(\rx_current_bit_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_sample_counter[0]_i_1__0 
       (.I0(\rx_sample_counter_reg_n_0_[0] ),
        .O(\rx_sample_counter[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rx_sample_counter[1]_i_1__0 
       (.I0(\rx_sample_counter_reg_n_0_[1] ),
        .I1(\rx_sample_counter_reg_n_0_[0] ),
        .O(\rx_sample_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rx_sample_counter[2]_i_1__0 
       (.I0(\rx_sample_counter_reg_n_0_[2] ),
        .I1(\rx_sample_counter_reg_n_0_[0] ),
        .I2(\rx_sample_counter_reg_n_0_[1] ),
        .O(\rx_sample_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_sample_counter[3]_i_1__0 
       (.I0(\rx_sample_counter_reg_n_0_[3] ),
        .I1(\rx_sample_counter_reg_n_0_[1] ),
        .I2(\rx_sample_counter_reg_n_0_[0] ),
        .I3(\rx_sample_counter_reg_n_0_[2] ),
        .O(\rx_sample_counter[3]_i_1__0_n_0 ));
  FDRE \rx_sample_counter_reg[0] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\rx_sample_counter[0]_i_1__0_n_0 ),
        .Q(\rx_sample_counter_reg_n_0_[0] ),
        .R(reset));
  FDRE \rx_sample_counter_reg[1] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\rx_sample_counter[1]_i_1__0_n_0 ),
        .Q(\rx_sample_counter_reg_n_0_[1] ),
        .R(reset));
  FDRE \rx_sample_counter_reg[2] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\rx_sample_counter[2]_i_1__0_n_0 ),
        .Q(\rx_sample_counter_reg_n_0_[2] ),
        .R(reset));
  FDRE \rx_sample_counter_reg[3] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\rx_sample_counter[3]_i_1__0_n_0 ),
        .Q(\rx_sample_counter_reg_n_0_[3] ),
        .R(reset));
  LUT6 #(
    .INIT(64'hBBFFFBFF44000000)) 
    \rx_sample_delay[0]_i_1 
       (.I0(rx_state__0[1]),
        .I1(\data_out_reg[0] ),
        .I2(uart1_rxd),
        .I3(sample_clk_reg_n_0),
        .I4(rx_state__0[0]),
        .I5(\rx_sample_delay_reg_n_0_[0] ),
        .O(\rx_sample_delay[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \rx_sample_delay[1]_i_1 
       (.I0(\rx_sample_delay_reg_n_0_[0] ),
        .I1(rx_state__0[0]),
        .I2(\rx_sample_delay[2]_i_2_n_0 ),
        .I3(\rx_sample_delay_reg_n_0_[1] ),
        .O(\rx_sample_delay[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \rx_sample_delay[2]_i_1 
       (.I0(\rx_sample_delay_reg_n_0_[1] ),
        .I1(\rx_sample_delay_reg_n_0_[0] ),
        .I2(rx_state__0[0]),
        .I3(\rx_sample_delay[2]_i_2_n_0 ),
        .I4(\rx_sample_delay_reg_n_0_[2] ),
        .O(\rx_sample_delay[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h44000400)) 
    \rx_sample_delay[2]_i_2 
       (.I0(rx_state__0[1]),
        .I1(\data_out_reg[0] ),
        .I2(uart1_rxd),
        .I3(sample_clk_reg_n_0),
        .I4(rx_state__0[0]),
        .O(\rx_sample_delay[2]_i_2_n_0 ));
  FDRE \rx_sample_delay_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_sample_delay[0]_i_1_n_0 ),
        .Q(\rx_sample_delay_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_sample_delay_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_sample_delay[1]_i_1_n_0 ),
        .Q(\rx_sample_delay_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_sample_delay_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\rx_sample_delay[2]_i_1_n_0 ),
        .Q(\rx_sample_delay_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rx_sample_value_reg[0] 
       (.C(system_clk),
        .CE(\rx_sample_value_reg[3]_0 ),
        .D(\rx_sample_counter_reg_n_0_[0] ),
        .Q(\rx_sample_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_sample_value_reg[1] 
       (.C(system_clk),
        .CE(\rx_sample_value_reg[3]_0 ),
        .D(\rx_sample_counter_reg_n_0_[1] ),
        .Q(\rx_sample_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_sample_value_reg[2] 
       (.C(system_clk),
        .CE(\rx_sample_value_reg[3]_0 ),
        .D(\rx_sample_counter_reg_n_0_[2] ),
        .Q(\rx_sample_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rx_sample_value_reg[3] 
       (.C(system_clk),
        .CE(\rx_sample_value_reg[3]_0 ),
        .D(\rx_sample_counter_reg_n_0_[3] ),
        .Q(\rx_sample_value_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sample_clk_counter[0]_i_1__0 
       (.I0(sample_clk_counter_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sample_clk_counter[1]_i_1__0 
       (.I0(sample_clk_counter_reg__0[0]),
        .I1(sample_clk_counter_reg__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sample_clk_counter[2]_i_1__0 
       (.I0(sample_clk_counter_reg__0[2]),
        .I1(sample_clk_counter_reg__0[1]),
        .I2(sample_clk_counter_reg__0[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sample_clk_counter[3]_i_1__0 
       (.I0(sample_clk_counter_reg__0[3]),
        .I1(sample_clk_counter_reg__0[2]),
        .I2(sample_clk_counter_reg__0[0]),
        .I3(sample_clk_counter_reg__0[1]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sample_clk_counter[4]_i_1__0 
       (.I0(sample_clk_counter_reg__0[4]),
        .I1(sample_clk_counter_reg__0[3]),
        .I2(sample_clk_counter_reg__0[1]),
        .I3(sample_clk_counter_reg__0[0]),
        .I4(sample_clk_counter_reg__0[2]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sample_clk_counter[5]_i_1__0 
       (.I0(sample_clk_counter_reg__0[5]),
        .I1(sample_clk_counter_reg__0[4]),
        .I2(sample_clk_counter_reg__0[2]),
        .I3(sample_clk_counter_reg__0[0]),
        .I4(sample_clk_counter_reg__0[1]),
        .I5(sample_clk_counter_reg__0[3]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sample_clk_counter[6]_i_1__0 
       (.I0(\sample_clk_counter[7]_i_7__0_n_0 ),
        .I1(sample_clk_counter_reg__0[6]),
        .O(plusOp__0[6]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sample_clk_counter[7]_i_1 
       (.I0(\sample_clk_counter[7]_i_4__0_n_0 ),
        .I1(\sample_clk_counter[7]_i_5__0_n_0 ),
        .I2(\data_out_reg[0] ),
        .O(\sample_clk_counter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \sample_clk_counter[7]_i_10__0 
       (.I0(\sample_clk_divisor_reg_n_0_[1] ),
        .I1(sample_clk_counter_reg__0[1]),
        .I2(\sample_clk_divisor_reg_n_0_[2] ),
        .I3(sample_clk_counter_reg__0[2]),
        .O(\sample_clk_counter[7]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \sample_clk_counter[7]_i_2__0 
       (.I0(\sample_clk_counter[7]_i_6__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\sample_clk_counter[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \sample_clk_counter[7]_i_3__0 
       (.I0(sample_clk_counter_reg__0[7]),
        .I1(\sample_clk_counter[7]_i_7__0_n_0 ),
        .I2(sample_clk_counter_reg__0[6]),
        .O(plusOp__0[7]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \sample_clk_counter[7]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\sample_clk_counter[7]_i_6__0_n_0 ),
        .O(\sample_clk_counter[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \sample_clk_counter[7]_i_5__0 
       (.I0(sample_clk_counter_reg__0[7]),
        .I1(Q[4]),
        .I2(sample_clk_counter_reg__0[6]),
        .I3(Q[3]),
        .I4(\sample_clk_counter[7]_i_8__0_n_0 ),
        .O(\sample_clk_counter[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sample_clk_counter[7]_i_6__0 
       (.I0(\sample_clk_divisor_reg_n_0_[1] ),
        .I1(\sample_clk_divisor_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(\sample_clk_divisor_reg_n_0_[2] ),
        .O(\sample_clk_counter[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sample_clk_counter[7]_i_7__0 
       (.I0(sample_clk_counter_reg__0[4]),
        .I1(sample_clk_counter_reg__0[2]),
        .I2(sample_clk_counter_reg__0[0]),
        .I3(sample_clk_counter_reg__0[1]),
        .I4(sample_clk_counter_reg__0[3]),
        .I5(sample_clk_counter_reg__0[5]),
        .O(\sample_clk_counter[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \sample_clk_counter[7]_i_8__0 
       (.I0(\sample_clk_counter[7]_i_9__0_n_0 ),
        .I1(\sample_clk_divisor_reg_n_0_[0] ),
        .I2(sample_clk_counter_reg__0[0]),
        .I3(Q[1]),
        .I4(sample_clk_counter_reg__0[4]),
        .I5(\sample_clk_counter[7]_i_10__0_n_0 ),
        .O(\sample_clk_counter[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \sample_clk_counter[7]_i_9__0 
       (.I0(Q[2]),
        .I1(sample_clk_counter_reg__0[5]),
        .I2(Q[0]),
        .I3(sample_clk_counter_reg__0[3]),
        .O(\sample_clk_counter[7]_i_9__0_n_0 ));
  FDRE \sample_clk_counter_reg[0] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[0]),
        .Q(sample_clk_counter_reg__0[0]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_counter_reg[1] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[1]),
        .Q(sample_clk_counter_reg__0[1]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_counter_reg[2] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[2]),
        .Q(sample_clk_counter_reg__0[2]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_counter_reg[3] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[3]),
        .Q(sample_clk_counter_reg__0[3]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_counter_reg[4] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[4]),
        .Q(sample_clk_counter_reg__0[4]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_counter_reg[5] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[5]),
        .Q(sample_clk_counter_reg__0[5]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_counter_reg[6] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[6]),
        .Q(sample_clk_counter_reg__0[6]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_counter_reg[7] 
       (.C(system_clk),
        .CE(\sample_clk_counter[7]_i_2__0_n_0 ),
        .D(plusOp__0[7]),
        .Q(sample_clk_counter_reg__0[7]),
        .R(\sample_clk_counter[7]_i_1_n_0 ));
  FDRE \sample_clk_divisor_reg[0] 
       (.C(system_clk),
        .CE(E),
        .D(D[0]),
        .Q(\sample_clk_divisor_reg_n_0_[0] ),
        .R(reset));
  FDRE \sample_clk_divisor_reg[1] 
       (.C(system_clk),
        .CE(E),
        .D(D[1]),
        .Q(\sample_clk_divisor_reg_n_0_[1] ),
        .R(reset));
  FDRE \sample_clk_divisor_reg[2] 
       (.C(system_clk),
        .CE(E),
        .D(D[2]),
        .Q(\sample_clk_divisor_reg_n_0_[2] ),
        .R(reset));
  FDRE \sample_clk_divisor_reg[3] 
       (.C(system_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[0]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[4] 
       (.C(system_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[1]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[5] 
       (.C(system_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[2]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[6] 
       (.C(system_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[3]),
        .R(reset));
  FDRE \sample_clk_divisor_reg[7] 
       (.C(system_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[4]),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    sample_clk_i_1__0
       (.I0(\sample_clk_counter[7]_i_5__0_n_0 ),
        .I1(\sample_clk_counter[7]_i_2__0_n_0 ),
        .I2(sample_clk_reg_n_0),
        .O(sample_clk_i_1__0_n_0));
  FDRE sample_clk_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(sample_clk_i_1__0_n_0),
        .Q(sample_clk_reg_n_0),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_fifo_2 send_buffer
       (.D(send_buffer_n_3),
        .E(send_buffer_push_reg_0),
        .\FSM_onehot_tx_state_reg[0] (send_buffer_n_8),
        .\FSM_onehot_tx_state_reg[0]_0 (uart_tx_clk_reg_n_0),
        .\FSM_onehot_tx_state_reg[0]_1 (\FSM_onehot_tx_state[2]_i_3__0_n_0 ),
        .\FSM_onehot_tx_state_reg[1] (send_buffer_n_5),
        .\FSM_onehot_tx_state_reg[1]_0 (send_buffer_n_7),
        .\FSM_onehot_tx_state_reg[1]_1 (\FSM_onehot_tx_state_reg_n_0_[0] ),
        .\FSM_onehot_tx_state_reg[2] (send_buffer_n_9),
        .\FSM_onehot_tx_state_reg[2]_0 (\FSM_onehot_tx_state_reg_n_0_[1] ),
        .\FSM_onehot_tx_state_reg[2]_1 (\FSM_onehot_tx_state_reg_n_0_[2] ),
        .\bottom_reg[4]_0 (send_buffer_pop_reg_n_0),
        .data_out(recv_buffer_n_13),
        .\data_out_reg[0]_0 (\data_out_reg[0] ),
        .prev_op_reg_0(prev_op_reg),
        .reset(reset),
        .send_buffer_input({\send_buffer_input_reg_n_0_[7] ,\send_buffer_input_reg_n_0_[6] ,\send_buffer_input_reg_n_0_[5] ,\send_buffer_input_reg_n_0_[4] ,\send_buffer_input_reg_n_0_[3] ,\send_buffer_input_reg_n_0_[2] ,\send_buffer_input_reg_n_0_[1] ,\send_buffer_input_reg_n_0_[0] }),
        .system_clk(system_clk),
        .\tx_current_bit_reg[0] (\tx_current_bit_reg_n_0_[1] ),
        .\tx_current_bit_reg[0]_0 (\tx_current_bit_reg_n_0_[0] ),
        .\tx_current_bit_reg[0]_1 (\tx_current_bit_reg_n_0_[2] ),
        .\tx_current_bit_reg[1] (send_buffer_n_0),
        .\tx_current_bit_reg[1]_0 (send_buffer_n_1),
        .\tx_current_bit_reg[1]_1 (send_buffer_n_2),
        .txd_reg(send_buffer_n_6),
        .txd_reg_0(txd_i_6__0_n_0),
        .txd_reg_1(txd_i_4__0_n_0),
        .txd_reg_2(txd_i_5_n_0),
        .uart1_txd(uart1_txd),
        .\wb_dat_out_reg[3] (\wb_dat_out_reg[3]_0 ),
        .\wb_dat_out_reg[3]_0 (\wb_dat_out_reg[3]_1 ),
        .\wb_dat_out_reg[3]_1 (\wb_state_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \send_buffer_input[7]_i_3 
       (.I0(\wb_state_reg[1]_0 ),
        .I1(wb_ack_reg_1),
        .O(\wb_state_reg[1]_1 ));
  FDRE \send_buffer_input_reg[0] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [0]),
        .Q(\send_buffer_input_reg_n_0_[0] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[1] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [1]),
        .Q(\send_buffer_input_reg_n_0_[1] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[2] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [2]),
        .Q(\send_buffer_input_reg_n_0_[2] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[3] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [3]),
        .Q(\send_buffer_input_reg_n_0_[3] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[4] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [4]),
        .Q(\send_buffer_input_reg_n_0_[4] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[5] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [5]),
        .Q(\send_buffer_input_reg_n_0_[5] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[6] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [6]),
        .Q(\send_buffer_input_reg_n_0_[6] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE \send_buffer_input_reg[7] 
       (.C(system_clk),
        .CE(\send_buffer_input_reg[7]_0 ),
        .D(\send_buffer_input_reg[7]_1 [7]),
        .Q(\send_buffer_input_reg_n_0_[7] ),
        .R(\send_buffer_input_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    send_buffer_pop_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_5),
        .Q(send_buffer_pop_reg_n_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    send_buffer_push_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_push_reg_1),
        .Q(send_buffer_push_reg_0),
        .R(reset));
  FDRE \tx_current_bit_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_0),
        .Q(\tx_current_bit_reg_n_0_[0] ),
        .R(reset));
  FDRE \tx_current_bit_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_1),
        .Q(\tx_current_bit_reg_n_0_[1] ),
        .R(reset));
  FDRE \tx_current_bit_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_2),
        .Q(\tx_current_bit_reg_n_0_[2] ),
        .R(reset));
  LUT2 #(
    .INIT(4'h8)) 
    txd_i_4__0
       (.I0(uart_tx_clk_reg_n_0),
        .I1(\FSM_onehot_tx_state_reg_n_0_[2] ),
        .O(txd_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    txd_i_5
       (.I0(uart_tx_clk_reg_n_0),
        .I1(\FSM_onehot_tx_state_reg_n_0_[0] ),
        .O(txd_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h40)) 
    txd_i_6__0
       (.I0(send_buffer_pop_reg_n_0),
        .I1(\FSM_onehot_tx_state_reg_n_0_[1] ),
        .I2(uart_tx_clk_reg_n_0),
        .O(txd_i_6__0_n_0));
  FDSE txd_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(send_buffer_n_6),
        .Q(uart1_txd),
        .S(reset));
  LUT5 #(
    .INIT(32'h80000000)) 
    uart_tx_clk_i_1__0
       (.I0(\uart_tx_counter_reg_n_0_[3] ),
        .I1(sample_clk_reg_n_0),
        .I2(\uart_tx_counter_reg_n_0_[1] ),
        .I3(\uart_tx_counter_reg_n_0_[0] ),
        .I4(\uart_tx_counter_reg_n_0_[2] ),
        .O(uart_tx_clk_i_1__0_n_0));
  FDRE uart_tx_clk_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(uart_tx_clk_i_1__0_n_0),
        .Q(uart_tx_clk_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_tx_counter[0]_i_1__0 
       (.I0(\uart_tx_counter_reg_n_0_[0] ),
        .O(\uart_tx_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_tx_counter[1]_i_1__0 
       (.I0(\uart_tx_counter_reg_n_0_[1] ),
        .I1(\uart_tx_counter_reg_n_0_[0] ),
        .O(\uart_tx_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \uart_tx_counter[2]_i_1__0 
       (.I0(\uart_tx_counter_reg_n_0_[2] ),
        .I1(\uart_tx_counter_reg_n_0_[0] ),
        .I2(\uart_tx_counter_reg_n_0_[1] ),
        .O(\uart_tx_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \uart_tx_counter[3]_i_1__0 
       (.I0(\uart_tx_counter_reg_n_0_[3] ),
        .I1(\uart_tx_counter_reg_n_0_[1] ),
        .I2(\uart_tx_counter_reg_n_0_[0] ),
        .I3(\uart_tx_counter_reg_n_0_[2] ),
        .O(\uart_tx_counter[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[0] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\uart_tx_counter[0]_i_1__0_n_0 ),
        .Q(\uart_tx_counter_reg_n_0_[0] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[1] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\uart_tx_counter[1]_i_1__0_n_0 ),
        .Q(\uart_tx_counter_reg_n_0_[1] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[2] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\uart_tx_counter[2]_i_1__0_n_0 ),
        .Q(\uart_tx_counter_reg_n_0_[2] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_counter_reg[3] 
       (.C(system_clk),
        .CE(sample_clk_reg_n_0),
        .D(\uart_tx_counter[3]_i_1__0_n_0 ),
        .Q(\uart_tx_counter_reg_n_0_[3] ),
        .R(reset));
  LUT6 #(
    .INIT(64'h0EFFFFFF0EFF0000)) 
    wb_ack_i_1
       (.I0(\wb_state_reg[1]_0 ),
        .I1(\wb_state_reg[0]_0 ),
        .I2(wb_ack_reg_3),
        .I3(wb_ack_reg_1),
        .I4(wb_ack_i_2_n_0),
        .I5(wb_ack_reg_0),
        .O(wb_ack_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF5555F0F30003)) 
    wb_ack_i_2
       (.I0(recv_buffer_pop_reg_0),
        .I1(wb_ack_reg_1),
        .I2(\wb_state_reg[0]_0 ),
        .I3(wb_ack_reg_2),
        .I4(wb_ack_reg_3),
        .I5(\wb_state_reg[1]_0 ),
        .O(wb_ack_i_2_n_0));
  FDRE wb_ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(wb_ack_i_1_n_0),
        .Q(wb_ack_reg_0),
        .R(reset));
  FDRE \wb_dat_out_reg[0] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(recv_buffer_n_5),
        .Q(\wb_dat_out_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[1] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(recv_buffer_n_4),
        .Q(\wb_dat_out_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[2] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(recv_buffer_n_3),
        .Q(\wb_dat_out_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[3] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(send_buffer_n_3),
        .Q(\wb_dat_out_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[4] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(\wb_dat_out_reg[7]_2 [0]),
        .Q(\wb_dat_out_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[5] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(\wb_dat_out_reg[7]_2 [1]),
        .Q(\wb_dat_out_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[6] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(\wb_dat_out_reg[7]_2 [2]),
        .Q(\wb_dat_out_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \wb_dat_out_reg[7] 
       (.C(system_clk),
        .CE(\wb_dat_out_reg[7]_1 ),
        .D(\wb_dat_out_reg[7]_2 [3]),
        .Q(\wb_dat_out_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F00000F0F0088)) 
    \wb_state[0]_i_1 
       (.I0(\wb_state_reg[0]_1 ),
        .I1(\dmem_if_outputs[we] ),
        .I2(wb_ack_reg_3),
        .I3(wb_ack_reg_1),
        .I4(\wb_state_reg[0]_0 ),
        .I5(\wb_state_reg[1]_0 ),
        .O(\wb_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F00000077)) 
    \wb_state[1]_i_1 
       (.I0(\wb_state_reg[1]_2 ),
        .I1(\dmem_if_outputs[we] ),
        .I2(wb_ack_reg_3),
        .I3(wb_ack_reg_1),
        .I4(\wb_state_reg[0]_0 ),
        .I5(\wb_state_reg[1]_0 ),
        .O(\wb_state[1]_i_1_n_0 ));
  FDRE \wb_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_state[0]_i_1_n_0 ),
        .Q(\wb_state_reg[0]_0 ),
        .R(reset));
  FDRE \wb_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_state[1]_i_1_n_0 ),
        .Q(\wb_state_reg[1]_0 ),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_wb_adapter
   (dmem_read_ack,
    \dmem_if_outputs[stb] ,
    \dmem_if_outputs[we] ,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[0]_0 ,
    p_1_in,
    \FSM_sequential_state_reg[1]_1 ,
    \mem_data_out_reg[7]_0 ,
    Q,
    p_2_in,
    \wb_outputs_reg[dat][31]_0 ,
    \wb_outputs_reg[adr][1]_0 ,
    \wb_outputs_reg[adr][31]_0 ,
    \mem_data_out_reg[31]_0 ,
    \mem_data_out_reg[30]_0 ,
    \mem_data_out_reg[29]_0 ,
    \mem_data_out_reg[28]_0 ,
    \mem_data_out_reg[27]_0 ,
    \mem_data_out_reg[26]_0 ,
    \mem_data_out_reg[25]_0 ,
    \mem_data_out_reg[24]_0 ,
    \wb_outputs_reg[sel][3]_0 ,
    reset,
    mem_r_ack_reg_0,
    system_clk,
    \wb_outputs_reg[we]_0 ,
    \mem_data_out_reg[31]_1 ,
    \wb_outputs_reg[dat][7]_0 ,
    \wb_outputs_reg[dat][7]_1 ,
    \wb_outputs_reg[adr][0]_0 ,
    \mem_data_out_reg[31]_2 ,
    rd_write_out_reg,
    rd_write_out_reg_0,
    rd_write_out_reg_1,
    rd_write_out_reg_2,
    \rd_data_out_reg[31] ,
    \read_error_address_reg[1] ,
    \FSM_sequential_state_reg[1]_2 ,
    \FSM_sequential_state_reg[0]_1 ,
    D,
    \m2_inputs[dat] ,
    \wb_outputs_reg[sel][3]_1 ,
    \wb_outputs_reg[dat][31]_1 ,
    mem_data_in,
    \wb_outputs_reg[adr][31]_1 );
  output dmem_read_ack;
  output \dmem_if_outputs[stb] ;
  output \dmem_if_outputs[we] ;
  output \FSM_sequential_state_reg[1]_0 ;
  output \FSM_sequential_state_reg[0]_0 ;
  output p_1_in;
  output \FSM_sequential_state_reg[1]_1 ;
  output \mem_data_out_reg[7]_0 ;
  output [23:0]Q;
  output [31:0]p_2_in;
  output [31:0]\wb_outputs_reg[dat][31]_0 ;
  output [1:0]\wb_outputs_reg[adr][1]_0 ;
  output [31:0]\wb_outputs_reg[adr][31]_0 ;
  output \mem_data_out_reg[31]_0 ;
  output \mem_data_out_reg[30]_0 ;
  output \mem_data_out_reg[29]_0 ;
  output \mem_data_out_reg[28]_0 ;
  output \mem_data_out_reg[27]_0 ;
  output \mem_data_out_reg[26]_0 ;
  output \mem_data_out_reg[25]_0 ;
  output \mem_data_out_reg[24]_0 ;
  output [3:0]\wb_outputs_reg[sel][3]_0 ;
  input reset;
  input mem_r_ack_reg_0;
  input system_clk;
  input \wb_outputs_reg[we]_0 ;
  input \mem_data_out_reg[31]_1 ;
  input \wb_outputs_reg[dat][7]_0 ;
  input \wb_outputs_reg[dat][7]_1 ;
  input \wb_outputs_reg[adr][0]_0 ;
  input \mem_data_out_reg[31]_2 ;
  input rd_write_out_reg;
  input rd_write_out_reg_0;
  input rd_write_out_reg_1;
  input rd_write_out_reg_2;
  input [1:0]\rd_data_out_reg[31] ;
  input \read_error_address_reg[1] ;
  input \FSM_sequential_state_reg[1]_2 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input [23:0]D;
  input [7:0]\m2_inputs[dat] ;
  input [3:0]\wb_outputs_reg[sel][3]_1 ;
  input [23:0]\wb_outputs_reg[dat][31]_1 ;
  input [7:0]mem_data_in;
  input [31:0]\wb_outputs_reg[adr][31]_1 ;

  wire [23:0]D;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire [23:0]Q;
  wire \dmem_if_outputs[stb] ;
  wire \dmem_if_outputs[we] ;
  wire dmem_read_ack;
  wire [7:0]\m2_inputs[dat] ;
  wire [7:0]mem_data_in;
  wire \mem_data_out[23]_i_1_n_0 ;
  wire \mem_data_out[31]_i_1_n_0 ;
  wire \mem_data_out_reg[24]_0 ;
  wire \mem_data_out_reg[25]_0 ;
  wire \mem_data_out_reg[26]_0 ;
  wire \mem_data_out_reg[27]_0 ;
  wire \mem_data_out_reg[28]_0 ;
  wire \mem_data_out_reg[29]_0 ;
  wire \mem_data_out_reg[30]_0 ;
  wire \mem_data_out_reg[31]_0 ;
  wire \mem_data_out_reg[31]_1 ;
  wire \mem_data_out_reg[31]_2 ;
  wire \mem_data_out_reg[7]_0 ;
  wire mem_r_ack_reg_0;
  wire p_1_in;
  wire [31:0]p_2_in;
  wire [1:0]\rd_data_out_reg[31] ;
  wire rd_write_out_reg;
  wire rd_write_out_reg_0;
  wire rd_write_out_reg_1;
  wire rd_write_out_reg_2;
  wire \read_error_address_reg[1] ;
  wire reset;
  wire system_clk;
  wire \wb_outputs[cyc]_i_1__0_n_0 ;
  wire \wb_outputs[dat][31]_i_1_n_0 ;
  wire \wb_outputs[dat][7]_i_1_n_0 ;
  wire \wb_outputs[sel][3]_i_1_n_0 ;
  wire \wb_outputs_reg[adr][0]_0 ;
  wire [1:0]\wb_outputs_reg[adr][1]_0 ;
  wire [31:0]\wb_outputs_reg[adr][31]_0 ;
  wire [31:0]\wb_outputs_reg[adr][31]_1 ;
  wire [31:0]\wb_outputs_reg[dat][31]_0 ;
  wire [23:0]\wb_outputs_reg[dat][31]_1 ;
  wire \wb_outputs_reg[dat][7]_0 ;
  wire \wb_outputs_reg[dat][7]_1 ;
  wire [3:0]\wb_outputs_reg[sel][3]_0 ;
  wire [3:0]\wb_outputs_reg[sel][3]_1 ;
  wire \wb_outputs_reg[we]_0 ;

  (* FSM_ENCODED_STATES = "idle:00,read_wait_ack:10,write_wait_ack:01" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_1 ),
        .Q(\FSM_sequential_state_reg[0]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "idle:00,read_wait_ack:10,write_wait_ack:01" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[1]_2 ),
        .Q(\FSM_sequential_state_reg[1]_0 ),
        .R(reset));
  LUT1 #(
    .INIT(2'h1)) 
    count_instr_out_i_2
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF0000)) 
    \csr_addr_out[11]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(rd_write_out_reg),
        .I3(rd_write_out_reg_0),
        .I4(rd_write_out_reg_1),
        .I5(rd_write_out_reg_2),
        .O(\FSM_sequential_state_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_data_out[23]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\mem_data_out_reg[31]_2 ),
        .I3(\mem_data_out_reg[31]_1 ),
        .O(\mem_data_out[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mem_data_out[31]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\mem_data_out_reg[31]_2 ),
        .I3(\mem_data_out_reg[31]_1 ),
        .I4(\wb_outputs_reg[dat][7]_1 ),
        .O(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[0] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \mem_data_out_reg[10] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \mem_data_out_reg[11] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \mem_data_out_reg[12] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \mem_data_out_reg[13] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \mem_data_out_reg[14] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \mem_data_out_reg[15] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \mem_data_out_reg[16] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \mem_data_out_reg[17] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \mem_data_out_reg[18] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \mem_data_out_reg[19] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \mem_data_out_reg[1] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \mem_data_out_reg[20] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \mem_data_out_reg[21] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \mem_data_out_reg[22] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \mem_data_out_reg[23] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \mem_data_out_reg[24] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [0]),
        .Q(\mem_data_out_reg[24]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[25] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [1]),
        .Q(\mem_data_out_reg[25]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[26] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [2]),
        .Q(\mem_data_out_reg[26]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[27] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [3]),
        .Q(\mem_data_out_reg[27]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[28] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [4]),
        .Q(\mem_data_out_reg[28]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[29] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [5]),
        .Q(\mem_data_out_reg[29]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[2] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \mem_data_out_reg[30] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [6]),
        .Q(\mem_data_out_reg[30]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[31] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(\m2_inputs[dat] [7]),
        .Q(\mem_data_out_reg[31]_0 ),
        .R(\mem_data_out[31]_i_1_n_0 ));
  FDRE \mem_data_out_reg[3] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \mem_data_out_reg[4] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \mem_data_out_reg[5] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \mem_data_out_reg[6] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \mem_data_out_reg[7] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \mem_data_out_reg[8] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \mem_data_out_reg[9] 
       (.C(system_clk),
        .CE(\mem_data_out[23]_i_1_n_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE mem_r_ack_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(mem_r_ack_reg_0),
        .Q(dmem_read_ack),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \processor_adr_out_o[0]_INST_0 
       (.I0(\wb_outputs_reg[adr][31]_0 [0]),
        .I1(\read_error_address_reg[1] ),
        .O(\wb_outputs_reg[adr][1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \processor_adr_out_o[1]_INST_0 
       (.I0(\wb_outputs_reg[adr][31]_0 [1]),
        .I1(\read_error_address_reg[1] ),
        .O(\wb_outputs_reg[adr][1]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[0]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [0]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[10]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [10]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[11]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [11]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[12]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [12]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[13]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [13]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[14]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [14]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[15]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [15]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[16]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [16]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[17]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [17]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[18]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [18]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[19]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [19]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[1]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [1]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[20]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [20]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[21]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [21]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[22]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [22]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[23]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [23]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[24]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [24]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[25]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [25]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[26]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [26]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[27]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [27]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[28]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [28]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[29]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [29]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[2]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [2]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[30]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [30]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[31]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [31]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[3]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [3]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[4]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [4]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[5]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [5]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[6]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [6]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[7]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [7]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[8]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [8]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \processor_data_out_o[9]_INST_0 
       (.I0(\wb_outputs_reg[dat][31]_0 [9]),
        .I1(\read_error_address_reg[1] ),
        .O(p_2_in[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rd_data_out[31]_i_2 
       (.I0(Q[7]),
        .I1(\rd_data_out_reg[31] [0]),
        .I2(Q[15]),
        .I3(\rd_data_out_reg[31] [1]),
        .O(\mem_data_out_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hF33F000A)) 
    \wb_outputs[cyc]_i_1__0 
       (.I0(\wb_outputs_reg[adr][0]_0 ),
        .I1(\mem_data_out_reg[31]_2 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\dmem_if_outputs[stb] ),
        .O(\wb_outputs[cyc]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \wb_outputs[dat][31]_i_1 
       (.I0(\mem_data_out_reg[31]_1 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\wb_outputs_reg[dat][7]_0 ),
        .O(\wb_outputs[dat][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \wb_outputs[dat][7]_i_1 
       (.I0(\mem_data_out_reg[31]_1 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\wb_outputs_reg[dat][7]_0 ),
        .I4(\wb_outputs_reg[dat][7]_1 ),
        .O(\wb_outputs[dat][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \wb_outputs[sel][3]_i_1 
       (.I0(\mem_data_out_reg[31]_1 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\wb_outputs_reg[adr][0]_0 ),
        .O(\wb_outputs[sel][3]_i_1_n_0 ));
  FDRE \wb_outputs_reg[adr][0] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [0]),
        .Q(\wb_outputs_reg[adr][31]_0 [0]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][10] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [10]),
        .Q(\wb_outputs_reg[adr][31]_0 [10]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][11] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [11]),
        .Q(\wb_outputs_reg[adr][31]_0 [11]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][12] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [12]),
        .Q(\wb_outputs_reg[adr][31]_0 [12]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][13] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [13]),
        .Q(\wb_outputs_reg[adr][31]_0 [13]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][14] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [14]),
        .Q(\wb_outputs_reg[adr][31]_0 [14]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][15] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [15]),
        .Q(\wb_outputs_reg[adr][31]_0 [15]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][16] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [16]),
        .Q(\wb_outputs_reg[adr][31]_0 [16]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][17] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [17]),
        .Q(\wb_outputs_reg[adr][31]_0 [17]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][18] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [18]),
        .Q(\wb_outputs_reg[adr][31]_0 [18]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][19] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [19]),
        .Q(\wb_outputs_reg[adr][31]_0 [19]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][1] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [1]),
        .Q(\wb_outputs_reg[adr][31]_0 [1]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][20] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [20]),
        .Q(\wb_outputs_reg[adr][31]_0 [20]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][21] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [21]),
        .Q(\wb_outputs_reg[adr][31]_0 [21]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][22] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [22]),
        .Q(\wb_outputs_reg[adr][31]_0 [22]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][23] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [23]),
        .Q(\wb_outputs_reg[adr][31]_0 [23]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][24] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [24]),
        .Q(\wb_outputs_reg[adr][31]_0 [24]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][25] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [25]),
        .Q(\wb_outputs_reg[adr][31]_0 [25]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][26] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [26]),
        .Q(\wb_outputs_reg[adr][31]_0 [26]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][27] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [27]),
        .Q(\wb_outputs_reg[adr][31]_0 [27]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][28] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [28]),
        .Q(\wb_outputs_reg[adr][31]_0 [28]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][29] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [29]),
        .Q(\wb_outputs_reg[adr][31]_0 [29]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][2] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [2]),
        .Q(\wb_outputs_reg[adr][31]_0 [2]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][30] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [30]),
        .Q(\wb_outputs_reg[adr][31]_0 [30]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][31] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [31]),
        .Q(\wb_outputs_reg[adr][31]_0 [31]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][3] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [3]),
        .Q(\wb_outputs_reg[adr][31]_0 [3]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][4] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [4]),
        .Q(\wb_outputs_reg[adr][31]_0 [4]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][5] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [5]),
        .Q(\wb_outputs_reg[adr][31]_0 [5]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][6] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [6]),
        .Q(\wb_outputs_reg[adr][31]_0 [6]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][7] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [7]),
        .Q(\wb_outputs_reg[adr][31]_0 [7]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][8] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [8]),
        .Q(\wb_outputs_reg[adr][31]_0 [8]),
        .R(1'b0));
  FDRE \wb_outputs_reg[adr][9] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[adr][31]_1 [9]),
        .Q(\wb_outputs_reg[adr][31]_0 [9]),
        .R(1'b0));
  FDRE \wb_outputs_reg[cyc] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_outputs[cyc]_i_1__0_n_0 ),
        .Q(\dmem_if_outputs[stb] ),
        .R(reset));
  FDRE \wb_outputs_reg[dat][0] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[0]),
        .Q(\wb_outputs_reg[dat][31]_0 [0]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][10] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [2]),
        .Q(\wb_outputs_reg[dat][31]_0 [10]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][11] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [3]),
        .Q(\wb_outputs_reg[dat][31]_0 [11]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][12] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [4]),
        .Q(\wb_outputs_reg[dat][31]_0 [12]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][13] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [5]),
        .Q(\wb_outputs_reg[dat][31]_0 [13]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][14] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [6]),
        .Q(\wb_outputs_reg[dat][31]_0 [14]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][15] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [7]),
        .Q(\wb_outputs_reg[dat][31]_0 [15]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][16] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [8]),
        .Q(\wb_outputs_reg[dat][31]_0 [16]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][17] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [9]),
        .Q(\wb_outputs_reg[dat][31]_0 [17]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][18] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [10]),
        .Q(\wb_outputs_reg[dat][31]_0 [18]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][19] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [11]),
        .Q(\wb_outputs_reg[dat][31]_0 [19]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][1] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[1]),
        .Q(\wb_outputs_reg[dat][31]_0 [1]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][20] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [12]),
        .Q(\wb_outputs_reg[dat][31]_0 [20]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][21] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [13]),
        .Q(\wb_outputs_reg[dat][31]_0 [21]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][22] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [14]),
        .Q(\wb_outputs_reg[dat][31]_0 [22]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][23] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [15]),
        .Q(\wb_outputs_reg[dat][31]_0 [23]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][24] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [16]),
        .Q(\wb_outputs_reg[dat][31]_0 [24]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][25] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [17]),
        .Q(\wb_outputs_reg[dat][31]_0 [25]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][26] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [18]),
        .Q(\wb_outputs_reg[dat][31]_0 [26]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][27] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [19]),
        .Q(\wb_outputs_reg[dat][31]_0 [27]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][28] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [20]),
        .Q(\wb_outputs_reg[dat][31]_0 [28]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][29] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [21]),
        .Q(\wb_outputs_reg[dat][31]_0 [29]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][2] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[2]),
        .Q(\wb_outputs_reg[dat][31]_0 [2]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][30] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [22]),
        .Q(\wb_outputs_reg[dat][31]_0 [30]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][31] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [23]),
        .Q(\wb_outputs_reg[dat][31]_0 [31]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][3] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[3]),
        .Q(\wb_outputs_reg[dat][31]_0 [3]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][4] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[4]),
        .Q(\wb_outputs_reg[dat][31]_0 [4]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][5] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[5]),
        .Q(\wb_outputs_reg[dat][31]_0 [5]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][6] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[6]),
        .Q(\wb_outputs_reg[dat][31]_0 [6]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][7] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(mem_data_in[7]),
        .Q(\wb_outputs_reg[dat][31]_0 [7]),
        .R(\wb_outputs[dat][7]_i_1_n_0 ));
  FDRE \wb_outputs_reg[dat][8] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [0]),
        .Q(\wb_outputs_reg[dat][31]_0 [8]),
        .R(1'b0));
  FDRE \wb_outputs_reg[dat][9] 
       (.C(system_clk),
        .CE(\wb_outputs[dat][31]_i_1_n_0 ),
        .D(\wb_outputs_reg[dat][31]_1 [1]),
        .Q(\wb_outputs_reg[dat][31]_0 [9]),
        .R(1'b0));
  FDRE \wb_outputs_reg[sel][0] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[sel][3]_1 [0]),
        .Q(\wb_outputs_reg[sel][3]_0 [0]),
        .R(1'b0));
  FDRE \wb_outputs_reg[sel][1] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[sel][3]_1 [1]),
        .Q(\wb_outputs_reg[sel][3]_0 [1]),
        .R(1'b0));
  FDRE \wb_outputs_reg[sel][2] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[sel][3]_1 [2]),
        .Q(\wb_outputs_reg[sel][3]_0 [2]),
        .R(1'b0));
  FDRE \wb_outputs_reg[sel][3] 
       (.C(system_clk),
        .CE(\wb_outputs[sel][3]_i_1_n_0 ),
        .D(\wb_outputs_reg[sel][3]_1 [3]),
        .Q(\wb_outputs_reg[sel][3]_0 [3]),
        .R(1'b0));
  FDRE \wb_outputs_reg[we] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\wb_outputs_reg[we]_0 ),
        .Q(\dmem_if_outputs[we] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_wb_arbiter
   (\FSM_sequential_state_reg[1]_0 ,
    \wb_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    send_buffer_input,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[1]_rep_0 ,
    D,
    \m2_inputs[dat] ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[0]_3 ,
    \FSM_sequential_state_reg[0]_4 ,
    \FSM_sequential_state_reg[0]_5 ,
    \FSM_sequential_state_reg[0]_6 ,
    \FSM_sequential_state_reg[0]_7 ,
    \FSM_sequential_state_reg[0]_8 ,
    \counter_reg[31] ,
    \FSM_sequential_state_reg[1]_rep__0_0 ,
    \counter_reg[31]_0 ,
    E,
    \FSM_sequential_state_reg[1]_rep__0_1 ,
    \wb_state_reg[1] ,
    \FSM_sequential_state_reg[1]_rep_1 ,
    \FSM_sequential_state_reg[1]_rep_2 ,
    \FSM_sequential_state_reg[1]_rep_3 ,
    \wb_outputs_reg[we] ,
    \FSM_sequential_state_reg[1]_rep__0_2 ,
    \wb_state_reg[1]_0 ,
    recv_buffer_pop_reg,
    \wb_outputs_reg[we]_0 ,
    \intercon_peripheral_reg[2] ,
    \FSM_sequential_state_reg[0]_9 ,
    \FSM_sequential_state_reg[0]_10 ,
    \FSM_sequential_state_reg[0]_11 ,
    \FSM_sequential_state_reg[0]_12 ,
    \FSM_sequential_state_reg[0]_13 ,
    \FSM_sequential_state_reg[0]_14 ,
    \FSM_sequential_state_reg[0]_15 ,
    \FSM_sequential_state_reg[0]_16 ,
    \FSM_sequential_state_reg[0]_17 ,
    \FSM_sequential_state_reg[0]_18 ,
    \FSM_sequential_state_reg[0]_19 ,
    \FSM_sequential_state_reg[0]_20 ,
    \FSM_sequential_state_reg[0]_21 ,
    \FSM_sequential_state_reg[0]_22 ,
    \FSM_sequential_state_reg[0]_23 ,
    \FSM_sequential_state_reg[0]_24 ,
    \FSM_sequential_state_reg[0]_25 ,
    \FSM_sequential_state_reg[0]_26 ,
    \FSM_sequential_state_reg[0]_27 ,
    \FSM_sequential_state_reg[0]_28 ,
    \FSM_sequential_state_reg[0]_29 ,
    \FSM_sequential_state_reg[0]_30 ,
    \FSM_sequential_state_reg[0]_31 ,
    \FSM_sequential_state_reg[0]_32 ,
    \FSM_sequential_state_reg[0]_33 ,
    \FSM_sequential_state_reg[0]_34 ,
    \FSM_sequential_state_reg[0]_35 ,
    \FSM_sequential_state_reg[0]_36 ,
    \FSM_sequential_state_reg[0]_37 ,
    \FSM_sequential_state_reg[0]_38 ,
    \FSM_sequential_state_reg[0]_39 ,
    \FSM_sequential_state_reg[0]_40 ,
    \FSM_sequential_state_reg[0]_41 ,
    \FSM_sequential_state_reg[0]_42 ,
    \FSM_sequential_state_reg[0]_43 ,
    \FSM_sequential_state_reg[0]_44 ,
    \FSM_sequential_state_reg[0]_45 ,
    \FSM_sequential_state_reg[0]_46 ,
    \FSM_sequential_state_reg[0]_47 ,
    \FSM_sequential_state_reg[0]_48 ,
    \FSM_sequential_state_reg[0]_49 ,
    \FSM_sequential_state_reg[0]_50 ,
    \FSM_sequential_state_reg[0]_51 ,
    \FSM_sequential_state_reg[0]_52 ,
    \FSM_sequential_state_reg[0]_53 ,
    \FSM_sequential_state_reg[0]_54 ,
    \FSM_sequential_state_reg[0]_55 ,
    \FSM_sequential_state_reg[0]_56 ,
    \FSM_sequential_state_reg[0]_57 ,
    \FSM_sequential_state_reg[0]_58 ,
    \FSM_sequential_state_reg[0]_59 ,
    \FSM_sequential_state_reg[0]_60 ,
    \FSM_sequential_state_reg[0]_61 ,
    \FSM_sequential_state_reg[0]_62 ,
    \FSM_sequential_state_reg[0]_63 ,
    \FSM_sequential_state_reg[0]_64 ,
    \FSM_sequential_state_reg[0]_65 ,
    \FSM_sequential_state_reg[0]_66 ,
    \FSM_sequential_state_reg[0]_67 ,
    \FSM_sequential_state_reg[0]_68 ,
    \FSM_sequential_state_reg[0]_69 ,
    \FSM_sequential_state_reg[0]_70 ,
    \FSM_sequential_state_reg[0]_71 ,
    \FSM_sequential_state_reg[0]_72 ,
    \wb_outputs_reg[cyc] ,
    \wb_outputs_reg[adr][4] ,
    \intercon_peripheral_reg[0] ,
    \intercon_peripheral_reg[2]_0 ,
    \intercon_peripheral_reg[3] ,
    intercon_busy_reg,
    \wb_outputs_reg[cyc]_0 ,
    O,
    \counter_reg[7] ,
    \counter_reg[11] ,
    \counter_reg[15] ,
    \counter_reg[19] ,
    \counter_reg[23] ,
    \counter_reg[27] ,
    \counter_reg[31]_1 ,
    \counter_reg[3] ,
    \counter_reg[7]_0 ,
    \counter_reg[11]_0 ,
    \counter_reg[15]_0 ,
    \counter_reg[19]_0 ,
    \counter_reg[23]_0 ,
    \counter_reg[27]_0 ,
    \counter_reg[31]_2 ,
    state_reg,
    \wb_outputs_reg[we]_1 ,
    \FSM_sequential_state_reg[1]_rep_4 ,
    \wb_outputs_reg[we]_2 ,
    \FSM_sequential_state_reg[1]_rep__0_3 ,
    \FSM_sequential_state_reg[1]_rep__0_4 ,
    \wb_outputs_reg[we]_3 ,
    \wb_outputs_reg[we]_4 ,
    \FSM_sequential_state_reg[1]_rep__0_5 ,
    \FSM_sequential_state_reg[1]_rep__0_6 ,
    \wb_outputs_reg[we]_5 ,
    sel,
    ctrl_run_reg,
    ack_reg,
    \intercon_peripheral_reg[0]_0 ,
    read_ack_reg,
    \intercon_peripheral_reg[0]_1 ,
    \wb_outputs_reg[stb] ,
    \intercon_peripheral_reg[0]_2 ,
    \intercon_peripheral_reg[1] ,
    \FSM_sequential_state_reg[1]_rep__0_7 ,
    ADDRARDADDR,
    \FSM_sequential_state_reg[1]_rep__0_8 ,
    \FSM_sequential_state_reg[1]_rep__0_9 ,
    \write_error_data_reg[31] ,
    \FSM_sequential_state_reg[1]_rep__0_10 ,
    irq_recv_enable_reg,
    irq_tx_ready_enable_reg,
    irq_recv_enable_reg_0,
    irq_tx_ready_enable_reg_0,
    \sample_clk_divisor_reg[3] ,
    \sample_clk_divisor_reg[7] ,
    \sample_clk_divisor_reg[3]_0 ,
    \sample_clk_divisor_reg[7]_0 ,
    \wb_outputs_reg[adr][4]_0 ,
    \FSM_sequential_state_reg[1]_rep__0_11 ,
    \FSM_sequential_state_reg[1]_rep__0_12 ,
    \intercon_peripheral_reg[0]_3 ,
    \intercon_peripheral_reg[1]_0 ,
    state_reg_0,
    state_reg_1,
    state_reg_2,
    wb_dat_out,
    state_reg_3,
    state_reg_4,
    state_reg_5,
    I95,
    \wb_outputs_reg[dat][1] ,
    \wb_outputs_reg[dat][0] ,
    \wb_outputs_reg[dat][1]_0 ,
    \wb_outputs_reg[dat][0]_0 ,
    \wb_state_reg[1]_1 ,
    \wb_state_reg[1]_2 ,
    \wb_outputs_reg[dat][0]_1 ,
    \wb_outputs_reg[dat][0]_2 ,
    \intercon_peripheral_reg[2]_1 ,
    \wb_outputs_reg[cyc]_1 ,
    \intercon_peripheral_reg[0]_4 ,
    \intercon_peripheral_reg[0]_5 ,
    \intercon_peripheral_reg[1]_1 ,
    \intercon_peripheral_reg[3]_0 ,
    \FSM_sequential_state_reg[0]_73 ,
    \FSM_sequential_state_reg[1]_rep_5 ,
    \FSM_sequential_state_reg[0]_74 ,
    \FSM_sequential_state_reg[0]_75 ,
    \icache_inputs[ack] ,
    processor_adr_out_o,
    processor_sel_out_o,
    addra,
    ADDRBWRADDR,
    \FSM_sequential_state_reg[1]_rep__0_13 ,
    \FSM_sequential_state_reg[1]_rep__0_14 ,
    \FSM_sequential_state_reg[1]_rep__0_15 ,
    \FSM_sequential_state_reg[1]_rep__0_16 ,
    \FSM_sequential_state_reg[1]_rep__0_17 ,
    \FSM_sequential_state_reg[1]_rep__0_18 ,
    \FSM_sequential_state_reg[1]_rep__0_19 ,
    \FSM_sequential_state_reg[1]_rep__0_20 ,
    \FSM_sequential_state_reg[1]_rep__0_21 ,
    \FSM_sequential_state_reg[1]_rep__0_22 ,
    \FSM_sequential_state_reg[1]_rep__0_23 ,
    p_1_in0_in,
    \FSM_sequential_state_reg[1]_rep__0_24 ,
    \wb_outputs_reg[sel][3] ,
    WEA,
    \wb_outputs_reg[sel][0] ,
    p_1_in,
    \wb_outputs_reg[sel][1] ,
    \wb_outputs_reg[sel][1]_0 ,
    \wb_outputs_reg[sel][2] ,
    \wb_outputs_reg[sel][2]_0 ,
    \wb_outputs_reg[sel][3]_0 ,
    \wb_outputs_reg[sel][3]_1 ,
    counter_reg,
    irq_reset_reg,
    \counter_reg[3]_0 ,
    counter_reg_1,
    \mem_data_out_reg[24] ,
    \load_buffer_reg[8] ,
    \mem_data_out_reg[0] ,
    \mem_data_out_reg[16] ,
    \mem_data_out_reg[16]_0 ,
    \mem_data_out_reg[25] ,
    \load_buffer_reg[9] ,
    \mem_data_out_reg[26] ,
    \load_buffer_reg[10] ,
    \mem_data_out_reg[27] ,
    \load_buffer_reg[11] ,
    \mem_data_out_reg[28] ,
    \load_buffer_reg[12] ,
    \mem_data_out_reg[29] ,
    \load_buffer_reg[13] ,
    \mem_data_out_reg[30] ,
    \load_buffer_reg[14] ,
    \mem_data_out_reg[31] ,
    \load_buffer_reg[15] ,
    Q,
    \wb_dat_out_reg[31] ,
    \wb_dat_out_reg[7] ,
    recv_buffer_pop_reg_0,
    recv_buffer_pop_reg_1,
    \wb_dat_out_reg[7]_0 ,
    recv_buffer_pop_reg_2,
    recv_buffer_pop_reg_3,
    recv_buffer_pop_reg_4,
    \compare_reg[31] ,
    recv_buffer_pop_reg_5,
    recv_buffer_pop_reg_6,
    \mem_data_out_reg[0]_0 ,
    \load_buffer_reg[0] ,
    \load_buffer_reg[0]_0 ,
    \mem_data_out_reg[1] ,
    \mem_data_out_reg[2] ,
    \mem_data_out_reg[3] ,
    \mem_data_out_reg[4] ,
    \mem_data_out_reg[5] ,
    \mem_data_out_reg[6] ,
    \mem_data_out_reg[7] ,
    \load_buffer_reg[16] ,
    \load_buffer_reg[17] ,
    \load_buffer_reg[18] ,
    \load_buffer_reg[19] ,
    \load_buffer_reg[20] ,
    \load_buffer_reg[21] ,
    \load_buffer_reg[22] ,
    \load_buffer_reg[23] ,
    \send_buffer_input_reg[7] ,
    state_reg_6,
    \intercon_peripheral_reg[2]_2 ,
    \intercon_peripheral_reg[3]_1 ,
    intercon_busy,
    \intercon_peripheral_reg[1]_2 ,
    p_0_in3_in,
    memory_reg_3_0_6,
    \counter_reg[7]_1 ,
    plusOp_0,
    irq_tx_ready_enable_reg_1,
    \sample_clk_divisor_reg[7]_1 ,
    \counter_reg[31]_3 ,
    ctrl_run_reg_0,
    \counter_reg[0] ,
    ctrl_run,
    p_2_in,
    \counter_reg[31]_4 ,
    \counter_reg[31]_5 ,
    \counter_reg[27]_1 ,
    \counter_reg[23]_1 ,
    \counter_reg[19]_1 ,
    \counter_reg[15]_1 ,
    \counter_reg[11]_1 ,
    \send_buffer_input_reg[7]_0 ,
    ack_2,
    read_ack_reg_0,
    memory_reg_3_0_6_0,
    processor_ack_in_o,
    processor_ack_in_o_0,
    processor_ack_in_o_1,
    ack_reg_0,
    processor_ack_in_o_2,
    ack_3,
    \dmem_if_outputs[stb] ,
    \icache_outputs[cyc] ,
    ack,
    read_ack_reg_1,
    \icache_outputs[stb] ,
    \intercon_peripheral_reg[1]_3 ,
    \intercon_peripheral_reg[3]_2 ,
    \intercon_peripheral_reg[3]_3 ,
    \write_error_address_reg[31] ,
    \write_error_address_reg[31]_0 ,
    \intercon_peripheral[3]_i_3_0 ,
    \intercon_peripheral[3]_i_18_0 ,
    \intercon_peripheral[3]_i_6_0 ,
    \wb_dat_out_reg[31]_0 ,
    \wb_dat_out_reg[0] ,
    irq_recv_enable_reg_1,
    \wb_dat_out_reg[1] ,
    irq_tx_ready_enable_reg_2,
    \wb_dat_out_reg[0]_0 ,
    irq_recv_enable_reg_2,
    \wb_dat_out_reg[1]_0 ,
    irq_tx_ready_enable_reg_3,
    prev_error_access,
    \wb_dat_out_reg[2] ,
    \wb_dat_out_reg[2]_0 ,
    \wb_dat_out_reg[31]_1 ,
    \wb_dat_out_reg[31]_2 ,
    \wb_dat_out_reg[7]_1 ,
    data_out,
    \wb_dat_out_reg[7]_2 ,
    \wb_dat_out_reg[7]_3 ,
    \wb_dat_out_reg[2]_1 ,
    \wb_dat_out_reg[2]_2 ,
    p_0_in3_in__0,
    ctrl_run_reg_1,
    send_buffer_push_reg,
    send_buffer_push_reg_0,
    ack_reg_1,
    read_ack_reg_2,
    \mem_data_out_reg[0]_1 ,
    \wb_outputs_reg[we]_6 ,
    \wb_outputs_reg[we]_7 ,
    \processor_sel_out_o[3] ,
    reset,
    system_clk);
  output \FSM_sequential_state_reg[1]_0 ;
  output \wb_state_reg[0] ;
  output [0:0]\FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[1]_1 ;
  output send_buffer_input;
  output \FSM_sequential_state_reg[0]_1 ;
  output \FSM_sequential_state_reg[1]_rep_0 ;
  output [15:0]D;
  output [15:0]\m2_inputs[dat] ;
  output \FSM_sequential_state_reg[0]_2 ;
  output \FSM_sequential_state_reg[0]_3 ;
  output \FSM_sequential_state_reg[0]_4 ;
  output \FSM_sequential_state_reg[0]_5 ;
  output \FSM_sequential_state_reg[0]_6 ;
  output \FSM_sequential_state_reg[0]_7 ;
  output \FSM_sequential_state_reg[0]_8 ;
  output [30:0]\counter_reg[31] ;
  output \FSM_sequential_state_reg[1]_rep__0_0 ;
  output [30:0]\counter_reg[31]_0 ;
  output [0:0]E;
  output \FSM_sequential_state_reg[1]_rep__0_1 ;
  output [0:0]\wb_state_reg[1] ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_1 ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_2 ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_3 ;
  output \wb_outputs_reg[we] ;
  output \FSM_sequential_state_reg[1]_rep__0_2 ;
  output \wb_state_reg[1]_0 ;
  output recv_buffer_pop_reg;
  output \wb_outputs_reg[we]_0 ;
  output \intercon_peripheral_reg[2] ;
  output \FSM_sequential_state_reg[0]_9 ;
  output \FSM_sequential_state_reg[0]_10 ;
  output \FSM_sequential_state_reg[0]_11 ;
  output \FSM_sequential_state_reg[0]_12 ;
  output \FSM_sequential_state_reg[0]_13 ;
  output \FSM_sequential_state_reg[0]_14 ;
  output \FSM_sequential_state_reg[0]_15 ;
  output \FSM_sequential_state_reg[0]_16 ;
  output \FSM_sequential_state_reg[0]_17 ;
  output \FSM_sequential_state_reg[0]_18 ;
  output \FSM_sequential_state_reg[0]_19 ;
  output \FSM_sequential_state_reg[0]_20 ;
  output \FSM_sequential_state_reg[0]_21 ;
  output \FSM_sequential_state_reg[0]_22 ;
  output \FSM_sequential_state_reg[0]_23 ;
  output \FSM_sequential_state_reg[0]_24 ;
  output \FSM_sequential_state_reg[0]_25 ;
  output \FSM_sequential_state_reg[0]_26 ;
  output \FSM_sequential_state_reg[0]_27 ;
  output \FSM_sequential_state_reg[0]_28 ;
  output \FSM_sequential_state_reg[0]_29 ;
  output \FSM_sequential_state_reg[0]_30 ;
  output \FSM_sequential_state_reg[0]_31 ;
  output \FSM_sequential_state_reg[0]_32 ;
  output \FSM_sequential_state_reg[0]_33 ;
  output \FSM_sequential_state_reg[0]_34 ;
  output \FSM_sequential_state_reg[0]_35 ;
  output \FSM_sequential_state_reg[0]_36 ;
  output \FSM_sequential_state_reg[0]_37 ;
  output \FSM_sequential_state_reg[0]_38 ;
  output \FSM_sequential_state_reg[0]_39 ;
  output \FSM_sequential_state_reg[0]_40 ;
  output \FSM_sequential_state_reg[0]_41 ;
  output \FSM_sequential_state_reg[0]_42 ;
  output \FSM_sequential_state_reg[0]_43 ;
  output \FSM_sequential_state_reg[0]_44 ;
  output \FSM_sequential_state_reg[0]_45 ;
  output \FSM_sequential_state_reg[0]_46 ;
  output \FSM_sequential_state_reg[0]_47 ;
  output \FSM_sequential_state_reg[0]_48 ;
  output \FSM_sequential_state_reg[0]_49 ;
  output \FSM_sequential_state_reg[0]_50 ;
  output \FSM_sequential_state_reg[0]_51 ;
  output \FSM_sequential_state_reg[0]_52 ;
  output \FSM_sequential_state_reg[0]_53 ;
  output \FSM_sequential_state_reg[0]_54 ;
  output \FSM_sequential_state_reg[0]_55 ;
  output \FSM_sequential_state_reg[0]_56 ;
  output \FSM_sequential_state_reg[0]_57 ;
  output \FSM_sequential_state_reg[0]_58 ;
  output \FSM_sequential_state_reg[0]_59 ;
  output \FSM_sequential_state_reg[0]_60 ;
  output \FSM_sequential_state_reg[0]_61 ;
  output \FSM_sequential_state_reg[0]_62 ;
  output \FSM_sequential_state_reg[0]_63 ;
  output \FSM_sequential_state_reg[0]_64 ;
  output \FSM_sequential_state_reg[0]_65 ;
  output \FSM_sequential_state_reg[0]_66 ;
  output \FSM_sequential_state_reg[0]_67 ;
  output \FSM_sequential_state_reg[0]_68 ;
  output \FSM_sequential_state_reg[0]_69 ;
  output \FSM_sequential_state_reg[0]_70 ;
  output \FSM_sequential_state_reg[0]_71 ;
  output \FSM_sequential_state_reg[0]_72 ;
  output \wb_outputs_reg[cyc] ;
  output \wb_outputs_reg[adr][4] ;
  output \intercon_peripheral_reg[0] ;
  output \intercon_peripheral_reg[2]_0 ;
  output \intercon_peripheral_reg[3] ;
  output intercon_busy_reg;
  output \wb_outputs_reg[cyc]_0 ;
  output [3:0]O;
  output [3:0]\counter_reg[7] ;
  output [3:0]\counter_reg[11] ;
  output [3:0]\counter_reg[15] ;
  output [3:0]\counter_reg[19] ;
  output [3:0]\counter_reg[23] ;
  output [3:0]\counter_reg[27] ;
  output [3:0]\counter_reg[31]_1 ;
  output [3:0]\counter_reg[3] ;
  output [3:0]\counter_reg[7]_0 ;
  output [3:0]\counter_reg[11]_0 ;
  output [3:0]\counter_reg[15]_0 ;
  output [3:0]\counter_reg[19]_0 ;
  output [3:0]\counter_reg[23]_0 ;
  output [3:0]\counter_reg[27]_0 ;
  output [3:0]\counter_reg[31]_2 ;
  output state_reg;
  output \wb_outputs_reg[we]_1 ;
  output [0:0]\FSM_sequential_state_reg[1]_rep_4 ;
  output [0:0]\wb_outputs_reg[we]_2 ;
  output \FSM_sequential_state_reg[1]_rep__0_3 ;
  output \FSM_sequential_state_reg[1]_rep__0_4 ;
  output [0:0]\wb_outputs_reg[we]_3 ;
  output [0:0]\wb_outputs_reg[we]_4 ;
  output \FSM_sequential_state_reg[1]_rep__0_5 ;
  output \FSM_sequential_state_reg[1]_rep__0_6 ;
  output [0:0]\wb_outputs_reg[we]_5 ;
  output sel;
  output ctrl_run_reg;
  output [0:0]ack_reg;
  output \intercon_peripheral_reg[0]_0 ;
  output read_ack_reg;
  output \intercon_peripheral_reg[0]_1 ;
  output \wb_outputs_reg[stb] ;
  output \intercon_peripheral_reg[0]_2 ;
  output \intercon_peripheral_reg[1] ;
  output \FSM_sequential_state_reg[1]_rep__0_7 ;
  output [13:0]ADDRARDADDR;
  output \FSM_sequential_state_reg[1]_rep__0_8 ;
  output [26:0]\FSM_sequential_state_reg[1]_rep__0_9 ;
  output [28:0]\write_error_data_reg[31] ;
  output \FSM_sequential_state_reg[1]_rep__0_10 ;
  output irq_recv_enable_reg;
  output irq_tx_ready_enable_reg;
  output irq_recv_enable_reg_0;
  output irq_tx_ready_enable_reg_0;
  output \sample_clk_divisor_reg[3] ;
  output [3:0]\sample_clk_divisor_reg[7] ;
  output \sample_clk_divisor_reg[3]_0 ;
  output [3:0]\sample_clk_divisor_reg[7]_0 ;
  output \wb_outputs_reg[adr][4]_0 ;
  output \FSM_sequential_state_reg[1]_rep__0_11 ;
  output \FSM_sequential_state_reg[1]_rep__0_12 ;
  output \intercon_peripheral_reg[0]_3 ;
  output \intercon_peripheral_reg[1]_0 ;
  output state_reg_0;
  output state_reg_1;
  output state_reg_2;
  output wb_dat_out;
  output state_reg_3;
  output state_reg_4;
  output state_reg_5;
  output I95;
  output \wb_outputs_reg[dat][1] ;
  output \wb_outputs_reg[dat][0] ;
  output \wb_outputs_reg[dat][1]_0 ;
  output \wb_outputs_reg[dat][0]_0 ;
  output \wb_state_reg[1]_1 ;
  output \wb_state_reg[1]_2 ;
  output \wb_outputs_reg[dat][0]_1 ;
  output \wb_outputs_reg[dat][0]_2 ;
  output \intercon_peripheral_reg[2]_1 ;
  output \wb_outputs_reg[cyc]_1 ;
  output \intercon_peripheral_reg[0]_4 ;
  output \intercon_peripheral_reg[0]_5 ;
  output \intercon_peripheral_reg[1]_1 ;
  output \intercon_peripheral_reg[3]_0 ;
  output \FSM_sequential_state_reg[0]_73 ;
  output \FSM_sequential_state_reg[1]_rep_5 ;
  output \FSM_sequential_state_reg[0]_74 ;
  output \FSM_sequential_state_reg[0]_75 ;
  output \icache_inputs[ack] ;
  output [3:0]processor_adr_out_o;
  output [3:0]processor_sel_out_o;
  output [10:0]addra;
  output [10:0]ADDRBWRADDR;
  output [14:0]\FSM_sequential_state_reg[1]_rep__0_13 ;
  output [13:0]\FSM_sequential_state_reg[1]_rep__0_14 ;
  output [13:0]\FSM_sequential_state_reg[1]_rep__0_15 ;
  output [12:0]\FSM_sequential_state_reg[1]_rep__0_16 ;
  output [1:0]\FSM_sequential_state_reg[1]_rep__0_17 ;
  output [14:0]\FSM_sequential_state_reg[1]_rep__0_18 ;
  output [2:0]\FSM_sequential_state_reg[1]_rep__0_19 ;
  output [4:0]\FSM_sequential_state_reg[1]_rep__0_20 ;
  output [9:0]\FSM_sequential_state_reg[1]_rep__0_21 ;
  output [9:0]\FSM_sequential_state_reg[1]_rep__0_22 ;
  output [1:0]\FSM_sequential_state_reg[1]_rep__0_23 ;
  output [0:0]p_1_in0_in;
  output [0:0]\FSM_sequential_state_reg[1]_rep__0_24 ;
  output [3:0]\wb_outputs_reg[sel][3] ;
  output [1:0]WEA;
  output [1:0]\wb_outputs_reg[sel][0] ;
  output [3:0]p_1_in;
  output [1:0]\wb_outputs_reg[sel][1] ;
  output [1:0]\wb_outputs_reg[sel][1]_0 ;
  output [1:0]\wb_outputs_reg[sel][2] ;
  output [1:0]\wb_outputs_reg[sel][2]_0 ;
  output [1:0]\wb_outputs_reg[sel][3]_0 ;
  output [1:0]\wb_outputs_reg[sel][3]_1 ;
  input [31:0]counter_reg;
  input irq_reset_reg;
  input \counter_reg[3]_0 ;
  input [31:0]counter_reg_1;
  input \mem_data_out_reg[24] ;
  input \load_buffer_reg[8] ;
  input \mem_data_out_reg[0] ;
  input \mem_data_out_reg[16] ;
  input \mem_data_out_reg[16]_0 ;
  input \mem_data_out_reg[25] ;
  input \load_buffer_reg[9] ;
  input \mem_data_out_reg[26] ;
  input \load_buffer_reg[10] ;
  input \mem_data_out_reg[27] ;
  input \load_buffer_reg[11] ;
  input \mem_data_out_reg[28] ;
  input \load_buffer_reg[12] ;
  input \mem_data_out_reg[29] ;
  input \load_buffer_reg[13] ;
  input \mem_data_out_reg[30] ;
  input \load_buffer_reg[14] ;
  input \mem_data_out_reg[31] ;
  input \load_buffer_reg[15] ;
  input [30:0]Q;
  input [30:0]\wb_dat_out_reg[31] ;
  input \wb_dat_out_reg[7] ;
  input recv_buffer_pop_reg_0;
  input recv_buffer_pop_reg_1;
  input \wb_dat_out_reg[7]_0 ;
  input recv_buffer_pop_reg_2;
  input recv_buffer_pop_reg_3;
  input recv_buffer_pop_reg_4;
  input \compare_reg[31] ;
  input recv_buffer_pop_reg_5;
  input recv_buffer_pop_reg_6;
  input \mem_data_out_reg[0]_0 ;
  input \load_buffer_reg[0] ;
  input \load_buffer_reg[0]_0 ;
  input \mem_data_out_reg[1] ;
  input \mem_data_out_reg[2] ;
  input \mem_data_out_reg[3] ;
  input \mem_data_out_reg[4] ;
  input \mem_data_out_reg[5] ;
  input \mem_data_out_reg[6] ;
  input \mem_data_out_reg[7] ;
  input \load_buffer_reg[16] ;
  input \load_buffer_reg[17] ;
  input \load_buffer_reg[18] ;
  input \load_buffer_reg[19] ;
  input \load_buffer_reg[20] ;
  input \load_buffer_reg[21] ;
  input \load_buffer_reg[22] ;
  input \load_buffer_reg[23] ;
  input \send_buffer_input_reg[7] ;
  input state_reg_6;
  input \intercon_peripheral_reg[2]_2 ;
  input \intercon_peripheral_reg[3]_1 ;
  input intercon_busy;
  input \intercon_peripheral_reg[1]_2 ;
  input [0:0]p_0_in3_in;
  input memory_reg_3_0_6;
  input [3:0]\counter_reg[7]_1 ;
  input [30:0]plusOp_0;
  input irq_tx_ready_enable_reg_1;
  input \sample_clk_divisor_reg[7]_1 ;
  input [0:0]\counter_reg[31]_3 ;
  input ctrl_run_reg_0;
  input [0:0]\counter_reg[0] ;
  input ctrl_run;
  input [29:0]p_2_in;
  input [3:0]\counter_reg[31]_4 ;
  input [2:0]\counter_reg[31]_5 ;
  input [3:0]\counter_reg[27]_1 ;
  input [3:0]\counter_reg[23]_1 ;
  input [3:0]\counter_reg[19]_1 ;
  input [3:0]\counter_reg[15]_1 ;
  input [3:0]\counter_reg[11]_1 ;
  input \send_buffer_input_reg[7]_0 ;
  input ack_2;
  input read_ack_reg_0;
  input memory_reg_3_0_6_0;
  input processor_ack_in_o;
  input processor_ack_in_o_0;
  input processor_ack_in_o_1;
  input ack_reg_0;
  input processor_ack_in_o_2;
  input ack_3;
  input \dmem_if_outputs[stb] ;
  input \icache_outputs[cyc] ;
  input ack;
  input read_ack_reg_1;
  input \icache_outputs[stb] ;
  input \intercon_peripheral_reg[1]_3 ;
  input \intercon_peripheral_reg[3]_2 ;
  input \intercon_peripheral_reg[3]_3 ;
  input [31:0]\write_error_address_reg[31] ;
  input [29:0]\write_error_address_reg[31]_0 ;
  input \intercon_peripheral[3]_i_3_0 ;
  input \intercon_peripheral[3]_i_18_0 ;
  input \intercon_peripheral[3]_i_6_0 ;
  input [28:0]\wb_dat_out_reg[31]_0 ;
  input \wb_dat_out_reg[0] ;
  input irq_recv_enable_reg_1;
  input \wb_dat_out_reg[1] ;
  input irq_tx_ready_enable_reg_2;
  input \wb_dat_out_reg[0]_0 ;
  input irq_recv_enable_reg_2;
  input \wb_dat_out_reg[1]_0 ;
  input irq_tx_ready_enable_reg_3;
  input [1:0]prev_error_access;
  input \wb_dat_out_reg[2] ;
  input [0:0]\wb_dat_out_reg[2]_0 ;
  input [27:0]\wb_dat_out_reg[31]_1 ;
  input [27:0]\wb_dat_out_reg[31]_2 ;
  input [4:0]\wb_dat_out_reg[7]_1 ;
  input [3:0]data_out;
  input [4:0]\wb_dat_out_reg[7]_2 ;
  input [3:0]\wb_dat_out_reg[7]_3 ;
  input \wb_dat_out_reg[2]_1 ;
  input \wb_dat_out_reg[2]_2 ;
  input [0:0]p_0_in3_in__0;
  input ctrl_run_reg_1;
  input send_buffer_push_reg;
  input send_buffer_push_reg_0;
  input ack_reg_1;
  input read_ack_reg_2;
  input \mem_data_out_reg[0]_1 ;
  input \wb_outputs_reg[we]_6 ;
  input \wb_outputs_reg[we]_7 ;
  input [3:0]\processor_sel_out_o[3] ;
  input reset;
  input system_clk;

  wire [13:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_state[1]_rep_i_1_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_10 ;
  wire \FSM_sequential_state_reg[0]_11 ;
  wire \FSM_sequential_state_reg[0]_12 ;
  wire \FSM_sequential_state_reg[0]_13 ;
  wire \FSM_sequential_state_reg[0]_14 ;
  wire \FSM_sequential_state_reg[0]_15 ;
  wire \FSM_sequential_state_reg[0]_16 ;
  wire \FSM_sequential_state_reg[0]_17 ;
  wire \FSM_sequential_state_reg[0]_18 ;
  wire \FSM_sequential_state_reg[0]_19 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_20 ;
  wire \FSM_sequential_state_reg[0]_21 ;
  wire \FSM_sequential_state_reg[0]_22 ;
  wire \FSM_sequential_state_reg[0]_23 ;
  wire \FSM_sequential_state_reg[0]_24 ;
  wire \FSM_sequential_state_reg[0]_25 ;
  wire \FSM_sequential_state_reg[0]_26 ;
  wire \FSM_sequential_state_reg[0]_27 ;
  wire \FSM_sequential_state_reg[0]_28 ;
  wire \FSM_sequential_state_reg[0]_29 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_30 ;
  wire \FSM_sequential_state_reg[0]_31 ;
  wire \FSM_sequential_state_reg[0]_32 ;
  wire \FSM_sequential_state_reg[0]_33 ;
  wire \FSM_sequential_state_reg[0]_34 ;
  wire \FSM_sequential_state_reg[0]_35 ;
  wire \FSM_sequential_state_reg[0]_36 ;
  wire \FSM_sequential_state_reg[0]_37 ;
  wire \FSM_sequential_state_reg[0]_38 ;
  wire \FSM_sequential_state_reg[0]_39 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_40 ;
  wire \FSM_sequential_state_reg[0]_41 ;
  wire \FSM_sequential_state_reg[0]_42 ;
  wire \FSM_sequential_state_reg[0]_43 ;
  wire \FSM_sequential_state_reg[0]_44 ;
  wire \FSM_sequential_state_reg[0]_45 ;
  wire \FSM_sequential_state_reg[0]_46 ;
  wire \FSM_sequential_state_reg[0]_47 ;
  wire \FSM_sequential_state_reg[0]_48 ;
  wire \FSM_sequential_state_reg[0]_49 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_50 ;
  wire \FSM_sequential_state_reg[0]_51 ;
  wire \FSM_sequential_state_reg[0]_52 ;
  wire \FSM_sequential_state_reg[0]_53 ;
  wire \FSM_sequential_state_reg[0]_54 ;
  wire \FSM_sequential_state_reg[0]_55 ;
  wire \FSM_sequential_state_reg[0]_56 ;
  wire \FSM_sequential_state_reg[0]_57 ;
  wire \FSM_sequential_state_reg[0]_58 ;
  wire \FSM_sequential_state_reg[0]_59 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[0]_60 ;
  wire \FSM_sequential_state_reg[0]_61 ;
  wire \FSM_sequential_state_reg[0]_62 ;
  wire \FSM_sequential_state_reg[0]_63 ;
  wire \FSM_sequential_state_reg[0]_64 ;
  wire \FSM_sequential_state_reg[0]_65 ;
  wire \FSM_sequential_state_reg[0]_66 ;
  wire \FSM_sequential_state_reg[0]_67 ;
  wire \FSM_sequential_state_reg[0]_68 ;
  wire \FSM_sequential_state_reg[0]_69 ;
  wire \FSM_sequential_state_reg[0]_7 ;
  wire \FSM_sequential_state_reg[0]_70 ;
  wire \FSM_sequential_state_reg[0]_71 ;
  wire \FSM_sequential_state_reg[0]_72 ;
  wire \FSM_sequential_state_reg[0]_73 ;
  wire \FSM_sequential_state_reg[0]_74 ;
  wire \FSM_sequential_state_reg[0]_75 ;
  wire \FSM_sequential_state_reg[0]_8 ;
  wire \FSM_sequential_state_reg[0]_9 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_rep_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_1 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_2 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_3 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep_4 ;
  wire \FSM_sequential_state_reg[1]_rep_5 ;
  wire \FSM_sequential_state_reg[1]_rep__0_0 ;
  wire \FSM_sequential_state_reg[1]_rep__0_1 ;
  wire \FSM_sequential_state_reg[1]_rep__0_10 ;
  wire \FSM_sequential_state_reg[1]_rep__0_11 ;
  wire \FSM_sequential_state_reg[1]_rep__0_12 ;
  wire [14:0]\FSM_sequential_state_reg[1]_rep__0_13 ;
  wire [13:0]\FSM_sequential_state_reg[1]_rep__0_14 ;
  wire [13:0]\FSM_sequential_state_reg[1]_rep__0_15 ;
  wire [12:0]\FSM_sequential_state_reg[1]_rep__0_16 ;
  wire [1:0]\FSM_sequential_state_reg[1]_rep__0_17 ;
  wire [14:0]\FSM_sequential_state_reg[1]_rep__0_18 ;
  wire [2:0]\FSM_sequential_state_reg[1]_rep__0_19 ;
  wire \FSM_sequential_state_reg[1]_rep__0_2 ;
  wire [4:0]\FSM_sequential_state_reg[1]_rep__0_20 ;
  wire [9:0]\FSM_sequential_state_reg[1]_rep__0_21 ;
  wire [9:0]\FSM_sequential_state_reg[1]_rep__0_22 ;
  wire [1:0]\FSM_sequential_state_reg[1]_rep__0_23 ;
  wire [0:0]\FSM_sequential_state_reg[1]_rep__0_24 ;
  wire \FSM_sequential_state_reg[1]_rep__0_3 ;
  wire \FSM_sequential_state_reg[1]_rep__0_4 ;
  wire \FSM_sequential_state_reg[1]_rep__0_5 ;
  wire \FSM_sequential_state_reg[1]_rep__0_6 ;
  wire \FSM_sequential_state_reg[1]_rep__0_7 ;
  wire \FSM_sequential_state_reg[1]_rep__0_8 ;
  wire [26:0]\FSM_sequential_state_reg[1]_rep__0_9 ;
  wire I95;
  wire [3:0]O;
  wire [30:0]Q;
  wire [1:0]WEA;
  wire ack;
  wire ack_2;
  wire ack_3;
  wire [0:0]ack_reg;
  wire ack_reg_0;
  wire ack_reg_1;
  wire [10:0]addra;
  wire \compare[31]_i_2__0_n_0 ;
  wire \compare[31]_i_2_n_0 ;
  wire \compare[31]_i_3_n_0 ;
  wire \compare_reg[31] ;
  wire \counter[0]_i_14_n_0 ;
  wire \counter[0]_i_15_n_0 ;
  wire \counter[0]_i_16_n_0 ;
  wire \counter[0]_i_17_n_0 ;
  wire \counter[0]_i_18_n_0 ;
  wire \counter[0]_i_3_n_0 ;
  wire \counter[0]_i_4_n_0 ;
  wire \counter[0]_i_5__0_n_0 ;
  wire \counter[0]_i_5_n_0 ;
  wire \counter[0]_i_6__0_n_0 ;
  wire \counter[0]_i_6_n_0 ;
  wire \counter[0]_i_7__0_n_0 ;
  wire \counter[0]_i_7_n_0 ;
  wire \counter[0]_i_8__0_n_0 ;
  wire \counter[0]_i_8_n_0 ;
  wire \counter[0]_i_9_n_0 ;
  wire \counter[12]_i_2__0_n_0 ;
  wire \counter[12]_i_2_n_0 ;
  wire \counter[12]_i_3__0_n_0 ;
  wire \counter[12]_i_3_n_0 ;
  wire \counter[12]_i_4__0_n_0 ;
  wire \counter[12]_i_4_n_0 ;
  wire \counter[12]_i_5__0_n_0 ;
  wire \counter[12]_i_5_n_0 ;
  wire \counter[16]_i_2__0_n_0 ;
  wire \counter[16]_i_2_n_0 ;
  wire \counter[16]_i_3__0_n_0 ;
  wire \counter[16]_i_3_n_0 ;
  wire \counter[16]_i_4__0_n_0 ;
  wire \counter[16]_i_4_n_0 ;
  wire \counter[16]_i_5__0_n_0 ;
  wire \counter[16]_i_5_n_0 ;
  wire \counter[20]_i_2__0_n_0 ;
  wire \counter[20]_i_2_n_0 ;
  wire \counter[20]_i_3__0_n_0 ;
  wire \counter[20]_i_3_n_0 ;
  wire \counter[20]_i_4__0_n_0 ;
  wire \counter[20]_i_4_n_0 ;
  wire \counter[20]_i_5__0_n_0 ;
  wire \counter[20]_i_5_n_0 ;
  wire \counter[24]_i_2__0_n_0 ;
  wire \counter[24]_i_2_n_0 ;
  wire \counter[24]_i_3__0_n_0 ;
  wire \counter[24]_i_3_n_0 ;
  wire \counter[24]_i_4__0_n_0 ;
  wire \counter[24]_i_4_n_0 ;
  wire \counter[24]_i_5__0_n_0 ;
  wire \counter[24]_i_5_n_0 ;
  wire \counter[28]_i_2__0_n_0 ;
  wire \counter[28]_i_2_n_0 ;
  wire \counter[28]_i_3__0_n_0 ;
  wire \counter[28]_i_3_n_0 ;
  wire \counter[28]_i_4__0_n_0 ;
  wire \counter[28]_i_4_n_0 ;
  wire \counter[28]_i_5__0_n_0 ;
  wire \counter[28]_i_5_n_0 ;
  wire \counter[4]_i_2__0_n_0 ;
  wire \counter[4]_i_2_n_0 ;
  wire \counter[4]_i_3__0_n_0 ;
  wire \counter[4]_i_3_n_0 ;
  wire \counter[4]_i_4__0_n_0 ;
  wire \counter[4]_i_4_n_0 ;
  wire \counter[4]_i_5__0_n_0 ;
  wire \counter[4]_i_5_n_0 ;
  wire \counter[8]_i_2__0_n_0 ;
  wire \counter[8]_i_2_n_0 ;
  wire \counter[8]_i_3__0_n_0 ;
  wire \counter[8]_i_3_n_0 ;
  wire \counter[8]_i_4__0_n_0 ;
  wire \counter[8]_i_4_n_0 ;
  wire \counter[8]_i_5__0_n_0 ;
  wire \counter[8]_i_5_n_0 ;
  wire [31:0]counter_reg;
  wire [0:0]\counter_reg[0] ;
  wire \counter_reg[0]_i_2__0_n_0 ;
  wire \counter_reg[0]_i_2__0_n_1 ;
  wire \counter_reg[0]_i_2__0_n_2 ;
  wire \counter_reg[0]_i_2__0_n_3 ;
  wire \counter_reg[0]_i_2_n_0 ;
  wire \counter_reg[0]_i_2_n_1 ;
  wire \counter_reg[0]_i_2_n_2 ;
  wire \counter_reg[0]_i_2_n_3 ;
  wire [3:0]\counter_reg[11] ;
  wire [3:0]\counter_reg[11]_0 ;
  wire [3:0]\counter_reg[11]_1 ;
  wire \counter_reg[12]_i_1__0_n_0 ;
  wire \counter_reg[12]_i_1__0_n_1 ;
  wire \counter_reg[12]_i_1__0_n_2 ;
  wire \counter_reg[12]_i_1__0_n_3 ;
  wire \counter_reg[12]_i_1_n_0 ;
  wire \counter_reg[12]_i_1_n_1 ;
  wire \counter_reg[12]_i_1_n_2 ;
  wire \counter_reg[12]_i_1_n_3 ;
  wire [3:0]\counter_reg[15] ;
  wire [3:0]\counter_reg[15]_0 ;
  wire [3:0]\counter_reg[15]_1 ;
  wire \counter_reg[16]_i_1__0_n_0 ;
  wire \counter_reg[16]_i_1__0_n_1 ;
  wire \counter_reg[16]_i_1__0_n_2 ;
  wire \counter_reg[16]_i_1__0_n_3 ;
  wire \counter_reg[16]_i_1_n_0 ;
  wire \counter_reg[16]_i_1_n_1 ;
  wire \counter_reg[16]_i_1_n_2 ;
  wire \counter_reg[16]_i_1_n_3 ;
  wire [3:0]\counter_reg[19] ;
  wire [3:0]\counter_reg[19]_0 ;
  wire [3:0]\counter_reg[19]_1 ;
  wire \counter_reg[20]_i_1__0_n_0 ;
  wire \counter_reg[20]_i_1__0_n_1 ;
  wire \counter_reg[20]_i_1__0_n_2 ;
  wire \counter_reg[20]_i_1__0_n_3 ;
  wire \counter_reg[20]_i_1_n_0 ;
  wire \counter_reg[20]_i_1_n_1 ;
  wire \counter_reg[20]_i_1_n_2 ;
  wire \counter_reg[20]_i_1_n_3 ;
  wire [3:0]\counter_reg[23] ;
  wire [3:0]\counter_reg[23]_0 ;
  wire [3:0]\counter_reg[23]_1 ;
  wire \counter_reg[24]_i_1__0_n_0 ;
  wire \counter_reg[24]_i_1__0_n_1 ;
  wire \counter_reg[24]_i_1__0_n_2 ;
  wire \counter_reg[24]_i_1__0_n_3 ;
  wire \counter_reg[24]_i_1_n_0 ;
  wire \counter_reg[24]_i_1_n_1 ;
  wire \counter_reg[24]_i_1_n_2 ;
  wire \counter_reg[24]_i_1_n_3 ;
  wire [3:0]\counter_reg[27] ;
  wire [3:0]\counter_reg[27]_0 ;
  wire [3:0]\counter_reg[27]_1 ;
  wire \counter_reg[28]_i_1__0_n_1 ;
  wire \counter_reg[28]_i_1__0_n_2 ;
  wire \counter_reg[28]_i_1__0_n_3 ;
  wire \counter_reg[28]_i_1_n_1 ;
  wire \counter_reg[28]_i_1_n_2 ;
  wire \counter_reg[28]_i_1_n_3 ;
  wire [30:0]\counter_reg[31] ;
  wire [30:0]\counter_reg[31]_0 ;
  wire [3:0]\counter_reg[31]_1 ;
  wire [3:0]\counter_reg[31]_2 ;
  wire [0:0]\counter_reg[31]_3 ;
  wire [3:0]\counter_reg[31]_4 ;
  wire [2:0]\counter_reg[31]_5 ;
  wire [3:0]\counter_reg[3] ;
  wire \counter_reg[3]_0 ;
  wire \counter_reg[4]_i_1__0_n_0 ;
  wire \counter_reg[4]_i_1__0_n_1 ;
  wire \counter_reg[4]_i_1__0_n_2 ;
  wire \counter_reg[4]_i_1__0_n_3 ;
  wire \counter_reg[4]_i_1_n_0 ;
  wire \counter_reg[4]_i_1_n_1 ;
  wire \counter_reg[4]_i_1_n_2 ;
  wire \counter_reg[4]_i_1_n_3 ;
  wire [3:0]\counter_reg[7] ;
  wire [3:0]\counter_reg[7]_0 ;
  wire [3:0]\counter_reg[7]_1 ;
  wire \counter_reg[8]_i_1__0_n_0 ;
  wire \counter_reg[8]_i_1__0_n_1 ;
  wire \counter_reg[8]_i_1__0_n_2 ;
  wire \counter_reg[8]_i_1__0_n_3 ;
  wire \counter_reg[8]_i_1_n_0 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire [31:0]counter_reg_1;
  wire ctrl_run;
  wire ctrl_run_reg;
  wire ctrl_run_reg_0;
  wire ctrl_run_reg_1;
  wire [3:0]data_out;
  wire \direction_register[11]_i_2_n_0 ;
  wire \dmem_if_outputs[stb] ;
  wire \icache_inputs[ack] ;
  wire \icache_outputs[cyc] ;
  wire \icache_outputs[stb] ;
  wire intercon_busy;
  wire intercon_busy_reg;
  wire [3:3]intercon_peripheral;
  wire [3:3]intercon_peripheral0_in;
  wire \intercon_peripheral[0]_i_2_n_0 ;
  wire \intercon_peripheral[1]_i_2_n_0 ;
  wire \intercon_peripheral[1]_i_3_n_0 ;
  wire \intercon_peripheral[2]_i_2_n_0 ;
  wire \intercon_peripheral[3]_i_10_n_0 ;
  wire \intercon_peripheral[3]_i_11_n_0 ;
  wire \intercon_peripheral[3]_i_13_n_0 ;
  wire \intercon_peripheral[3]_i_15_n_0 ;
  wire \intercon_peripheral[3]_i_17_n_0 ;
  wire \intercon_peripheral[3]_i_18_0 ;
  wire \intercon_peripheral[3]_i_18_n_0 ;
  wire \intercon_peripheral[3]_i_3_0 ;
  wire \intercon_peripheral[3]_i_3_n_0 ;
  wire \intercon_peripheral[3]_i_4_n_0 ;
  wire \intercon_peripheral[3]_i_5_n_0 ;
  wire \intercon_peripheral[3]_i_6_0 ;
  wire \intercon_peripheral[3]_i_8_n_0 ;
  wire \intercon_peripheral[3]_i_9_n_0 ;
  wire \intercon_peripheral_reg[0] ;
  wire \intercon_peripheral_reg[0]_0 ;
  wire \intercon_peripheral_reg[0]_1 ;
  wire \intercon_peripheral_reg[0]_2 ;
  wire \intercon_peripheral_reg[0]_3 ;
  wire \intercon_peripheral_reg[0]_4 ;
  wire \intercon_peripheral_reg[0]_5 ;
  wire \intercon_peripheral_reg[1] ;
  wire \intercon_peripheral_reg[1]_0 ;
  wire \intercon_peripheral_reg[1]_1 ;
  wire \intercon_peripheral_reg[1]_2 ;
  wire \intercon_peripheral_reg[1]_3 ;
  wire \intercon_peripheral_reg[2] ;
  wire \intercon_peripheral_reg[2]_0 ;
  wire \intercon_peripheral_reg[2]_1 ;
  wire \intercon_peripheral_reg[2]_2 ;
  wire \intercon_peripheral_reg[3] ;
  wire \intercon_peripheral_reg[3]_0 ;
  wire \intercon_peripheral_reg[3]_1 ;
  wire \intercon_peripheral_reg[3]_2 ;
  wire \intercon_peripheral_reg[3]_3 ;
  wire irq_recv_enable_i_2_n_0;
  wire irq_recv_enable_reg;
  wire irq_recv_enable_reg_0;
  wire irq_recv_enable_reg_1;
  wire irq_recv_enable_reg_2;
  wire irq_reset_i_2_n_0;
  wire irq_reset_reg;
  wire irq_tx_ready_enable;
  wire irq_tx_ready_enable_reg;
  wire irq_tx_ready_enable_reg_0;
  wire irq_tx_ready_enable_reg_1;
  wire irq_tx_ready_enable_reg_2;
  wire irq_tx_ready_enable_reg_3;
  wire \load_buffer_reg[0] ;
  wire \load_buffer_reg[0]_0 ;
  wire \load_buffer_reg[10] ;
  wire \load_buffer_reg[11] ;
  wire \load_buffer_reg[12] ;
  wire \load_buffer_reg[13] ;
  wire \load_buffer_reg[14] ;
  wire \load_buffer_reg[15] ;
  wire \load_buffer_reg[16] ;
  wire \load_buffer_reg[17] ;
  wire \load_buffer_reg[18] ;
  wire \load_buffer_reg[19] ;
  wire \load_buffer_reg[20] ;
  wire \load_buffer_reg[21] ;
  wire \load_buffer_reg[22] ;
  wire \load_buffer_reg[23] ;
  wire \load_buffer_reg[8] ;
  wire \load_buffer_reg[9] ;
  wire [15:0]\m2_inputs[dat] ;
  wire \mem_data_out_reg[0] ;
  wire \mem_data_out_reg[0]_0 ;
  wire \mem_data_out_reg[0]_1 ;
  wire \mem_data_out_reg[16] ;
  wire \mem_data_out_reg[16]_0 ;
  wire \mem_data_out_reg[1] ;
  wire \mem_data_out_reg[24] ;
  wire \mem_data_out_reg[25] ;
  wire \mem_data_out_reg[26] ;
  wire \mem_data_out_reg[27] ;
  wire \mem_data_out_reg[28] ;
  wire \mem_data_out_reg[29] ;
  wire \mem_data_out_reg[2] ;
  wire \mem_data_out_reg[30] ;
  wire \mem_data_out_reg[31] ;
  wire \mem_data_out_reg[3] ;
  wire \mem_data_out_reg[4] ;
  wire \mem_data_out_reg[5] ;
  wire \mem_data_out_reg[6] ;
  wire \mem_data_out_reg[7] ;
  wire memory_reg_0_0_0_i_9_n_0;
  wire memory_reg_0_i_15_n_0;
  wire memory_reg_0_i_16_n_0;
  wire memory_reg_3_0_6;
  wire memory_reg_3_0_6_0;
  wire \output_register[11]_i_2_n_0 ;
  wire [0:0]p_0_in3_in;
  wire [0:0]p_0_in3_in__0;
  wire [3:0]p_1_in;
  wire [0:0]p_1_in0_in;
  wire [29:0]p_2_in;
  wire [30:0]plusOp_0;
  wire [1:0]prev_error_access;
  wire processor_ack_in_o;
  wire processor_ack_in_o_0;
  wire processor_ack_in_o_1;
  wire processor_ack_in_o_2;
  wire processor_ack_in_o_INST_0_i_10_n_0;
  wire processor_ack_in_o_INST_0_i_11_n_0;
  wire processor_ack_in_o_INST_0_i_1_n_0;
  wire processor_ack_in_o_INST_0_i_5_n_0;
  wire processor_ack_in_o_INST_0_i_7_n_0;
  wire processor_ack_in_o_INST_0_i_9_n_0;
  wire [3:0]processor_adr_out_o;
  wire [3:0]processor_sel_out_o;
  wire [3:0]\processor_sel_out_o[3] ;
  wire read_ack_reg;
  wire read_ack_reg_0;
  wire read_ack_reg_1;
  wire read_ack_reg_2;
  wire recv_buffer_pop_reg;
  wire recv_buffer_pop_reg_0;
  wire recv_buffer_pop_reg_1;
  wire recv_buffer_pop_reg_2;
  wire recv_buffer_pop_reg_3;
  wire recv_buffer_pop_reg_4;
  wire recv_buffer_pop_reg_5;
  wire recv_buffer_pop_reg_6;
  wire reset;
  wire \sample_clk_divisor[7]_i_3_n_0 ;
  wire \sample_clk_divisor_reg[3] ;
  wire \sample_clk_divisor_reg[3]_0 ;
  wire [3:0]\sample_clk_divisor_reg[7] ;
  wire [3:0]\sample_clk_divisor_reg[7]_0 ;
  wire \sample_clk_divisor_reg[7]_1 ;
  wire sel;
  wire send_buffer_input;
  wire \send_buffer_input_reg[7] ;
  wire \send_buffer_input_reg[7]_0 ;
  wire send_buffer_push_i_2_n_0;
  wire send_buffer_push_reg;
  wire send_buffer_push_reg_0;
  wire [1:1]state;
  wire state_reg;
  wire state_reg_0;
  wire state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire state_reg_5;
  wire state_reg_6;
  wire system_clk;
  wire wb_dat_out;
  wire \wb_dat_out[10]_i_2_n_0 ;
  wire \wb_dat_out[11]_i_2_n_0 ;
  wire \wb_dat_out[11]_i_6_n_0 ;
  wire \wb_dat_out[11]_i_7_n_0 ;
  wire \wb_dat_out[12]_i_2_n_0 ;
  wire \wb_dat_out[13]_i_2_n_0 ;
  wire \wb_dat_out[14]_i_2_n_0 ;
  wire \wb_dat_out[15]_i_2_n_0 ;
  wire \wb_dat_out[16]_i_2_n_0 ;
  wire \wb_dat_out[16]_i_3_n_0 ;
  wire \wb_dat_out[17]_i_2_n_0 ;
  wire \wb_dat_out[18]_i_2_n_0 ;
  wire \wb_dat_out[19]_i_2_n_0 ;
  wire \wb_dat_out[1]_i_4_n_0 ;
  wire \wb_dat_out[20]_i_2_n_0 ;
  wire \wb_dat_out[21]_i_2_n_0 ;
  wire \wb_dat_out[22]_i_2_n_0 ;
  wire \wb_dat_out[23]_i_2_n_0 ;
  wire \wb_dat_out[24]_i_2_n_0 ;
  wire \wb_dat_out[25]_i_2_n_0 ;
  wire \wb_dat_out[26]_i_2_n_0 ;
  wire \wb_dat_out[27]_i_2_n_0 ;
  wire \wb_dat_out[28]_i_2_n_0 ;
  wire \wb_dat_out[29]_i_2_n_0 ;
  wire \wb_dat_out[29]_i_3_n_0 ;
  wire \wb_dat_out[2]_i_2_n_0 ;
  wire \wb_dat_out[30]_i_2_n_0 ;
  wire \wb_dat_out[31]_i_4_n_0 ;
  wire \wb_dat_out[31]_i_5_n_0 ;
  wire \wb_dat_out[4]_i_2_n_0 ;
  wire \wb_dat_out[5]_i_2__0_n_0 ;
  wire \wb_dat_out[5]_i_2_n_0 ;
  wire \wb_dat_out[6]_i_2_n_0 ;
  wire \wb_dat_out[7]_i_2_n_0 ;
  wire \wb_dat_out[7]_i_4_n_0 ;
  wire \wb_dat_out[8]_i_2_n_0 ;
  wire \wb_dat_out[9]_i_2_n_0 ;
  wire \wb_dat_out_reg[0] ;
  wire \wb_dat_out_reg[0]_0 ;
  wire \wb_dat_out_reg[1] ;
  wire \wb_dat_out_reg[1]_0 ;
  wire \wb_dat_out_reg[2] ;
  wire [0:0]\wb_dat_out_reg[2]_0 ;
  wire \wb_dat_out_reg[2]_1 ;
  wire \wb_dat_out_reg[2]_2 ;
  wire [30:0]\wb_dat_out_reg[31] ;
  wire [28:0]\wb_dat_out_reg[31]_0 ;
  wire [27:0]\wb_dat_out_reg[31]_1 ;
  wire [27:0]\wb_dat_out_reg[31]_2 ;
  wire \wb_dat_out_reg[7] ;
  wire \wb_dat_out_reg[7]_0 ;
  wire [4:0]\wb_dat_out_reg[7]_1 ;
  wire [4:0]\wb_dat_out_reg[7]_2 ;
  wire [3:0]\wb_dat_out_reg[7]_3 ;
  wire \wb_outputs_reg[adr][4] ;
  wire \wb_outputs_reg[adr][4]_0 ;
  wire \wb_outputs_reg[cyc] ;
  wire \wb_outputs_reg[cyc]_0 ;
  wire \wb_outputs_reg[cyc]_1 ;
  wire \wb_outputs_reg[dat][0] ;
  wire \wb_outputs_reg[dat][0]_0 ;
  wire \wb_outputs_reg[dat][0]_1 ;
  wire \wb_outputs_reg[dat][0]_2 ;
  wire \wb_outputs_reg[dat][1] ;
  wire \wb_outputs_reg[dat][1]_0 ;
  wire [1:0]\wb_outputs_reg[sel][0] ;
  wire [1:0]\wb_outputs_reg[sel][1] ;
  wire [1:0]\wb_outputs_reg[sel][1]_0 ;
  wire [1:0]\wb_outputs_reg[sel][2] ;
  wire [1:0]\wb_outputs_reg[sel][2]_0 ;
  wire [3:0]\wb_outputs_reg[sel][3] ;
  wire [1:0]\wb_outputs_reg[sel][3]_0 ;
  wire [1:0]\wb_outputs_reg[sel][3]_1 ;
  wire \wb_outputs_reg[stb] ;
  wire \wb_outputs_reg[we] ;
  wire \wb_outputs_reg[we]_0 ;
  wire \wb_outputs_reg[we]_1 ;
  wire [0:0]\wb_outputs_reg[we]_2 ;
  wire [0:0]\wb_outputs_reg[we]_3 ;
  wire [0:0]\wb_outputs_reg[we]_4 ;
  wire [0:0]\wb_outputs_reg[we]_5 ;
  wire \wb_outputs_reg[we]_6 ;
  wire \wb_outputs_reg[we]_7 ;
  wire \wb_state_reg[0] ;
  wire [0:0]\wb_state_reg[1] ;
  wire \wb_state_reg[1]_0 ;
  wire \wb_state_reg[1]_1 ;
  wire \wb_state_reg[1]_2 ;
  wire [31:0]\write_error_address_reg[31] ;
  wire [29:0]\write_error_address_reg[31]_0 ;
  wire [28:0]\write_error_data_reg[31] ;
  wire [3:3]\NLW_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[28]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hE444)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep_0 ),
        .I1(\icache_outputs[cyc] ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\dmem_if_outputs[stb] ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAB00)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state),
        .I1(\icache_outputs[cyc] ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\dmem_if_outputs[stb] ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(read_ack_reg),
        .O(\FSM_sequential_state_reg[0]_75 ));
  LUT4 #(
    .INIT(16'hAB00)) 
    \FSM_sequential_state[1]_rep__0_i_1 
       (.I0(state),
        .I1(\icache_outputs[cyc] ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\dmem_if_outputs[stb] ),
        .O(\FSM_sequential_state[1]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAB00)) 
    \FSM_sequential_state[1]_rep_i_1 
       (.I0(state),
        .I1(\icache_outputs[cyc] ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\dmem_if_outputs[stb] ),
        .O(\FSM_sequential_state[1]_rep_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "m2_busy:10,m1_busy:01,idle:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[0]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "m2_busy:10,m1_busy:01,idle:00,iSTATE:11" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state),
        .R(reset));
  (* FSM_ENCODED_STATES = "m2_busy:10,m1_busy:01,idle:00,iSTATE:11" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1]_rep 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[1]_rep_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "m2_busy:10,m1_busy:01,idle:00,iSTATE:11" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1]_rep__0 
       (.C(system_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_rep__0_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .R(reset));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    ack_i_1__0
       (.I0(ack_reg_1),
        .I1(\intercon_peripheral_reg[2]_2 ),
        .I2(\intercon_peripheral_reg[3]_1 ),
        .I3(\wb_outputs_reg[stb] ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(ack_reg_0),
        .O(\intercon_peripheral_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h5555555555404040)) 
    ack_i_1__1
       (.I0(\intercon_peripheral_reg[0]_0 ),
        .I1(\dmem_if_outputs[stb] ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\icache_outputs[cyc] ),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(ack_2),
        .O(\wb_outputs_reg[cyc]_1 ));
  LUT6 #(
    .INIT(64'h0010001000100000)) 
    ack_i_1__2
       (.I0(\intercon_peripheral_reg[0]_1 ),
        .I1(\intercon_peripheral_reg[1]_2 ),
        .I2(\intercon_peripheral_reg[2]_2 ),
        .I3(\intercon_peripheral_reg[3]_1 ),
        .I4(ack_3),
        .I5(\wb_outputs_reg[cyc]_0 ),
        .O(\intercon_peripheral_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ack_i_1__3
       (.I0(\intercon_peripheral_reg[3]_1 ),
        .I1(\intercon_peripheral_reg[2]_2 ),
        .I2(\intercon_peripheral_reg[1]_2 ),
        .I3(\intercon_peripheral_reg[0]_1 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(ack),
        .O(\intercon_peripheral_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \compare[31]_i_1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\compare[31]_i_2__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\compare_reg[31] ),
        .O(\FSM_sequential_state_reg[1]_rep_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \compare[31]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\compare[31]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\compare_reg[31] ),
        .O(\FSM_sequential_state_reg[1]_rep_3 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \compare[31]_i_2 
       (.I0(ack_reg_0),
        .I1(\compare[31]_i_3_n_0 ),
        .I2(\wb_outputs_reg[cyc]_0 ),
        .I3(state_reg_6),
        .O(\compare[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \compare[31]_i_2__0 
       (.I0(ack),
        .I1(\wb_outputs_reg[cyc]_0 ),
        .I2(\intercon_peripheral_reg[3]_1 ),
        .I3(\intercon_peripheral_reg[2]_2 ),
        .I4(\intercon_peripheral_reg[1]_2 ),
        .I5(\intercon_peripheral_reg[0]_1 ),
        .O(\compare[31]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \compare[31]_i_3 
       (.I0(\wb_outputs_reg[stb] ),
        .I1(\intercon_peripheral_reg[3]_1 ),
        .I2(\intercon_peripheral_reg[2]_2 ),
        .I3(state_reg_6),
        .I4(\intercon_peripheral_reg[1]_2 ),
        .O(\compare[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \counter[0]_i_1 
       (.I0(\compare[31]_i_2_n_0 ),
        .I1(\counter[0]_i_3_n_0 ),
        .I2(\counter_reg[31]_3 ),
        .I3(ctrl_run_reg_0),
        .O(sel));
  LUT5 #(
    .INIT(32'h00004000)) 
    \counter[0]_i_14 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\compare_reg[31] ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_5 ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .O(\counter[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \counter[0]_i_15 
       (.I0(irq_tx_ready_enable_reg_1),
        .I1(\FSM_sequential_state_reg[1]_rep__0_6 ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_5 ),
        .I3(\wb_outputs_reg[adr][4] ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I5(\compare_reg[31] ),
        .O(\counter[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \counter[0]_i_16 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_5 ),
        .I1(irq_tx_ready_enable_reg_1),
        .I2(\FSM_sequential_state_reg[1]_rep__0_6 ),
        .I3(\compare_reg[31] ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I5(\wb_outputs_reg[adr][4] ),
        .O(\counter[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \counter[0]_i_17 
       (.I0(\compare_reg[31] ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .O(\counter[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD1D1D1FFD5D5D5)) 
    \counter[0]_i_18 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_5 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\write_error_address_reg[31] [2]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\write_error_address_reg[31]_0 [0]),
        .I5(irq_tx_ready_enable_reg_1),
        .O(\counter[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \counter[0]_i_1__0 
       (.I0(\compare[31]_i_2__0_n_0 ),
        .I1(\counter[0]_i_3_n_0 ),
        .I2(\counter_reg[0] ),
        .I3(ctrl_run),
        .O(ctrl_run_reg));
  LUT6 #(
    .INIT(64'h0404000004000000)) 
    \counter[0]_i_3 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\compare_reg[31] ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_6 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_5 ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I5(irq_tx_ready_enable_reg_1),
        .O(\counter[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_4 
       (.I0(\compare[31]_i_2_n_0 ),
        .O(\counter[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[0]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[1]),
        .I2(\counter_reg[7]_1 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[3]),
        .O(\counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_5__0 
       (.I0(\compare[31]_i_2__0_n_0 ),
        .O(\counter[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[0]_i_6 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[0]),
        .I2(\counter_reg[7]_1 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[2]),
        .O(\counter[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[0]_i_6__0 
       (.I0(plusOp_0[2]),
        .I1(p_2_in[1]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[3]),
        .O(\counter[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hCACAFACA)) 
    \counter[0]_i_7 
       (.I0(counter_reg_1[1]),
        .I1(\counter[0]_i_16_n_0 ),
        .I2(\compare[31]_i_2_n_0 ),
        .I3(\counter_reg[7]_1 [0]),
        .I4(\counter[0]_i_3_n_0 ),
        .O(\counter[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[0]_i_7__0 
       (.I0(plusOp_0[1]),
        .I1(p_2_in[0]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[2]),
        .O(\counter[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hCACAFACA)) 
    \counter[0]_i_8 
       (.I0(counter_reg[1]),
        .I1(\counter[0]_i_16_n_0 ),
        .I2(\compare[31]_i_2__0_n_0 ),
        .I3(plusOp_0[0]),
        .I4(\counter[0]_i_3_n_0 ),
        .O(\counter[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5151DD5155555555)) 
    \counter[0]_i_8__0 
       (.I0(counter_reg_1[0]),
        .I1(\counter[0]_i_17_n_0 ),
        .I2(\counter[0]_i_18_n_0 ),
        .I3(irq_reset_reg),
        .I4(\counter_reg[3]_0 ),
        .I5(\compare[31]_i_2_n_0 ),
        .O(\counter[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h5151DD5155555555)) 
    \counter[0]_i_9 
       (.I0(counter_reg[0]),
        .I1(\counter[0]_i_17_n_0 ),
        .I2(\counter[0]_i_18_n_0 ),
        .I3(irq_reset_reg),
        .I4(\counter_reg[3]_0 ),
        .I5(\compare[31]_i_2__0_n_0 ),
        .O(\counter[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[12]_i_2 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[13]),
        .I2(\counter_reg[19]_1 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[15]),
        .O(\counter[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[12]_i_2__0 
       (.I0(plusOp_0[14]),
        .I1(p_2_in[13]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[15]),
        .O(\counter[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[12]_i_3 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[12]),
        .I2(\counter_reg[19]_1 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[14]),
        .O(\counter[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[12]_i_3__0 
       (.I0(plusOp_0[13]),
        .I1(p_2_in[12]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[14]),
        .O(\counter[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[12]_i_4 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[11]),
        .I2(\counter_reg[19]_1 [0]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[13]),
        .O(\counter[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[12]_i_4__0 
       (.I0(plusOp_0[12]),
        .I1(p_2_in[11]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[13]),
        .O(\counter[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[12]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[10]),
        .I2(\counter_reg[15]_1 [3]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[12]),
        .O(\counter[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[12]_i_5__0 
       (.I0(plusOp_0[11]),
        .I1(p_2_in[10]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[12]),
        .O(\counter[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[16]_i_2 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[17]),
        .I2(\counter_reg[23]_1 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[19]),
        .O(\counter[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[16]_i_2__0 
       (.I0(plusOp_0[18]),
        .I1(p_2_in[17]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[19]),
        .O(\counter[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[16]_i_3 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[16]),
        .I2(\counter_reg[23]_1 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[18]),
        .O(\counter[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[16]_i_3__0 
       (.I0(plusOp_0[17]),
        .I1(p_2_in[16]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[18]),
        .O(\counter[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[16]_i_4 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[15]),
        .I2(\counter_reg[23]_1 [0]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[17]),
        .O(\counter[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[16]_i_4__0 
       (.I0(plusOp_0[16]),
        .I1(p_2_in[15]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[17]),
        .O(\counter[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[16]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[14]),
        .I2(\counter_reg[19]_1 [3]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[16]),
        .O(\counter[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[16]_i_5__0 
       (.I0(plusOp_0[15]),
        .I1(p_2_in[14]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[16]),
        .O(\counter[16]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[20]_i_2 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[21]),
        .I2(\counter_reg[27]_1 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[23]),
        .O(\counter[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[20]_i_2__0 
       (.I0(plusOp_0[22]),
        .I1(p_2_in[21]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[23]),
        .O(\counter[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[20]_i_3 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[20]),
        .I2(\counter_reg[27]_1 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[22]),
        .O(\counter[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[20]_i_3__0 
       (.I0(plusOp_0[21]),
        .I1(p_2_in[20]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[22]),
        .O(\counter[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[20]_i_4 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[19]),
        .I2(\counter_reg[27]_1 [0]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[21]),
        .O(\counter[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[20]_i_4__0 
       (.I0(plusOp_0[20]),
        .I1(p_2_in[19]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[21]),
        .O(\counter[20]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[20]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[18]),
        .I2(\counter_reg[23]_1 [3]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[20]),
        .O(\counter[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[20]_i_5__0 
       (.I0(plusOp_0[19]),
        .I1(p_2_in[18]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[20]),
        .O(\counter[20]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[24]_i_2 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[25]),
        .I2(\counter_reg[31]_4 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[27]),
        .O(\counter[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[24]_i_2__0 
       (.I0(plusOp_0[26]),
        .I1(p_2_in[25]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[27]),
        .O(\counter[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[24]_i_3 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[24]),
        .I2(\counter_reg[31]_4 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[26]),
        .O(\counter[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[24]_i_3__0 
       (.I0(plusOp_0[25]),
        .I1(p_2_in[24]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[26]),
        .O(\counter[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[24]_i_4 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[23]),
        .I2(\counter_reg[31]_4 [0]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[25]),
        .O(\counter[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[24]_i_4__0 
       (.I0(plusOp_0[24]),
        .I1(p_2_in[23]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[25]),
        .O(\counter[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[24]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[22]),
        .I2(\counter_reg[27]_1 [3]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[24]),
        .O(\counter[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[24]_i_5__0 
       (.I0(plusOp_0[23]),
        .I1(p_2_in[22]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[24]),
        .O(\counter[24]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[28]_i_2 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[29]),
        .I2(\counter_reg[31]_5 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[31]),
        .O(\counter[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[28]_i_2__0 
       (.I0(plusOp_0[30]),
        .I1(p_2_in[29]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[31]),
        .O(\counter[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[28]_i_3 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[28]),
        .I2(\counter_reg[31]_5 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[30]),
        .O(\counter[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[28]_i_3__0 
       (.I0(plusOp_0[29]),
        .I1(p_2_in[28]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[30]),
        .O(\counter[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[28]_i_4 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[27]),
        .I2(\counter_reg[31]_5 [0]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[29]),
        .O(\counter[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[28]_i_4__0 
       (.I0(plusOp_0[28]),
        .I1(p_2_in[27]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[29]),
        .O(\counter[28]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[28]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[26]),
        .I2(\counter_reg[31]_4 [3]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[28]),
        .O(\counter[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[28]_i_5__0 
       (.I0(plusOp_0[27]),
        .I1(p_2_in[26]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[28]),
        .O(\counter[28]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[4]_i_2 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[5]),
        .I2(\counter_reg[11]_1 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[7]),
        .O(\counter[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[4]_i_2__0 
       (.I0(plusOp_0[6]),
        .I1(p_2_in[5]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[7]),
        .O(\counter[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[4]_i_3 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[4]),
        .I2(\counter_reg[11]_1 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[6]),
        .O(\counter[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[4]_i_3__0 
       (.I0(plusOp_0[5]),
        .I1(p_2_in[4]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[6]),
        .O(\counter[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[4]_i_4 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[3]),
        .I2(\counter_reg[11]_1 [0]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[5]),
        .O(\counter[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[4]_i_4__0 
       (.I0(plusOp_0[4]),
        .I1(p_2_in[3]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[5]),
        .O(\counter[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[4]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[2]),
        .I2(\counter_reg[7]_1 [3]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[4]),
        .O(\counter[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[4]_i_5__0 
       (.I0(plusOp_0[3]),
        .I1(p_2_in[2]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[4]),
        .O(\counter[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[8]_i_2 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[9]),
        .I2(\counter_reg[15]_1 [2]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[11]),
        .O(\counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[8]_i_2__0 
       (.I0(plusOp_0[10]),
        .I1(p_2_in[9]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[11]),
        .O(\counter[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[8]_i_3 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[8]),
        .I2(\counter_reg[15]_1 [1]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[10]),
        .O(\counter[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[8]_i_3__0 
       (.I0(plusOp_0[9]),
        .I1(p_2_in[8]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[10]),
        .O(\counter[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[8]_i_4 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[7]),
        .I2(\counter_reg[15]_1 [0]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[9]),
        .O(\counter[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[8]_i_4__0 
       (.I0(plusOp_0[8]),
        .I1(p_2_in[7]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[9]),
        .O(\counter[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD800FFFFD8000000)) 
    \counter[8]_i_5 
       (.I0(\counter[0]_i_14_n_0 ),
        .I1(p_2_in[6]),
        .I2(\counter_reg[11]_1 [3]),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2_n_0 ),
        .I5(counter_reg_1[8]),
        .O(\counter[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00FFFFCA000000)) 
    \counter[8]_i_5__0 
       (.I0(plusOp_0[7]),
        .I1(p_2_in[6]),
        .I2(\counter[0]_i_14_n_0 ),
        .I3(\counter[0]_i_15_n_0 ),
        .I4(\compare[31]_i_2__0_n_0 ),
        .I5(counter_reg[8]),
        .O(\counter[8]_i_5__0_n_0 ));
  CARRY4 \counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_2_n_0 ,\counter_reg[0]_i_2_n_1 ,\counter_reg[0]_i_2_n_2 ,\counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\counter[0]_i_5__0_n_0 }),
        .O(O),
        .S({\counter[0]_i_6__0_n_0 ,\counter[0]_i_7__0_n_0 ,\counter[0]_i_8_n_0 ,\counter[0]_i_9_n_0 }));
  CARRY4 \counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_2__0_n_0 ,\counter_reg[0]_i_2__0_n_1 ,\counter_reg[0]_i_2__0_n_2 ,\counter_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\counter[0]_i_4_n_0 }),
        .O(\counter_reg[3] ),
        .S({\counter[0]_i_5_n_0 ,\counter[0]_i_6_n_0 ,\counter[0]_i_7_n_0 ,\counter[0]_i_8__0_n_0 }));
  CARRY4 \counter_reg[12]_i_1 
       (.CI(\counter_reg[8]_i_1_n_0 ),
        .CO({\counter_reg[12]_i_1_n_0 ,\counter_reg[12]_i_1_n_1 ,\counter_reg[12]_i_1_n_2 ,\counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[15] ),
        .S({\counter[12]_i_2__0_n_0 ,\counter[12]_i_3__0_n_0 ,\counter[12]_i_4__0_n_0 ,\counter[12]_i_5__0_n_0 }));
  CARRY4 \counter_reg[12]_i_1__0 
       (.CI(\counter_reg[8]_i_1__0_n_0 ),
        .CO({\counter_reg[12]_i_1__0_n_0 ,\counter_reg[12]_i_1__0_n_1 ,\counter_reg[12]_i_1__0_n_2 ,\counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[15]_0 ),
        .S({\counter[12]_i_2_n_0 ,\counter[12]_i_3_n_0 ,\counter[12]_i_4_n_0 ,\counter[12]_i_5_n_0 }));
  CARRY4 \counter_reg[16]_i_1 
       (.CI(\counter_reg[12]_i_1_n_0 ),
        .CO({\counter_reg[16]_i_1_n_0 ,\counter_reg[16]_i_1_n_1 ,\counter_reg[16]_i_1_n_2 ,\counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[19] ),
        .S({\counter[16]_i_2__0_n_0 ,\counter[16]_i_3__0_n_0 ,\counter[16]_i_4__0_n_0 ,\counter[16]_i_5__0_n_0 }));
  CARRY4 \counter_reg[16]_i_1__0 
       (.CI(\counter_reg[12]_i_1__0_n_0 ),
        .CO({\counter_reg[16]_i_1__0_n_0 ,\counter_reg[16]_i_1__0_n_1 ,\counter_reg[16]_i_1__0_n_2 ,\counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[19]_0 ),
        .S({\counter[16]_i_2_n_0 ,\counter[16]_i_3_n_0 ,\counter[16]_i_4_n_0 ,\counter[16]_i_5_n_0 }));
  CARRY4 \counter_reg[20]_i_1 
       (.CI(\counter_reg[16]_i_1_n_0 ),
        .CO({\counter_reg[20]_i_1_n_0 ,\counter_reg[20]_i_1_n_1 ,\counter_reg[20]_i_1_n_2 ,\counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[23] ),
        .S({\counter[20]_i_2__0_n_0 ,\counter[20]_i_3__0_n_0 ,\counter[20]_i_4__0_n_0 ,\counter[20]_i_5__0_n_0 }));
  CARRY4 \counter_reg[20]_i_1__0 
       (.CI(\counter_reg[16]_i_1__0_n_0 ),
        .CO({\counter_reg[20]_i_1__0_n_0 ,\counter_reg[20]_i_1__0_n_1 ,\counter_reg[20]_i_1__0_n_2 ,\counter_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[23]_0 ),
        .S({\counter[20]_i_2_n_0 ,\counter[20]_i_3_n_0 ,\counter[20]_i_4_n_0 ,\counter[20]_i_5_n_0 }));
  CARRY4 \counter_reg[24]_i_1 
       (.CI(\counter_reg[20]_i_1_n_0 ),
        .CO({\counter_reg[24]_i_1_n_0 ,\counter_reg[24]_i_1_n_1 ,\counter_reg[24]_i_1_n_2 ,\counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[27] ),
        .S({\counter[24]_i_2__0_n_0 ,\counter[24]_i_3__0_n_0 ,\counter[24]_i_4__0_n_0 ,\counter[24]_i_5__0_n_0 }));
  CARRY4 \counter_reg[24]_i_1__0 
       (.CI(\counter_reg[20]_i_1__0_n_0 ),
        .CO({\counter_reg[24]_i_1__0_n_0 ,\counter_reg[24]_i_1__0_n_1 ,\counter_reg[24]_i_1__0_n_2 ,\counter_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[27]_0 ),
        .S({\counter[24]_i_2_n_0 ,\counter[24]_i_3_n_0 ,\counter[24]_i_4_n_0 ,\counter[24]_i_5_n_0 }));
  CARRY4 \counter_reg[28]_i_1 
       (.CI(\counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_counter_reg[28]_i_1_CO_UNCONNECTED [3],\counter_reg[28]_i_1_n_1 ,\counter_reg[28]_i_1_n_2 ,\counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[31]_1 ),
        .S({\counter[28]_i_2__0_n_0 ,\counter[28]_i_3__0_n_0 ,\counter[28]_i_4__0_n_0 ,\counter[28]_i_5__0_n_0 }));
  CARRY4 \counter_reg[28]_i_1__0 
       (.CI(\counter_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_counter_reg[28]_i_1__0_CO_UNCONNECTED [3],\counter_reg[28]_i_1__0_n_1 ,\counter_reg[28]_i_1__0_n_2 ,\counter_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[31]_2 ),
        .S({\counter[28]_i_2_n_0 ,\counter[28]_i_3_n_0 ,\counter[28]_i_4_n_0 ,\counter[28]_i_5_n_0 }));
  CARRY4 \counter_reg[4]_i_1 
       (.CI(\counter_reg[0]_i_2_n_0 ),
        .CO({\counter_reg[4]_i_1_n_0 ,\counter_reg[4]_i_1_n_1 ,\counter_reg[4]_i_1_n_2 ,\counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[7] ),
        .S({\counter[4]_i_2__0_n_0 ,\counter[4]_i_3__0_n_0 ,\counter[4]_i_4__0_n_0 ,\counter[4]_i_5__0_n_0 }));
  CARRY4 \counter_reg[4]_i_1__0 
       (.CI(\counter_reg[0]_i_2__0_n_0 ),
        .CO({\counter_reg[4]_i_1__0_n_0 ,\counter_reg[4]_i_1__0_n_1 ,\counter_reg[4]_i_1__0_n_2 ,\counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[7]_0 ),
        .S({\counter[4]_i_2_n_0 ,\counter[4]_i_3_n_0 ,\counter[4]_i_4_n_0 ,\counter[4]_i_5_n_0 }));
  CARRY4 \counter_reg[8]_i_1 
       (.CI(\counter_reg[4]_i_1_n_0 ),
        .CO({\counter_reg[8]_i_1_n_0 ,\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[11] ),
        .S({\counter[8]_i_2__0_n_0 ,\counter[8]_i_3__0_n_0 ,\counter[8]_i_4__0_n_0 ,\counter[8]_i_5__0_n_0 }));
  CARRY4 \counter_reg[8]_i_1__0 
       (.CI(\counter_reg[4]_i_1__0_n_0 ),
        .CO({\counter_reg[8]_i_1__0_n_0 ,\counter_reg[8]_i_1__0_n_1 ,\counter_reg[8]_i_1__0_n_2 ,\counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[11]_0 ),
        .S({\counter[8]_i_2_n_0 ,\counter[8]_i_3_n_0 ,\counter[8]_i_4_n_0 ,\counter[8]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    ctrl_run_i_1
       (.I0(ctrl_run_reg_1),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\compare[31]_i_2_n_0 ),
        .I3(send_buffer_push_i_2_n_0),
        .I4(ctrl_run_reg_0),
        .O(\wb_outputs_reg[dat][0]_1 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    ctrl_run_i_1__0
       (.I0(ctrl_run_reg_1),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\compare[31]_i_2__0_n_0 ),
        .I3(send_buffer_push_i_2_n_0),
        .I4(ctrl_run),
        .O(\wb_outputs_reg[dat][0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \direction_register[11]_i_1 
       (.I0(\direction_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\compare_reg[31] ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .O(\FSM_sequential_state_reg[1]_rep_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \direction_register[11]_i_2 
       (.I0(\wb_outputs_reg[cyc]_0 ),
        .I1(ack_3),
        .I2(\intercon_peripheral_reg[3]_1 ),
        .I3(\intercon_peripheral_reg[2]_2 ),
        .I4(\intercon_peripheral_reg[1]_2 ),
        .I5(\intercon_peripheral_reg[0]_1 ),
        .O(\direction_register[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000044404440444)) 
    \direction_register[11]_i_3 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\wb_dat_out[5]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I3(\write_error_address_reg[31] [2]),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    intercon_busy_i_1
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\icache_outputs[cyc] ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\dmem_if_outputs[stb] ),
        .O(\FSM_sequential_state_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \intercon_peripheral[0]_i_1 
       (.I0(state_reg_6),
        .I1(intercon_peripheral0_in),
        .I2(\intercon_peripheral[0]_i_2_n_0 ),
        .I3(intercon_peripheral),
        .O(\intercon_peripheral_reg[0] ));
  LUT5 #(
    .INIT(32'h0000F400)) 
    \intercon_peripheral[0]_i_2 
       (.I0(\intercon_peripheral[3]_i_5_n_0 ),
        .I1(ADDRARDADDR[9]),
        .I2(\intercon_peripheral[1]_i_2_n_0 ),
        .I3(\wb_outputs_reg[cyc]_0 ),
        .I4(intercon_busy),
        .O(\intercon_peripheral[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFFFFFF4FF0000)) 
    \intercon_peripheral[1]_i_1 
       (.I0(\intercon_peripheral[1]_i_2_n_0 ),
        .I1(\intercon_peripheral[1]_i_3_n_0 ),
        .I2(intercon_busy),
        .I3(\wb_outputs_reg[cyc]_0 ),
        .I4(intercon_peripheral0_in),
        .I5(\intercon_peripheral_reg[1]_2 ),
        .O(intercon_busy_reg));
  LUT6 #(
    .INIT(64'hFFAAFFEEFFFEFFEE)) 
    \intercon_peripheral[1]_i_2 
       (.I0(\intercon_peripheral[3]_i_8_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_7 ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_8 ),
        .I3(\intercon_peripheral_reg[1]_3 ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [10]),
        .I5(\intercon_peripheral[3]_i_5_n_0 ),
        .O(\intercon_peripheral[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \intercon_peripheral[1]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_8 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [9]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [10]),
        .I3(\intercon_peripheral[3]_i_5_n_0 ),
        .O(\intercon_peripheral[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E222)) 
    \intercon_peripheral[2]_i_1 
       (.I0(\intercon_peripheral_reg[2]_2 ),
        .I1(intercon_peripheral0_in),
        .I2(\intercon_peripheral[3]_i_3_n_0 ),
        .I3(\intercon_peripheral[3]_i_5_n_0 ),
        .I4(\intercon_peripheral[2]_i_2_n_0 ),
        .I5(intercon_peripheral),
        .O(\intercon_peripheral_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000055404040)) 
    \intercon_peripheral[2]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_7 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\write_error_address_reg[31] [14]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\write_error_address_reg[31]_0 [12]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_8 ),
        .O(\intercon_peripheral[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2E2EEE2E)) 
    \intercon_peripheral[3]_i_1 
       (.I0(\intercon_peripheral_reg[3]_1 ),
        .I1(intercon_peripheral0_in),
        .I2(\intercon_peripheral[3]_i_3_n_0 ),
        .I3(\intercon_peripheral[3]_i_4_n_0 ),
        .I4(\intercon_peripheral[3]_i_5_n_0 ),
        .I5(intercon_peripheral),
        .O(\intercon_peripheral_reg[3] ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \intercon_peripheral[3]_i_10 
       (.I0(\intercon_peripheral[3]_i_18_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [22]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [19]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [21]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [17]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_9 [18]),
        .O(\intercon_peripheral[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \intercon_peripheral[3]_i_11 
       (.I0(\intercon_peripheral[3]_i_6_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [22]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [19]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [21]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [17]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_9 [18]),
        .O(\intercon_peripheral[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h0000F888)) 
    \intercon_peripheral[3]_i_13 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\icache_outputs[cyc] ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I3(\dmem_if_outputs[stb] ),
        .I4(intercon_busy),
        .O(\intercon_peripheral[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \intercon_peripheral[3]_i_15 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_9 [20]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [12]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [26]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [25]),
        .O(\intercon_peripheral[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFEEEE)) 
    \intercon_peripheral[3]_i_17 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_9 [15]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [12]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [14]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [13]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [11]),
        .O(\intercon_peripheral[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \intercon_peripheral[3]_i_18 
       (.I0(\intercon_peripheral_reg[3]_2 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [12]),
        .I2(\intercon_peripheral_reg[3]_3 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [17]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [20]),
        .I5(\intercon_peripheral[3]_i_10_n_0 ),
        .O(\intercon_peripheral[3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h5551FFFF)) 
    \intercon_peripheral[3]_i_2 
       (.I0(intercon_busy),
        .I1(\intercon_peripheral[3]_i_5_n_0 ),
        .I2(\intercon_peripheral_reg[1]_3 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_7 ),
        .I4(\wb_outputs_reg[cyc]_0 ),
        .O(intercon_peripheral0_in));
  LUT4 #(
    .INIT(16'h0004)) 
    \intercon_peripheral[3]_i_3 
       (.I0(\intercon_peripheral_reg[1]_3 ),
        .I1(\wb_outputs_reg[cyc]_0 ),
        .I2(intercon_busy),
        .I3(\intercon_peripheral[3]_i_8_n_0 ),
        .O(\intercon_peripheral[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \intercon_peripheral[3]_i_4 
       (.I0(ADDRARDADDR[10]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\write_error_address_reg[31] [14]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\write_error_address_reg[31]_0 [12]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_7 ),
        .O(\intercon_peripheral[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \intercon_peripheral[3]_i_5 
       (.I0(\intercon_peripheral[3]_i_9_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [20]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [12]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [16]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [15]),
        .I5(\intercon_peripheral[3]_i_10_n_0 ),
        .O(\intercon_peripheral[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00100000FFFFFFFF)) 
    \intercon_peripheral[3]_i_6 
       (.I0(\intercon_peripheral[3]_i_11_n_0 ),
        .I1(\intercon_peripheral_reg[3]_2 ),
        .I2(\intercon_peripheral[3]_i_13_n_0 ),
        .I3(\intercon_peripheral_reg[3]_3 ),
        .I4(\intercon_peripheral[3]_i_15_n_0 ),
        .I5(memory_reg_3_0_6),
        .O(intercon_peripheral));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    \intercon_peripheral[3]_i_8 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_9 [17]),
        .I1(\intercon_peripheral[3]_i_3_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [20]),
        .I3(\intercon_peripheral[3]_i_11_n_0 ),
        .I4(\intercon_peripheral[3]_i_17_n_0 ),
        .I5(\intercon_peripheral[3]_i_18_n_0 ),
        .O(\intercon_peripheral[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h557F7F7FFFFFFFFF)) 
    \intercon_peripheral[3]_i_9 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_9 [14]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\write_error_address_reg[31] [18]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\write_error_address_reg[31]_0 [16]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_9 [11]),
        .O(\intercon_peripheral[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    irq_recv_enable_i_1
       (.I0(ctrl_run_reg_1),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(irq_recv_enable_i_2_n_0),
        .I3(irq_recv_enable_reg_1),
        .O(\wb_outputs_reg[dat][0] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    irq_recv_enable_i_1__0
       (.I0(ctrl_run_reg_1),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(irq_tx_ready_enable),
        .I3(irq_recv_enable_reg_2),
        .O(\wb_outputs_reg[dat][0]_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    irq_recv_enable_i_2
       (.I0(recv_buffer_pop_reg_6),
        .I1(recv_buffer_pop_reg_2),
        .I2(\compare_reg[31] ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I4(recv_buffer_pop_reg_4),
        .I5(\wb_dat_out[1]_i_4_n_0 ),
        .O(irq_recv_enable_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    irq_recv_enable_i_2__0
       (.I0(recv_buffer_pop_reg_5),
        .I1(recv_buffer_pop_reg_0),
        .I2(\compare_reg[31] ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I4(\intercon_peripheral_reg[2] ),
        .I5(\wb_dat_out[1]_i_4_n_0 ),
        .O(irq_tx_ready_enable));
  LUT5 #(
    .INIT(32'h00001000)) 
    irq_reset_i_1
       (.I0(irq_reset_i_2_n_0),
        .I1(\wb_outputs_reg[adr][4] ),
        .I2(irq_reset_reg),
        .I3(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I4(\send_buffer_input_reg[7] ),
        .O(\wb_outputs_reg[cyc] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0777)) 
    irq_reset_i_2
       (.I0(\dmem_if_outputs[stb] ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\icache_outputs[cyc] ),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(ack_2),
        .I5(\intercon_peripheral_reg[0]_0 ),
        .O(irq_reset_i_2_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    irq_tx_ready_enable_i_1
       (.I0(irq_tx_ready_enable_reg_1),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(irq_recv_enable_i_2_n_0),
        .I3(irq_tx_ready_enable_reg_2),
        .O(\wb_outputs_reg[dat][1] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    irq_tx_ready_enable_i_1__0
       (.I0(irq_tx_ready_enable_reg_1),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(irq_tx_ready_enable),
        .I3(irq_tx_ready_enable_reg_3),
        .O(\wb_outputs_reg[dat][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[100]_i_1 
       (.I0(\mem_data_out_reg[4] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[101]_i_1 
       (.I0(\mem_data_out_reg[5] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[102]_i_1 
       (.I0(\mem_data_out_reg[6] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[103]_i_1 
       (.I0(\mem_data_out_reg[7] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[104]_i_1 
       (.I0(\load_buffer_reg[8] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[105]_i_1 
       (.I0(\load_buffer_reg[9] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[106]_i_1 
       (.I0(\load_buffer_reg[10] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[107]_i_1 
       (.I0(\load_buffer_reg[11] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[108]_i_1 
       (.I0(\load_buffer_reg[12] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[109]_i_1 
       (.I0(\load_buffer_reg[13] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[110]_i_1 
       (.I0(\load_buffer_reg[14] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[111]_i_1 
       (.I0(\load_buffer_reg[15] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[112]_i_1 
       (.I0(\load_buffer_reg[16] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[113]_i_1 
       (.I0(\load_buffer_reg[17] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[114]_i_1 
       (.I0(\load_buffer_reg[18] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[115]_i_1 
       (.I0(\load_buffer_reg[19] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[116]_i_1 
       (.I0(\load_buffer_reg[20] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_50 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[117]_i_1 
       (.I0(\load_buffer_reg[21] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[118]_i_1 
       (.I0(\load_buffer_reg[22] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[119]_i_1 
       (.I0(\load_buffer_reg[23] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_56 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[120]_i_1 
       (.I0(\mem_data_out_reg[24] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[121]_i_1 
       (.I0(\mem_data_out_reg[25] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[122]_i_1 
       (.I0(\mem_data_out_reg[26] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[123]_i_1 
       (.I0(\mem_data_out_reg[27] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_64 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[124]_i_1 
       (.I0(\mem_data_out_reg[28] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[125]_i_1 
       (.I0(\mem_data_out_reg[29] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[126]_i_1 
       (.I0(\mem_data_out_reg[30] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[127]_i_2 
       (.I0(\mem_data_out_reg[31] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \load_buffer[127]_i_4 
       (.I0(\FSM_sequential_state_reg[1]_rep_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(read_ack_reg),
        .O(\icache_inputs[ack] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[64]_i_1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[65]_i_1 
       (.I0(\mem_data_out_reg[1] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[66]_i_1 
       (.I0(\mem_data_out_reg[2] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[67]_i_1 
       (.I0(\mem_data_out_reg[3] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[68]_i_1 
       (.I0(\mem_data_out_reg[4] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[69]_i_1 
       (.I0(\mem_data_out_reg[5] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[70]_i_1 
       (.I0(\mem_data_out_reg[6] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[71]_i_1 
       (.I0(\mem_data_out_reg[7] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[72]_i_1 
       (.I0(\load_buffer_reg[8] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[73]_i_1 
       (.I0(\load_buffer_reg[9] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[74]_i_1 
       (.I0(\load_buffer_reg[10] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[75]_i_1 
       (.I0(\load_buffer_reg[11] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[76]_i_1 
       (.I0(\load_buffer_reg[12] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[77]_i_1 
       (.I0(\load_buffer_reg[13] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[78]_i_1 
       (.I0(\load_buffer_reg[14] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[79]_i_1 
       (.I0(\load_buffer_reg[15] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[80]_i_1 
       (.I0(\load_buffer_reg[16] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[81]_i_1 
       (.I0(\load_buffer_reg[17] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[82]_i_1 
       (.I0(\load_buffer_reg[18] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_45 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[83]_i_1 
       (.I0(\load_buffer_reg[19] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[84]_i_1 
       (.I0(\load_buffer_reg[20] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_49 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[85]_i_1 
       (.I0(\load_buffer_reg[21] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_51 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[86]_i_1 
       (.I0(\load_buffer_reg[22] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[87]_i_1 
       (.I0(\load_buffer_reg[23] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_55 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[88]_i_1 
       (.I0(\mem_data_out_reg[24] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[89]_i_1 
       (.I0(\mem_data_out_reg[25] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[90]_i_1 
       (.I0(\mem_data_out_reg[26] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_61 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[91]_i_1 
       (.I0(\mem_data_out_reg[27] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_63 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[92]_i_1 
       (.I0(\mem_data_out_reg[28] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[93]_i_1 
       (.I0(\mem_data_out_reg[29] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_67 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[94]_i_1 
       (.I0(\mem_data_out_reg[30] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_69 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \load_buffer[95]_i_2 
       (.I0(\mem_data_out_reg[31] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_71 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[96]_i_1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[97]_i_1 
       (.I0(\mem_data_out_reg[1] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[98]_i_1 
       (.I0(\mem_data_out_reg[2] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \load_buffer[99]_i_1 
       (.I0(\mem_data_out_reg[3] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep_0 ),
        .I3(\load_buffer_reg[0] ),
        .I4(\load_buffer_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_16 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[0]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [0]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[0]_0 ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[10]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[26] ),
        .I3(\load_buffer_reg[10] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[11]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[27] ),
        .I3(\load_buffer_reg[11] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[12]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[28] ),
        .I3(\load_buffer_reg[12] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[13]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[29] ),
        .I3(\load_buffer_reg[13] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[14]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[30] ),
        .I3(\load_buffer_reg[14] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[15]_i_3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[31] ),
        .I3(\load_buffer_reg[15] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[16]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[24] ),
        .I3(\m2_inputs[dat] [0]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[16]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[16] ),
        .O(\m2_inputs[dat] [0]));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[17]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[25] ),
        .I3(\m2_inputs[dat] [1]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[17]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[17] ),
        .O(\m2_inputs[dat] [1]));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[18]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[26] ),
        .I3(\m2_inputs[dat] [2]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[18]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[18] ),
        .O(\m2_inputs[dat] [2]));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[19]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[27] ),
        .I3(\m2_inputs[dat] [3]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[19]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[19] ),
        .O(\m2_inputs[dat] [3]));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[1]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [1]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[1] ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[20]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[28] ),
        .I3(\m2_inputs[dat] [4]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[20]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[20] ),
        .O(\m2_inputs[dat] [4]));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[21]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[29] ),
        .I3(\m2_inputs[dat] [5]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[21]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[21] ),
        .O(\m2_inputs[dat] [5]));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[22]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[30] ),
        .I3(\m2_inputs[dat] [6]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[22]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[22] ),
        .O(\m2_inputs[dat] [6]));
  LUT6 #(
    .INIT(64'hFF404040FF000000)) 
    \mem_data_out[23]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[31] ),
        .I3(\m2_inputs[dat] [7]),
        .I4(\mem_data_out_reg[16] ),
        .I5(\mem_data_out_reg[16]_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[23]_i_3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\load_buffer_reg[23] ),
        .O(\m2_inputs[dat] [7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[24]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[24] ),
        .O(\m2_inputs[dat] [8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[25]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[25] ),
        .O(\m2_inputs[dat] [9]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[26]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[26] ),
        .O(\m2_inputs[dat] [10]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[27]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[27] ),
        .O(\m2_inputs[dat] [11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[28]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[28] ),
        .O(\m2_inputs[dat] [12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[29]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[29] ),
        .O(\m2_inputs[dat] [13]));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[2]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [2]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[2] ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_3 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[30]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[30] ),
        .O(\m2_inputs[dat] [14]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_data_out[31]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[31] ),
        .O(\m2_inputs[dat] [15]));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[3]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [3]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[3] ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_4 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[4]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [4]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[4] ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_5 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[5]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [5]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[5] ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_6 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[6]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [6]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[6] ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_7 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_data_out[7]_i_1 
       (.I0(\mem_data_out_reg[0] ),
        .I1(\m2_inputs[dat] [7]),
        .I2(\FSM_sequential_state_reg[1]_rep_5 ),
        .I3(\mem_data_out_reg[7] ),
        .I4(\mem_data_out_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0]_8 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_out[7]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_rep_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[1]_rep_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[8]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[24] ),
        .I3(\load_buffer_reg[8] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h40404400)) 
    \mem_data_out[9]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\mem_data_out_reg[25] ),
        .I3(\load_buffer_reg[9] ),
        .I4(\mem_data_out_reg[0] ),
        .O(\FSM_sequential_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    memory_reg_0_0_0_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I1(memory_reg_3_0_6),
        .I2(memory_reg_0_0_0_i_9_n_0),
        .I3(memory_reg_3_0_6_0),
        .I4(p_0_in3_in__0),
        .I5(\intercon_peripheral_reg[0]_1 ),
        .O(state_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    memory_reg_0_0_0_i_2
       (.I0(memory_reg_3_0_6),
        .I1(memory_reg_0_0_0_i_9_n_0),
        .I2(memory_reg_3_0_6_0),
        .I3(p_0_in3_in__0),
        .I4(\intercon_peripheral_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .O(state_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_0_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(ADDRARDADDR[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_0_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(ADDRARDADDR[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_0_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(ADDRARDADDR[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_0_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_20 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_0_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_0_0_0_i_8
       (.I0(\processor_sel_out_o[3] [0]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    memory_reg_0_0_0_i_9
       (.I0(state_reg_6),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\icache_outputs[cyc] ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I4(\dmem_if_outputs[stb] ),
        .O(memory_reg_0_0_0_i_9_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_1_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_2_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_2_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_0_0_2_i_3
       (.I0(\processor_sel_out_o[3] [0]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(WEA[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_3_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_3_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_3_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_3_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_4_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(\FSM_sequential_state_reg[1]_rep__0_20 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_4_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_20 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_4_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_20 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_4_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_20 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_4_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(\FSM_sequential_state_reg[1]_rep__0_19 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_5_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_5_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_5_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_0_0_5_i_4
       (.I0(\processor_sel_out_o[3] [0]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][0] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_6_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_6_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_0_7_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_17 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_0_0_7_i_2
       (.I0(\processor_sel_out_o[3] [0]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][0] [1]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    memory_reg_0_i_1
       (.I0(\compare_reg[31] ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(p_0_in3_in),
        .I3(memory_reg_0_i_15_n_0),
        .I4(memory_reg_0_i_16_n_0),
        .I5(memory_reg_3_0_6),
        .O(\wb_outputs_reg[we]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_11
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_12
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_13
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_0_i_14
       (.I0(\processor_sel_out_o[3] [0]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    memory_reg_0_i_15
       (.I0(\intercon_peripheral_reg[0]_1 ),
        .I1(\intercon_peripheral_reg[1]_2 ),
        .I2(\intercon_peripheral_reg[3]_1 ),
        .I3(\intercon_peripheral_reg[2]_2 ),
        .O(memory_reg_0_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    memory_reg_0_i_16
       (.I0(\intercon_peripheral_reg[1]_2 ),
        .I1(\intercon_peripheral_reg[3]_1 ),
        .I2(\intercon_peripheral_reg[2]_2 ),
        .I3(\wb_outputs_reg[cyc]_0 ),
        .I4(state_reg_6),
        .O(memory_reg_0_i_16_n_0));
  LUT6 #(
    .INIT(64'h0000010001000100)) 
    memory_reg_0_i_2
       (.I0(p_0_in3_in),
        .I1(memory_reg_0_i_15_n_0),
        .I2(memory_reg_0_i_16_n_0),
        .I3(memory_reg_3_0_6),
        .I4(\compare_reg[31] ),
        .I5(\FSM_sequential_state_reg[1]_rep_0 ),
        .O(state_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(ADDRBWRADDR[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(ADDRBWRADDR[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(ADDRBWRADDR[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_0_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_11
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_24 ));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_1_0_0_i_12
       (.I0(\processor_sel_out_o[3] [1]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][1] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_0_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_11
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_12
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_1_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_15 [2]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    memory_reg_1_0_2_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I1(memory_reg_3_0_6),
        .I2(memory_reg_0_0_0_i_9_n_0),
        .I3(memory_reg_3_0_6_0),
        .I4(p_0_in3_in__0),
        .I5(\intercon_peripheral_reg[0]_1 ),
        .O(state_reg_4));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    memory_reg_1_0_2_i_2
       (.I0(memory_reg_3_0_6),
        .I1(memory_reg_0_0_0_i_9_n_0),
        .I2(memory_reg_3_0_6_0),
        .I3(p_0_in3_in__0),
        .I4(\intercon_peripheral_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .O(state_reg_1));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_1_0_2_i_3
       (.I0(\processor_sel_out_o[3] [1]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][1] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_11
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_19 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_3_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_4_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_11
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [14]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_1_0_5_i_12
       (.I0(\processor_sel_out_o[3] [1]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][1]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_5_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_16 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_0_6_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_17 [1]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_1_0_7_i_1
       (.I0(\processor_sel_out_o[3] [1]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][1]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_1_i_11
       (.I0(\processor_sel_out_o[3] [1]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_1_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_22 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [2]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_2_0_0_i_11
       (.I0(\processor_sel_out_o[3] [2]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][2] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_0_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_2_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_2_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [12]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_2_0_2_i_3
       (.I0(\processor_sel_out_o[3] [2]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][2] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_3_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_19 [0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    memory_reg_2_0_4_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I1(memory_reg_3_0_6),
        .I2(memory_reg_0_0_0_i_9_n_0),
        .I3(memory_reg_3_0_6_0),
        .I4(p_0_in3_in__0),
        .I5(\intercon_peripheral_reg[0]_1 ),
        .O(state_reg_5));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    memory_reg_2_0_4_i_2
       (.I0(memory_reg_3_0_6),
        .I1(memory_reg_0_0_0_i_9_n_0),
        .I2(memory_reg_3_0_6_0),
        .I3(p_0_in3_in__0),
        .I4(\intercon_peripheral_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .O(state_reg_2));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_4_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_13 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_2_0_5_i_1
       (.I0(\processor_sel_out_o[3] [2]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][2]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_6_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_2_0_7_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_14 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_2_0_7_i_2
       (.I0(\processor_sel_out_o[3] [2]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][2]_0 [1]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_2_i_1
       (.I0(\processor_sel_out_o[3] [2]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_3_0_0_i_1
       (.I0(\processor_sel_out_o[3] [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_2_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_18 [1]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_3_0_2_i_2
       (.I0(\processor_sel_out_o[3] [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_3_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_23 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_3_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_23 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_3_0_5_i_1
       (.I0(\processor_sel_out_o[3] [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3]_1 [0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    memory_reg_3_0_6_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I1(memory_reg_3_0_6),
        .I2(memory_reg_0_0_0_i_9_n_0),
        .I3(memory_reg_3_0_6_0),
        .I4(p_0_in3_in__0),
        .I5(\intercon_peripheral_reg[0]_1 ),
        .O(I95));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    memory_reg_3_0_6_i_2
       (.I0(memory_reg_3_0_6),
        .I1(memory_reg_0_0_0_i_9_n_0),
        .I2(memory_reg_3_0_6_0),
        .I3(p_0_in3_in__0),
        .I4(\intercon_peripheral_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .O(wb_dat_out));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_11
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(p_1_in0_in));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_3_0_7_i_12
       (.I0(\processor_sel_out_o[3] [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3]_1 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    memory_reg_3_0_7_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_21 [1]));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_3_i_1
       (.I0(\processor_sel_out_o[3] [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \output_register[11]_i_1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep_0 ),
        .I2(\compare_reg[31] ),
        .I3(\direction_register[11]_i_2_n_0 ),
        .O(\FSM_sequential_state_reg[1]_rep_1 ));
  LUT6 #(
    .INIT(64'h0000000055404040)) 
    \output_register[11]_i_2 
       (.I0(\wb_dat_out[5]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\write_error_address_reg[31] [2]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\write_error_address_reg[31]_0 [0]),
        .I5(\wb_outputs_reg[adr][4] ),
        .O(\output_register[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAFFAAAE)) 
    processor_ack_in_o_INST_0
       (.I0(processor_ack_in_o_INST_0_i_1_n_0),
        .I1(read_ack_reg_0),
        .I2(\intercon_peripheral_reg[0]_1 ),
        .I3(memory_reg_3_0_6_0),
        .I4(processor_ack_in_o),
        .I5(processor_ack_in_o_0),
        .O(read_ack_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    processor_ack_in_o_INST_0_i_1
       (.I0(processor_ack_in_o_INST_0_i_5_n_0),
        .I1(\intercon_peripheral_reg[2] ),
        .I2(processor_ack_in_o_1),
        .I3(processor_ack_in_o_INST_0_i_7_n_0),
        .I4(ack_reg_0),
        .I5(processor_ack_in_o_2),
        .O(processor_ack_in_o_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    processor_ack_in_o_INST_0_i_10
       (.I0(processor_ack_in_o_INST_0_i_11_n_0),
        .I1(\wb_outputs_reg[cyc]_0 ),
        .I2(ack),
        .I3(memory_reg_0_i_15_n_0),
        .I4(read_ack_reg_1),
        .O(processor_ack_in_o_INST_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    processor_ack_in_o_INST_0_i_11
       (.I0(\intercon_peripheral_reg[0]_1 ),
        .I1(\intercon_peripheral_reg[1]_2 ),
        .I2(\intercon_peripheral_reg[2]_2 ),
        .I3(\intercon_peripheral_reg[3]_1 ),
        .O(processor_ack_in_o_INST_0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    processor_ack_in_o_INST_0_i_2
       (.I0(state_reg_6),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\dmem_if_outputs[stb] ),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\icache_outputs[stb] ),
        .O(\intercon_peripheral_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808CC08)) 
    processor_ack_in_o_INST_0_i_5
       (.I0(ack_3),
        .I1(\wb_outputs_reg[cyc]_0 ),
        .I2(processor_ack_in_o_INST_0_i_9_n_0),
        .I3(ack_2),
        .I4(\intercon_peripheral_reg[0]_0 ),
        .I5(processor_ack_in_o_INST_0_i_10_n_0),
        .O(processor_ack_in_o_INST_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    processor_ack_in_o_INST_0_i_6
       (.I0(\intercon_peripheral_reg[2]_2 ),
        .I1(\intercon_peripheral_reg[3]_1 ),
        .I2(\intercon_peripheral_reg[1]_2 ),
        .I3(\intercon_peripheral_reg[0]_1 ),
        .I4(\wb_outputs_reg[cyc]_0 ),
        .O(\intercon_peripheral_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    processor_ack_in_o_INST_0_i_7
       (.I0(\wb_outputs_reg[cyc]_0 ),
        .I1(\intercon_peripheral_reg[1]_2 ),
        .I2(state_reg_6),
        .I3(\intercon_peripheral_reg[2]_2 ),
        .I4(\intercon_peripheral_reg[3]_1 ),
        .I5(\wb_outputs_reg[stb] ),
        .O(processor_ack_in_o_INST_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    processor_ack_in_o_INST_0_i_9
       (.I0(\intercon_peripheral_reg[0]_1 ),
        .I1(\intercon_peripheral_reg[1]_2 ),
        .I2(\intercon_peripheral_reg[2]_2 ),
        .I3(\intercon_peripheral_reg[3]_1 ),
        .O(processor_ack_in_o_INST_0_i_9_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[10]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[11]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[12]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[13]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(ADDRARDADDR[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[14]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(processor_adr_out_o[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[15]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(processor_adr_out_o[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[16]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(processor_adr_out_o[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[17]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [17]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [15]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[18]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [18]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [16]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[19]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [19]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [17]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[20]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [20]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [18]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[21]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [21]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [19]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[22]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [22]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [20]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[23]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [23]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [21]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[24]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [24]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [22]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[25]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [25]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [23]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[26]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [26]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [24]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[27]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [27]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [25]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[28]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [28]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [26]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [23]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[29]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [29]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [27]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[2]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[30]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [30]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [28]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[31]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [31]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [29]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [26]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[3]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(processor_adr_out_o[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[4]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[5]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[6]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[7]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[8]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \processor_adr_out_o[9]_INST_0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(ADDRARDADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    processor_cyc_out_o_INST_0
       (.I0(\dmem_if_outputs[stb] ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\icache_outputs[cyc] ),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[cyc]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \processor_sel_out_o[0]_INST_0 
       (.I0(\processor_sel_out_o[3] [0]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(processor_sel_out_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \processor_sel_out_o[1]_INST_0 
       (.I0(\processor_sel_out_o[3] [1]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(processor_sel_out_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \processor_sel_out_o[2]_INST_0 
       (.I0(\processor_sel_out_o[3] [2]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(processor_sel_out_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \processor_sel_out_o[3]_INST_0 
       (.I0(\processor_sel_out_o[3] [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(processor_sel_out_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    processor_stb_out_o_INST_0
       (.I0(\icache_outputs[stb] ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\dmem_if_outputs[stb] ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .O(\wb_outputs_reg[stb] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    processor_we_out_o_INST_0
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\compare_reg[31] ),
        .O(\FSM_sequential_state_reg[1]_rep__0_1 ));
  LUT6 #(
    .INIT(64'h0004004400000004)) 
    read_ack_i_1
       (.I0(state_reg_6),
        .I1(\wb_outputs_reg[cyc]_0 ),
        .I2(\intercon_peripheral_reg[0]_1 ),
        .I3(memory_reg_3_0_6_0),
        .I4(p_0_in3_in__0),
        .I5(read_ack_reg_0),
        .O(\intercon_peripheral_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0004004400000004)) 
    read_ack_i_1__0
       (.I0(state_reg_6),
        .I1(\wb_outputs_reg[cyc]_0 ),
        .I2(\intercon_peripheral_reg[0]_1 ),
        .I3(read_ack_reg_2),
        .I4(p_0_in3_in),
        .I5(read_ack_reg_1),
        .O(\intercon_peripheral_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[10]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[11]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[12]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[13]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(\FSM_sequential_state_reg[1]_rep__0_8 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[14]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [14]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [12]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[15]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [15]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [13]),
        .O(\FSM_sequential_state_reg[1]_rep__0_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[16]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [16]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [14]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[3]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[4]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[6]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[7]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[8]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_error_address[9]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(\FSM_sequential_state_reg[1]_rep__0_9 [6]));
  LUT3 #(
    .INIT(8'hF8)) 
    \read_error_sel[0]_i_1 
       (.I0(\processor_sel_out_o[3] [0]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3] [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \read_error_sel[1]_i_1 
       (.I0(\processor_sel_out_o[3] [1]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3] [1]));
  LUT3 #(
    .INIT(8'hF8)) 
    \read_error_sel[2]_i_1 
       (.I0(\processor_sel_out_o[3] [2]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3] [2]));
  LUT3 #(
    .INIT(8'hF8)) 
    \read_error_sel[3]_i_1 
       (.I0(\processor_sel_out_o[3] [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .O(\wb_outputs_reg[sel][3] [3]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FA3030)) 
    recv_buffer_pop_i_1
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(recv_buffer_pop_reg_0),
        .I2(recv_buffer_pop_reg_1),
        .I3(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I4(\sample_clk_divisor[7]_i_3_n_0 ),
        .I5(recv_buffer_pop_reg_5),
        .O(\wb_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000CCCE)) 
    recv_buffer_pop_i_1__0
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(recv_buffer_pop_reg_3),
        .I2(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I3(recv_buffer_pop_reg_4),
        .I4(recv_buffer_pop_reg_2),
        .I5(recv_buffer_pop_reg_6),
        .O(recv_buffer_pop_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [13]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [11]),
        .O(addra[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_10
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [2]),
        .O(addra[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_11
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(addra[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_2
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [12]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [10]),
        .O(addra[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_3
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [11]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [9]),
        .O(addra[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_4
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [10]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [8]),
        .O(addra[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_5
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [9]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [7]),
        .O(addra[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_6
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [8]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [6]),
        .O(addra[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_7
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [7]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [5]),
        .O(addra[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_8
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [6]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [4]),
        .O(addra[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    rom_i_9
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [5]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [3]),
        .O(addra[2]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \sample_clk_divisor[7]_i_1__0 
       (.I0(\sample_clk_divisor_reg[7]_1 ),
        .I1(\compare_reg[31] ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I3(\wb_outputs_reg[adr][4] ),
        .I4(recv_buffer_pop_reg_5),
        .I5(\sample_clk_divisor[7]_i_3_n_0 ),
        .O(\wb_outputs_reg[we]_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sample_clk_divisor[7]_i_3 
       (.I0(\intercon_peripheral_reg[2] ),
        .I1(recv_buffer_pop_reg_0),
        .O(\sample_clk_divisor[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \send_buffer_input[7]_i_1 
       (.I0(\wb_state_reg[0] ),
        .I1(state),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \send_buffer_input[7]_i_1__0 
       (.I0(send_buffer_input),
        .I1(state),
        .O(\FSM_sequential_state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \send_buffer_input[7]_i_2 
       (.I0(\send_buffer_input_reg[7] ),
        .I1(\wb_outputs_reg[adr][4] ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I3(memory_reg_3_0_6),
        .I4(recv_buffer_pop_reg_6),
        .I5(\send_buffer_input_reg[7]_0 ),
        .O(\wb_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \send_buffer_input[7]_i_2__0 
       (.I0(\send_buffer_input_reg[7] ),
        .I1(\wb_outputs_reg[adr][4] ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I3(memory_reg_3_0_6),
        .I4(recv_buffer_pop_reg_5),
        .I5(\sample_clk_divisor[7]_i_3_n_0 ),
        .O(send_buffer_input));
  LUT6 #(
    .INIT(64'hFF00FFFE00000002)) 
    send_buffer_push_i_1
       (.I0(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I1(recv_buffer_pop_reg_4),
        .I2(send_buffer_push_i_2_n_0),
        .I3(recv_buffer_pop_reg_2),
        .I4(recv_buffer_pop_reg_6),
        .I5(send_buffer_push_reg),
        .O(\wb_state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hCF00EFEF00002020)) 
    send_buffer_push_i_1__0
       (.I0(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I1(send_buffer_push_i_2_n_0),
        .I2(\sample_clk_divisor[7]_i_3_n_0 ),
        .I3(recv_buffer_pop_reg_0),
        .I4(recv_buffer_pop_reg_5),
        .I5(send_buffer_push_reg_0),
        .O(\wb_state_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    send_buffer_push_i_2
       (.I0(\wb_dat_out[5]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_6 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I4(\compare_reg[31] ),
        .O(send_buffer_push_i_2_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    state_i_1
       (.I0(\intercon_peripheral_reg[0]_1 ),
        .I1(memory_reg_3_0_6_0),
        .I2(\wb_outputs_reg[cyc]_0 ),
        .I3(state_reg_6),
        .I4(memory_reg_3_0_6),
        .O(\intercon_peripheral_reg[0]_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    state_i_1__0
       (.I0(memory_reg_0_i_15_n_0),
        .I1(memory_reg_3_0_6),
        .I2(memory_reg_0_i_16_n_0),
        .O(\intercon_peripheral_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    wb_ack_i_3
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\compare_reg[31] ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .O(\wb_outputs_reg[we] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00D5)) 
    wb_ack_i_3__0
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\compare_reg[31] ),
        .I2(state),
        .I3(\intercon_peripheral_reg[2] ),
        .I4(recv_buffer_pop_reg_5),
        .I5(recv_buffer_pop_reg_0),
        .O(\wb_outputs_reg[we]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_dat_out[0]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_6 ));
  LUT6 #(
    .INIT(64'h00000000FF010101)) 
    \wb_dat_out[0]_i_2__0 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\counter_reg[3]_0 ),
        .I2(\wb_dat_out_reg[0] ),
        .I3(\wb_dat_out[1]_i_4_n_0 ),
        .I4(irq_recv_enable_reg_1),
        .I5(recv_buffer_pop_reg_2),
        .O(irq_recv_enable_reg));
  LUT6 #(
    .INIT(64'h00000000FF010101)) 
    \wb_dat_out[0]_i_2__1 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\counter_reg[3]_0 ),
        .I2(\wb_dat_out_reg[0]_0 ),
        .I3(\wb_dat_out[1]_i_4_n_0 ),
        .I4(irq_recv_enable_reg_2),
        .I5(recv_buffer_pop_reg_0),
        .O(irq_recv_enable_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[10]_i_1 
       (.I0(\wb_dat_out[10]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [7]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [7]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[10]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[10]),
        .I3(Q[9]),
        .O(\counter_reg[31] [9]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[10]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[10]),
        .I3(\wb_dat_out_reg[31] [9]),
        .O(\counter_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[10]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [6]),
        .I1(\wb_dat_out_reg[31]_2 [6]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \wb_dat_out[11]_i_1 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_3 ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I3(\compare_reg[31] ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I5(\direction_register[11]_i_2_n_0 ),
        .O(\wb_outputs_reg[we]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[11]_i_1__0 
       (.I0(\wb_dat_out[11]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [8]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [8]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[11]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[11]),
        .I3(Q[10]),
        .O(\counter_reg[31] [10]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[11]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[11]),
        .I3(\wb_dat_out_reg[31] [10]),
        .O(\counter_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[11]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [7]),
        .I1(\wb_dat_out_reg[31]_2 [7]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    \wb_dat_out[11]_i_3 
       (.I0(\write_error_address_reg[31]_0 [2]),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\write_error_address_reg[31] [4]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I4(\wb_dat_out[11]_i_6_n_0 ),
        .O(\wb_outputs_reg[adr][4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_dat_out[11]_i_4 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_dat_out[11]_i_5 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\FSM_sequential_state_reg[1]_rep__0_5 ));
  LUT5 #(
    .INIT(32'h00000A2A)) 
    \wb_dat_out[11]_i_6 
       (.I0(\wb_dat_out[11]_i_7_n_0 ),
        .I1(\write_error_address_reg[31] [0]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I3(\write_error_address_reg[31] [1]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [2]),
        .O(\wb_dat_out[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wb_dat_out[11]_i_7 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_9 [3]),
        .I1(\FSM_sequential_state_reg[1]_rep__0_9 [4]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [5]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [6]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [8]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_9 [7]),
        .O(\wb_dat_out[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[12]_i_1 
       (.I0(\wb_dat_out[12]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [9]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [9]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[12]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[12]),
        .I3(Q[11]),
        .O(\counter_reg[31] [11]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[12]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[12]),
        .I3(\wb_dat_out_reg[31] [11]),
        .O(\counter_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[12]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [8]),
        .I1(\wb_dat_out_reg[31]_2 [8]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[13]_i_1 
       (.I0(\wb_dat_out[13]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [10]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [10]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[13]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[13]),
        .I3(Q[12]),
        .O(\counter_reg[31] [12]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[13]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[13]),
        .I3(\wb_dat_out_reg[31] [12]),
        .O(\counter_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[13]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [9]),
        .I1(\wb_dat_out_reg[31]_2 [9]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[14]_i_1 
       (.I0(\wb_dat_out[14]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [11]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [11]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[14]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[14]),
        .I3(Q[13]),
        .O(\counter_reg[31] [13]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[14]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[14]),
        .I3(\wb_dat_out_reg[31] [13]),
        .O(\counter_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[14]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [10]),
        .I1(\wb_dat_out_reg[31]_2 [10]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[15]_i_1 
       (.I0(\wb_dat_out[15]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [12]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [12]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[15]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[15]),
        .I3(Q[14]),
        .O(\counter_reg[31] [14]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[15]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[15]),
        .I3(\wb_dat_out_reg[31] [14]),
        .O(\counter_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[15]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [11]),
        .I1(\wb_dat_out_reg[31]_2 [11]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[16]_i_1 
       (.I0(\wb_dat_out[16]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [13]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [13]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[16]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[16]),
        .I3(Q[15]),
        .O(\counter_reg[31] [15]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[16]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[16]),
        .I3(\wb_dat_out_reg[31] [15]),
        .O(\counter_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[16]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [12]),
        .I1(\wb_dat_out_reg[31]_2 [12]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_dat_out[16]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\wb_dat_out[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[17]_i_1 
       (.I0(\wb_dat_out[17]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [14]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [14]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[17]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[17]),
        .I3(Q[16]),
        .O(\counter_reg[31] [16]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[17]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[17]),
        .I3(\wb_dat_out_reg[31] [16]),
        .O(\counter_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[17]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [13]),
        .I1(\wb_dat_out_reg[31]_2 [13]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[18]_i_1 
       (.I0(\wb_dat_out[18]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [15]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [15]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[18]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[18]),
        .I3(Q[17]),
        .O(\counter_reg[31] [17]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[18]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[18]),
        .I3(\wb_dat_out_reg[31] [17]),
        .O(\counter_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[18]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [14]),
        .I1(\wb_dat_out_reg[31]_2 [14]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[19]_i_1 
       (.I0(\wb_dat_out[19]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [16]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [16]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[19]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[19]),
        .I3(Q[18]),
        .O(\counter_reg[31] [18]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[19]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[19]),
        .I3(\wb_dat_out_reg[31] [18]),
        .O(\counter_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[19]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [15]),
        .I1(\wb_dat_out_reg[31]_2 [15]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[1]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[1]),
        .I3(Q[0]),
        .O(\counter_reg[31] [0]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[1]_i_1__3 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[1]),
        .I3(\wb_dat_out_reg[31] [0]),
        .O(\counter_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h00000000FF010101)) 
    \wb_dat_out[1]_i_2 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\counter_reg[3]_0 ),
        .I2(\wb_dat_out_reg[1] ),
        .I3(\wb_dat_out[1]_i_4_n_0 ),
        .I4(irq_tx_ready_enable_reg_2),
        .I5(recv_buffer_pop_reg_2),
        .O(irq_tx_ready_enable_reg));
  LUT6 #(
    .INIT(64'h00000000FF010101)) 
    \wb_dat_out[1]_i_2__0 
       (.I0(\wb_outputs_reg[adr][4] ),
        .I1(\counter_reg[3]_0 ),
        .I2(\wb_dat_out_reg[1]_0 ),
        .I3(\wb_dat_out[1]_i_4_n_0 ),
        .I4(irq_tx_ready_enable_reg_3),
        .I5(recv_buffer_pop_reg_0),
        .O(irq_tx_ready_enable_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    \wb_dat_out[1]_i_4 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_10 ),
        .I1(\write_error_address_reg[31]_0 [0]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31] [2]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .O(\wb_dat_out[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[20]_i_1 
       (.I0(\wb_dat_out[20]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [17]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [17]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[20]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[20]),
        .I3(Q[19]),
        .O(\counter_reg[31] [19]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[20]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[20]),
        .I3(\wb_dat_out_reg[31] [19]),
        .O(\counter_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[20]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [16]),
        .I1(\wb_dat_out_reg[31]_2 [16]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[21]_i_1 
       (.I0(\wb_dat_out[21]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [18]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [18]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[21]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[21]),
        .I3(Q[20]),
        .O(\counter_reg[31] [20]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[21]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[21]),
        .I3(\wb_dat_out_reg[31] [20]),
        .O(\counter_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[21]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [17]),
        .I1(\wb_dat_out_reg[31]_2 [17]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[22]_i_1 
       (.I0(\wb_dat_out[22]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [19]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [19]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[22]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[22]),
        .I3(Q[21]),
        .O(\counter_reg[31] [21]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[22]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[22]),
        .I3(\wb_dat_out_reg[31] [21]),
        .O(\counter_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[22]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [18]),
        .I1(\wb_dat_out_reg[31]_2 [18]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[23]_i_1 
       (.I0(\wb_dat_out[23]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [20]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [20]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[23]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[23]),
        .I3(Q[22]),
        .O(\counter_reg[31] [22]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[23]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[23]),
        .I3(\wb_dat_out_reg[31] [22]),
        .O(\counter_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[23]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [19]),
        .I1(\wb_dat_out_reg[31]_2 [19]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[24]_i_1 
       (.I0(\wb_dat_out[24]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [21]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [21]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[24]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[24]),
        .I3(Q[23]),
        .O(\counter_reg[31] [23]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[24]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[24]),
        .I3(\wb_dat_out_reg[31] [23]),
        .O(\counter_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[24]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [20]),
        .I1(\wb_dat_out_reg[31]_2 [20]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[25]_i_1 
       (.I0(\wb_dat_out[25]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [22]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [22]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[25]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[25]),
        .I3(Q[24]),
        .O(\counter_reg[31] [24]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[25]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[25]),
        .I3(\wb_dat_out_reg[31] [24]),
        .O(\counter_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[25]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [21]),
        .I1(\wb_dat_out_reg[31]_2 [21]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[26]_i_1 
       (.I0(\wb_dat_out[26]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [23]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [23]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[26]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[26]),
        .I3(Q[25]),
        .O(\counter_reg[31] [25]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[26]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[26]),
        .I3(\wb_dat_out_reg[31] [25]),
        .O(\counter_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[26]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [22]),
        .I1(\wb_dat_out_reg[31]_2 [22]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[27]_i_1 
       (.I0(\wb_dat_out[27]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [24]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [24]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[27]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[27]),
        .I3(Q[26]),
        .O(\counter_reg[31] [26]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[27]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[27]),
        .I3(\wb_dat_out_reg[31] [26]),
        .O(\counter_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[27]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [23]),
        .I1(\wb_dat_out_reg[31]_2 [23]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[28]_i_1 
       (.I0(\wb_dat_out[28]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [25]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [25]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[28]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[28]),
        .I3(Q[27]),
        .O(\counter_reg[31] [27]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[28]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[28]),
        .I3(\wb_dat_out_reg[31] [27]),
        .O(\counter_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[28]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [24]),
        .I1(\wb_dat_out_reg[31]_2 [24]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[29]_i_1 
       (.I0(\wb_dat_out[29]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [26]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [26]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[29]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[29]),
        .I3(Q[28]),
        .O(\counter_reg[31] [28]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[29]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[29]),
        .I3(\wb_dat_out_reg[31] [28]),
        .O(\counter_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[29]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [25]),
        .I1(\wb_dat_out_reg[31]_2 [25]),
        .I2(\wb_dat_out[29]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_dat_out[29]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\wb_dat_out[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAABA)) 
    \wb_dat_out[2]_i_1 
       (.I0(\wb_dat_out[2]_i_2_n_0 ),
        .I1(\send_buffer_input_reg[7] ),
        .I2(prev_error_access[0]),
        .I3(prev_error_access[1]),
        .I4(\wb_outputs_reg[adr][4] ),
        .I5(\wb_dat_out_reg[2] ),
        .O(\write_error_data_reg[31] [0]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[2]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[2]),
        .I3(Q[1]),
        .O(\counter_reg[31] [1]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[2]_i_1__3 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[2]),
        .I3(\wb_dat_out_reg[31] [1]),
        .O(\counter_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hAA8A8888A0808080)) 
    \wb_dat_out[2]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_10 ),
        .I1(\wb_dat_out_reg[31]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_9 [0]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [1]),
        .I5(\wb_dat_out_reg[2]_0 ),
        .O(\wb_dat_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000044404440444)) 
    \wb_dat_out[2]_i_2__0 
       (.I0(\wb_dat_out_reg[2]_1 ),
        .I1(\wb_dat_out[5]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I3(\write_error_address_reg[31] [2]),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_11 ));
  LUT6 #(
    .INIT(64'h0000044404440444)) 
    \wb_dat_out[2]_i_2__1 
       (.I0(\wb_dat_out_reg[2]_2 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_3 ),
        .I2(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I3(\write_error_address_reg[31] [2]),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\write_error_address_reg[31]_0 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_12 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[30]_i_1 
       (.I0(\wb_dat_out[30]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [27]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [27]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[30]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[30]),
        .I3(Q[29]),
        .O(\counter_reg[31] [29]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[30]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[30]),
        .I3(\wb_dat_out_reg[31] [29]),
        .O(\counter_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[30]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [26]),
        .I1(\wb_dat_out_reg[31]_2 [26]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [0]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \wb_dat_out[31]_i_1 
       (.I0(\compare[31]_i_2_n_0 ),
        .I1(\compare_reg[31] ),
        .I2(state),
        .O(\wb_outputs_reg[we]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \wb_dat_out[31]_i_1__0 
       (.I0(\compare[31]_i_2__0_n_0 ),
        .I1(\compare_reg[31] ),
        .I2(state),
        .O(\wb_outputs_reg[we]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00101010)) 
    \wb_dat_out[31]_i_1__1 
       (.I0(\intercon_peripheral_reg[0]_0 ),
        .I1(ack_2),
        .I2(\wb_outputs_reg[cyc]_0 ),
        .I3(\compare_reg[31] ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .O(ack_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[31]_i_2 
       (.I0(\wb_dat_out[31]_i_4_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [28]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [28]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[31]_i_2__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[31]),
        .I3(Q[30]),
        .O(\counter_reg[31] [30]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[31]_i_2__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[31]),
        .I3(\wb_dat_out_reg[31] [30]),
        .O(\counter_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \wb_dat_out[31]_i_3 
       (.I0(\wb_outputs_reg[stb] ),
        .I1(state_reg_6),
        .I2(\intercon_peripheral_reg[1]_2 ),
        .I3(\intercon_peripheral_reg[3]_1 ),
        .I4(\intercon_peripheral_reg[2]_2 ),
        .O(\intercon_peripheral_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[31]_i_4 
       (.I0(\wb_dat_out_reg[31]_1 [27]),
        .I1(\wb_dat_out_reg[31]_2 [27]),
        .I2(\FSM_sequential_state_reg[1]_rep__0_9 [0]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \wb_dat_out[31]_i_5 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_10 ),
        .I1(\write_error_address_reg[31]_0 [0]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31] [2]),
        .I4(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .O(\wb_dat_out[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[3]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[3]),
        .I3(Q[2]),
        .O(\counter_reg[31] [2]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[3]_i_1__3 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[3]),
        .I3(\wb_dat_out_reg[31] [2]),
        .O(\counter_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \wb_dat_out[3]_i_2__0 
       (.I0(\wb_dat_out_reg[7]_1 [0]),
        .I1(\wb_outputs_reg[adr][4] ),
        .I2(recv_buffer_pop_reg_2),
        .I3(\wb_dat_out[7]_i_4_n_0 ),
        .I4(\wb_dat_out[5]_i_2_n_0 ),
        .O(\sample_clk_divisor_reg[3] ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \wb_dat_out[3]_i_2__1 
       (.I0(\wb_dat_out_reg[7]_2 [0]),
        .I1(\wb_outputs_reg[adr][4] ),
        .I2(recv_buffer_pop_reg_0),
        .I3(\wb_dat_out[7]_i_4_n_0 ),
        .I4(\wb_dat_out[5]_i_2_n_0 ),
        .O(\sample_clk_divisor_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF8880000F888F888)) 
    \wb_dat_out[3]_i_3 
       (.I0(\write_error_address_reg[31]_0 [2]),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\write_error_address_reg[31] [4]),
        .I3(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I4(\FSM_sequential_state_reg[1]_rep__0_9 [0]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .O(\wb_outputs_reg[adr][4]_0 ));
  LUT6 #(
    .INIT(64'h00000000AA808080)) 
    \wb_dat_out[3]_i_4 
       (.I0(\wb_dat_out[11]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I2(\write_error_address_reg[31] [4]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\write_error_address_reg[31]_0 [2]),
        .I5(\FSM_sequential_state_reg[1]_rep__0_9 [0]),
        .O(\FSM_sequential_state_reg[1]_rep__0_10 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[4]_i_1 
       (.I0(\wb_dat_out[4]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [1]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[4]_i_1__0 
       (.I0(\wb_dat_out[5]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_6 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_1 [1]),
        .I4(data_out[0]),
        .I5(recv_buffer_pop_reg_2),
        .O(\sample_clk_divisor_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[4]_i_1__1 
       (.I0(\wb_dat_out[5]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_6 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_2 [1]),
        .I4(\wb_dat_out_reg[7]_3 [0]),
        .I5(recv_buffer_pop_reg_0),
        .O(\sample_clk_divisor_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[4]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[4]),
        .I3(Q[3]),
        .O(\counter_reg[31] [3]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[4]_i_1__3 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[4]),
        .I3(\wb_dat_out_reg[31] [3]),
        .O(\counter_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[4]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [0]),
        .I1(\wb_dat_out_reg[31]_2 [0]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[5]_i_1 
       (.I0(\wb_dat_out[5]_i_2__0_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [2]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[5]_i_1__0 
       (.I0(\wb_dat_out[5]_i_2_n_0 ),
        .I1(\wb_dat_out[7]_i_4_n_0 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_1 [2]),
        .I4(data_out[1]),
        .I5(recv_buffer_pop_reg_2),
        .O(\sample_clk_divisor_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[5]_i_1__1 
       (.I0(\wb_dat_out[5]_i_2_n_0 ),
        .I1(\wb_dat_out[7]_i_4_n_0 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_2 [2]),
        .I4(\wb_dat_out_reg[7]_3 [1]),
        .I5(recv_buffer_pop_reg_0),
        .O(\sample_clk_divisor_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[5]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[5]),
        .I3(Q[4]),
        .O(\counter_reg[31] [4]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[5]_i_1__3 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[5]),
        .I3(\wb_dat_out_reg[31] [4]),
        .O(\counter_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_dat_out[5]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [3]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [1]),
        .O(\wb_dat_out[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[5]_i_2__0 
       (.I0(\wb_dat_out_reg[31]_1 [1]),
        .I1(\wb_dat_out_reg[31]_2 [1]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[6]_i_1 
       (.I0(\wb_dat_out[6]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [3]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[6]_i_1__0 
       (.I0(\wb_dat_out[5]_i_2_n_0 ),
        .I1(\wb_dat_out[7]_i_4_n_0 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_1 [3]),
        .I4(data_out[2]),
        .I5(recv_buffer_pop_reg_2),
        .O(\sample_clk_divisor_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[6]_i_1__1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_3 ),
        .I1(\wb_dat_out[7]_i_4_n_0 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_2 [3]),
        .I4(\wb_dat_out_reg[7]_3 [2]),
        .I5(recv_buffer_pop_reg_0),
        .O(\sample_clk_divisor_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[6]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[6]),
        .I3(Q[5]),
        .O(\counter_reg[31] [5]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[6]_i_1__3 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[6]),
        .I3(\wb_dat_out_reg[31] [5]),
        .O(\counter_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[6]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [2]),
        .I1(\wb_dat_out_reg[31]_2 [2]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[7]_i_1 
       (.I0(\wb_dat_out[7]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [4]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [4]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[7]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[7]),
        .I3(Q[6]),
        .O(\counter_reg[31] [6]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[7]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[7]),
        .I3(\wb_dat_out_reg[31] [6]),
        .O(\counter_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'h00C000C044C400C0)) 
    \wb_dat_out[7]_i_1__2 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[7] ),
        .I2(recv_buffer_pop_reg_0),
        .I3(recv_buffer_pop_reg_1),
        .I4(\sample_clk_divisor[7]_i_3_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h00C000C000C004C4)) 
    \wb_dat_out[7]_i_1__3 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[7]_0 ),
        .I2(recv_buffer_pop_reg_2),
        .I3(recv_buffer_pop_reg_3),
        .I4(\FSM_sequential_state_reg[1]_rep__0_1 ),
        .I5(recv_buffer_pop_reg_4),
        .O(\wb_state_reg[1] ));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[7]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [3]),
        .I1(\wb_dat_out_reg[31]_2 [3]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[7]_i_2__0 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_3 ),
        .I1(\wb_dat_out[7]_i_4_n_0 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_1 [4]),
        .I4(data_out[3]),
        .I5(recv_buffer_pop_reg_2),
        .O(\sample_clk_divisor_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \wb_dat_out[7]_i_2__1 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_3 ),
        .I1(\wb_dat_out[7]_i_4_n_0 ),
        .I2(\wb_outputs_reg[adr][4] ),
        .I3(\wb_dat_out_reg[7]_2 [4]),
        .I4(\wb_dat_out_reg[7]_3 [3]),
        .I5(recv_buffer_pop_reg_0),
        .O(\sample_clk_divisor_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_dat_out[7]_i_4 
       (.I0(\FSM_sequential_state_reg[1]_rep__0_2 ),
        .I1(\write_error_address_reg[31] [2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\write_error_address_reg[31]_0 [0]),
        .O(\wb_dat_out[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[8]_i_1 
       (.I0(\wb_dat_out[8]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [5]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [5]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[8]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[8]),
        .I3(Q[7]),
        .O(\counter_reg[31] [7]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[8]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[8]),
        .I3(\wb_dat_out_reg[31] [7]),
        .O(\counter_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[8]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [4]),
        .I1(\wb_dat_out_reg[31]_2 [4]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wb_dat_out[9]_i_1 
       (.I0(\wb_dat_out[9]_i_2_n_0 ),
        .I1(\wb_dat_out_reg[31]_0 [6]),
        .I2(\wb_dat_out[31]_i_5_n_0 ),
        .O(\write_error_data_reg[31] [6]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[9]_i_1__0 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg_1[9]),
        .I3(Q[8]),
        .O(\counter_reg[31] [8]));
  LUT4 #(
    .INIT(16'hEAC0)) 
    \wb_dat_out[9]_i_1__1 
       (.I0(\output_register[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .I2(counter_reg[9]),
        .I3(\wb_dat_out_reg[31] [8]),
        .O(\counter_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \wb_dat_out[9]_i_2 
       (.I0(\wb_dat_out_reg[31]_1 [5]),
        .I1(\wb_dat_out_reg[31]_2 [5]),
        .I2(\wb_dat_out[16]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_rep__0_4 ),
        .I4(\wb_outputs_reg[adr][4] ),
        .O(\wb_dat_out[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[we]_i_2 
       (.I0(\FSM_sequential_state_reg[0]_75 ),
        .I1(\wb_outputs_reg[we]_6 ),
        .I2(\wb_outputs_reg[we]_7 ),
        .O(\FSM_sequential_state_reg[0]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \wb_state[1]_i_2 
       (.I0(\wb_outputs_reg[stb] ),
        .I1(state_reg_6),
        .I2(\intercon_peripheral_reg[1]_2 ),
        .I3(\intercon_peripheral_reg[3]_1 ),
        .I4(\intercon_peripheral_reg[2]_2 ),
        .O(\intercon_peripheral_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \wb_state[1]_i_2__0 
       (.I0(\intercon_peripheral_reg[0]_1 ),
        .I1(\intercon_peripheral_reg[1]_2 ),
        .I2(\intercon_peripheral_reg[3]_1 ),
        .I3(\intercon_peripheral_reg[2]_2 ),
        .O(\intercon_peripheral_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_writeback
   (\wb_exception_context[ie] ,
    \wb_exception_context[ie1] ,
    count_instr_out_reg_0,
    exception_out_reg_0,
    \rs1_data_reg[29] ,
    rs1_forwarded,
    \rs1_data_reg[29]_0 ,
    \rs1_data_reg[23] ,
    \rs1_data_reg[23]_0 ,
    S,
    \rs2_data_reg[4] ,
    \rs1_data_reg[5] ,
    \csr_addr_out_reg[3]_0 ,
    Q,
    E,
    stall_ex,
    hazard_detected,
    \csr_write_out_reg[1]_0 ,
    \rs1_data_reg[29]_1 ,
    \rs1_data_reg[23]_1 ,
    \rs1_data_reg[15] ,
    \rs1_data_reg[6] ,
    \rs1_data_reg[4] ,
    \rs1_data_reg[4]_0 ,
    \rs1_data_reg[30] ,
    rs2_forwarded1,
    \rd_data_out_reg[31]_0 ,
    rs1_forwarded1,
    \rd_addr_out_reg[4]_0 ,
    \rs1_data_reg[6]_0 ,
    DI,
    \rs1_data_reg[15]_0 ,
    \rs1_data_reg[23]_2 ,
    \rs1_data_reg[29]_2 ,
    \rs1_data_reg[6]_1 ,
    \rs1_data_reg[15]_1 ,
    \rs1_data_reg[23]_3 ,
    \rs1_data_reg[29]_3 ,
    \csr_read_address_p_reg[9] ,
    \csr_read_address_p_reg[8] ,
    \csr_read_address_p_reg[6] ,
    \csr_read_address_p_reg[0] ,
    \rs2_address_p_reg[4] ,
    ADDRA,
    \dmem_data_out_p_reg[4] ,
    \csr_data_out_reg[0]_0 ,
    \csr_data_out_reg[31]_0 ,
    \csr_data_out_reg[1]_0 ,
    \csr_data_out_reg[2]_0 ,
    \csr_data_out_reg[3]_0 ,
    \csr_data_out_reg[4]_0 ,
    \csr_data_out_reg[7]_0 ,
    \csr_data_out_reg[8]_0 ,
    \csr_data_out_reg[10]_0 ,
    \csr_data_out_reg[12]_0 ,
    \csr_data_out_reg[14]_0 ,
    \csr_data_out_reg[16]_0 ,
    \csr_data_out_reg[19]_0 ,
    \csr_data_out_reg[22]_0 ,
    \csr_data_out_reg[24]_0 ,
    \csr_data_out_reg[25]_0 ,
    \csr_data_out_reg[26]_0 ,
    \csr_data_out_reg[30]_0 ,
    \csr_data_out_reg[31]_1 ,
    read_data_out1__0,
    \csr_addr_out_reg[5]_0 ,
    \csr_addr_out_reg[0]_0 ,
    \csr_addr_out_reg[6]_0 ,
    \csr_addr_out_reg[7]_0 ,
    \csr_data_out_reg[31]_2 ,
    timer_interrupt_reg,
    \csr_addr_out_reg[2]_0 ,
    \csr_addr_out_reg[8]_0 ,
    \csr_addr_out_reg[6]_1 ,
    \csr_addr_out_reg[2]_1 ,
    \csr_addr_out_reg[2]_2 ,
    timer_interrupt1__0,
    \csr_addr_out_reg[2]_3 ,
    \exception_ctx_out_reg[ie1]_0 ,
    \exception_ctx_out_reg[ie]_0 ,
    \csr_addr_out_reg[10]_0 ,
    p_0_in,
    \rd_data_out_reg[31]_1 ,
    \rd_data_out_reg[31]_2 ,
    \exception_ctx_out_reg[badaddr][31]_0 ,
    \exception_ctx_out_reg[cause][5]_0 ,
    reset,
    mem_exception,
    system_clk,
    \rd_data_out_reg[0]_0 ,
    \exception_context_out_reg[ie] ,
    \exception_context_out_reg[ie1] ,
    count_instr_out,
    mem_rd_write,
    ex_dmem_data_out,
    D,
    \mem_op_reg[2] ,
    \input_inferred__2/i__carry ,
    \dmem_data_out_p_reg[4]_0 ,
    rs2_forwarded123_out,
    \rd_data_out_reg[31]_3 ,
    i__carry__2_i_10,
    rs1_forwarded125_out,
    i__carry_i_17__0_0,
    \dmem_data_out_p[31]_i_3_0 ,
    \read_data_out[29]_i_12 ,
    id_immediate,
    \rs2_addr_reg[4] ,
    \rs2_addr_reg[4]_0 ,
    \rs1_addr_reg[4] ,
    \wb_outputs_reg[dat][1] ,
    \wb_outputs_reg[dat][4] ,
    CO,
    \mtvec_out_reg[31] ,
    timer_interrupt,
    timer_interrupt_reg_0,
    p_2_out,
    p_1_out0_in,
    \csr_addr_out_reg[11]_0 ,
    \csr_write_out_reg[1]_1 ,
    \csr_data_out_reg[31]_3 ,
    \exception_ctx_out_reg[badaddr][31]_1 ,
    \exception_ctx_out_reg[cause][5]_1 ,
    \rd_addr_out_reg[4]_1 );
  output \wb_exception_context[ie] ;
  output \wb_exception_context[ie1] ;
  output count_instr_out_reg_0;
  output [0:0]exception_out_reg_0;
  output [0:0]\rs1_data_reg[29] ;
  output [29:0]rs1_forwarded;
  output [0:0]\rs1_data_reg[29]_0 ;
  output [1:0]\rs1_data_reg[23] ;
  output [1:0]\rs1_data_reg[23]_0 ;
  output [1:0]S;
  output [3:0]\rs2_data_reg[4] ;
  output [1:0]\rs1_data_reg[5] ;
  output [0:0]\csr_addr_out_reg[3]_0 ;
  output [8:0]Q;
  output [0:0]E;
  output stall_ex;
  output hazard_detected;
  output [1:0]\csr_write_out_reg[1]_0 ;
  output [2:0]\rs1_data_reg[29]_1 ;
  output [3:0]\rs1_data_reg[23]_1 ;
  output [2:0]\rs1_data_reg[15] ;
  output [3:0]\rs1_data_reg[6] ;
  output [1:0]\rs1_data_reg[4] ;
  output [1:0]\rs1_data_reg[4]_0 ;
  output [0:0]\rs1_data_reg[30] ;
  output rs2_forwarded1;
  output [31:0]\rd_data_out_reg[31]_0 ;
  output rs1_forwarded1;
  output [4:0]\rd_addr_out_reg[4]_0 ;
  output [3:0]\rs1_data_reg[6]_0 ;
  output [1:0]DI;
  output [2:0]\rs1_data_reg[15]_0 ;
  output [3:0]\rs1_data_reg[23]_2 ;
  output [2:0]\rs1_data_reg[29]_2 ;
  output [3:0]\rs1_data_reg[6]_1 ;
  output [2:0]\rs1_data_reg[15]_1 ;
  output [3:0]\rs1_data_reg[23]_3 ;
  output [2:0]\rs1_data_reg[29]_3 ;
  output \csr_read_address_p_reg[9] ;
  output \csr_read_address_p_reg[8] ;
  output \csr_read_address_p_reg[6] ;
  output \csr_read_address_p_reg[0] ;
  output [4:0]\rs2_address_p_reg[4] ;
  output [4:0]ADDRA;
  output [3:0]\dmem_data_out_p_reg[4] ;
  output \csr_data_out_reg[0]_0 ;
  output [31:0]\csr_data_out_reg[31]_0 ;
  output \csr_data_out_reg[1]_0 ;
  output \csr_data_out_reg[2]_0 ;
  output \csr_data_out_reg[3]_0 ;
  output \csr_data_out_reg[4]_0 ;
  output \csr_data_out_reg[7]_0 ;
  output \csr_data_out_reg[8]_0 ;
  output \csr_data_out_reg[10]_0 ;
  output \csr_data_out_reg[12]_0 ;
  output \csr_data_out_reg[14]_0 ;
  output \csr_data_out_reg[16]_0 ;
  output \csr_data_out_reg[19]_0 ;
  output \csr_data_out_reg[22]_0 ;
  output \csr_data_out_reg[24]_0 ;
  output \csr_data_out_reg[25]_0 ;
  output \csr_data_out_reg[26]_0 ;
  output \csr_data_out_reg[30]_0 ;
  output \csr_data_out_reg[31]_1 ;
  output read_data_out1__0;
  output [0:0]\csr_addr_out_reg[5]_0 ;
  output [0:0]\csr_addr_out_reg[0]_0 ;
  output [0:0]\csr_addr_out_reg[6]_0 ;
  output \csr_addr_out_reg[7]_0 ;
  output [29:0]\csr_data_out_reg[31]_2 ;
  output timer_interrupt_reg;
  output [0:0]\csr_addr_out_reg[2]_0 ;
  output \csr_addr_out_reg[8]_0 ;
  output [0:0]\csr_addr_out_reg[6]_1 ;
  output \csr_addr_out_reg[2]_1 ;
  output [0:0]\csr_addr_out_reg[2]_2 ;
  output timer_interrupt1__0;
  output \csr_addr_out_reg[2]_3 ;
  output \exception_ctx_out_reg[ie1]_0 ;
  output \exception_ctx_out_reg[ie]_0 ;
  output \csr_addr_out_reg[10]_0 ;
  output p_0_in;
  output [31:0]\rd_data_out_reg[31]_1 ;
  output [31:0]\rd_data_out_reg[31]_2 ;
  output [31:0]\exception_ctx_out_reg[badaddr][31]_0 ;
  output [5:0]\exception_ctx_out_reg[cause][5]_0 ;
  input reset;
  input mem_exception;
  input system_clk;
  input \rd_data_out_reg[0]_0 ;
  input \exception_context_out_reg[ie] ;
  input \exception_context_out_reg[ie1] ;
  input count_instr_out;
  input mem_rd_write;
  input [25:0]ex_dmem_data_out;
  input [2:0]D;
  input \mem_op_reg[2] ;
  input [0:0]\input_inferred__2/i__carry ;
  input [3:0]\dmem_data_out_p_reg[4]_0 ;
  input rs2_forwarded123_out;
  input [31:0]\rd_data_out_reg[31]_3 ;
  input [29:0]i__carry__2_i_10;
  input rs1_forwarded125_out;
  input [4:0]i__carry_i_17__0_0;
  input [4:0]\dmem_data_out_p[31]_i_3_0 ;
  input [3:0]\read_data_out[29]_i_12 ;
  input [0:0]id_immediate;
  input [4:0]\rs2_addr_reg[4] ;
  input [9:0]\rs2_addr_reg[4]_0 ;
  input [4:0]\rs1_addr_reg[4] ;
  input \wb_outputs_reg[dat][1] ;
  input [3:0]\wb_outputs_reg[dat][4] ;
  input [0:0]CO;
  input [29:0]\mtvec_out_reg[31] ;
  input timer_interrupt;
  input [0:0]timer_interrupt_reg_0;
  input [31:0]p_2_out;
  input [31:0]p_1_out0_in;
  input [11:0]\csr_addr_out_reg[11]_0 ;
  input [1:0]\csr_write_out_reg[1]_1 ;
  input [31:0]\csr_data_out_reg[31]_3 ;
  input [31:0]\exception_ctx_out_reg[badaddr][31]_1 ;
  input [5:0]\exception_ctx_out_reg[cause][5]_1 ;
  input [4:0]\rd_addr_out_reg[4]_1 ;

  wire [4:0]ADDRA;
  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [1:0]S;
  wire count_instr_out;
  wire count_instr_out_reg_0;
  wire [0:0]\csr_addr_out_reg[0]_0 ;
  wire \csr_addr_out_reg[10]_0 ;
  wire [11:0]\csr_addr_out_reg[11]_0 ;
  wire [0:0]\csr_addr_out_reg[2]_0 ;
  wire \csr_addr_out_reg[2]_1 ;
  wire [0:0]\csr_addr_out_reg[2]_2 ;
  wire \csr_addr_out_reg[2]_3 ;
  wire [0:0]\csr_addr_out_reg[3]_0 ;
  wire [0:0]\csr_addr_out_reg[5]_0 ;
  wire [0:0]\csr_addr_out_reg[6]_0 ;
  wire [0:0]\csr_addr_out_reg[6]_1 ;
  wire \csr_addr_out_reg[7]_0 ;
  wire \csr_addr_out_reg[8]_0 ;
  wire \csr_data_out_reg[0]_0 ;
  wire \csr_data_out_reg[10]_0 ;
  wire \csr_data_out_reg[12]_0 ;
  wire \csr_data_out_reg[14]_0 ;
  wire \csr_data_out_reg[16]_0 ;
  wire \csr_data_out_reg[19]_0 ;
  wire \csr_data_out_reg[1]_0 ;
  wire \csr_data_out_reg[22]_0 ;
  wire \csr_data_out_reg[24]_0 ;
  wire \csr_data_out_reg[25]_0 ;
  wire \csr_data_out_reg[26]_0 ;
  wire \csr_data_out_reg[2]_0 ;
  wire \csr_data_out_reg[30]_0 ;
  wire [31:0]\csr_data_out_reg[31]_0 ;
  wire \csr_data_out_reg[31]_1 ;
  wire [29:0]\csr_data_out_reg[31]_2 ;
  wire [31:0]\csr_data_out_reg[31]_3 ;
  wire \csr_data_out_reg[3]_0 ;
  wire \csr_data_out_reg[4]_0 ;
  wire \csr_data_out_reg[7]_0 ;
  wire \csr_data_out_reg[8]_0 ;
  wire \csr_read_address_p_reg[0] ;
  wire \csr_read_address_p_reg[6] ;
  wire \csr_read_address_p_reg[8] ;
  wire \csr_read_address_p_reg[9] ;
  wire \csr_unit/mtvec_out1__4 ;
  wire [1:0]\csr_write_out_reg[1]_0 ;
  wire [1:0]\csr_write_out_reg[1]_1 ;
  wire [4:0]\dmem_data_out_p[31]_i_3_0 ;
  wire \dmem_data_out_p[31]_i_6_n_0 ;
  wire \dmem_data_out_p[31]_i_7_n_0 ;
  wire [3:0]\dmem_data_out_p_reg[4] ;
  wire [3:0]\dmem_data_out_p_reg[4]_0 ;
  wire [25:0]ex_dmem_data_out;
  wire \exception_context_out_reg[ie1] ;
  wire \exception_context_out_reg[ie] ;
  wire [31:0]\exception_ctx_out_reg[badaddr][31]_0 ;
  wire [31:0]\exception_ctx_out_reg[badaddr][31]_1 ;
  wire [5:0]\exception_ctx_out_reg[cause][5]_0 ;
  wire [5:0]\exception_ctx_out_reg[cause][5]_1 ;
  wire \exception_ctx_out_reg[ie1]_0 ;
  wire \exception_ctx_out_reg[ie]_0 ;
  wire [0:0]exception_out_reg_0;
  wire \execute/rs1_forwarded2 ;
  wire hazard_detected;
  wire [29:0]i__carry__2_i_10;
  wire [4:0]i__carry_i_17__0_0;
  wire i__carry_i_19__0_n_0;
  wire i__carry_i_20__0_n_0;
  wire [0:0]id_immediate;
  wire [0:0]\input_inferred__2/i__carry ;
  wire mem_exception;
  wire \mem_op_reg[2] ;
  wire mem_rd_write;
  wire \mie[31]_i_3_n_0 ;
  wire \mscratch[31]_i_2_n_0 ;
  wire \mtime_compare[31]_i_2_n_0 ;
  wire \mtime_compare[31]_i_3_n_0 ;
  wire \mtime_compare[31]_i_4_n_0 ;
  wire \mtime_compare[31]_i_5_n_0 ;
  wire \mtvec[31]_i_2_n_0 ;
  wire [29:0]\mtvec_out_reg[31] ;
  wire p_0_in;
  wire p_1_out;
  wire [31:0]p_1_out0_in;
  wire [31:0]p_2_out;
  wire [4:0]\rd_addr_out_reg[4]_0 ;
  wire [4:0]\rd_addr_out_reg[4]_1 ;
  wire \rd_data_out_reg[0]_0 ;
  wire [31:0]\rd_data_out_reg[31]_0 ;
  wire [31:0]\rd_data_out_reg[31]_1 ;
  wire [31:0]\rd_data_out_reg[31]_2 ;
  wire [31:0]\rd_data_out_reg[31]_3 ;
  wire read_data_out1__0;
  wire [3:0]\read_data_out[29]_i_12 ;
  wire reset;
  wire [4:0]\rs1_addr_reg[4] ;
  wire \rs1_data[31]_i_3_n_0 ;
  wire [2:0]\rs1_data_reg[15] ;
  wire [2:0]\rs1_data_reg[15]_0 ;
  wire [2:0]\rs1_data_reg[15]_1 ;
  wire [1:0]\rs1_data_reg[23] ;
  wire [1:0]\rs1_data_reg[23]_0 ;
  wire [3:0]\rs1_data_reg[23]_1 ;
  wire [3:0]\rs1_data_reg[23]_2 ;
  wire [3:0]\rs1_data_reg[23]_3 ;
  wire [0:0]\rs1_data_reg[29] ;
  wire [0:0]\rs1_data_reg[29]_0 ;
  wire [2:0]\rs1_data_reg[29]_1 ;
  wire [2:0]\rs1_data_reg[29]_2 ;
  wire [2:0]\rs1_data_reg[29]_3 ;
  wire [0:0]\rs1_data_reg[30] ;
  wire [1:0]\rs1_data_reg[4] ;
  wire [1:0]\rs1_data_reg[4]_0 ;
  wire [1:0]\rs1_data_reg[5] ;
  wire [3:0]\rs1_data_reg[6] ;
  wire [3:0]\rs1_data_reg[6]_0 ;
  wire [3:0]\rs1_data_reg[6]_1 ;
  wire [29:0]rs1_forwarded;
  wire rs1_forwarded1;
  wire rs1_forwarded125_out;
  wire [4:0]\rs2_addr_reg[4] ;
  wire [9:0]\rs2_addr_reg[4]_0 ;
  wire [4:0]\rs2_address_p_reg[4] ;
  wire \rs2_data[31]_i_2_n_0 ;
  wire \rs2_data[31]_i_3_n_0 ;
  wire [3:0]\rs2_data_reg[4] ;
  wire rs2_forwarded1;
  wire rs2_forwarded123_out;
  wire stall_ex;
  wire system_clk;
  wire \test_register[state][1]_i_2_n_0 ;
  wire timer_interrupt;
  wire timer_interrupt1__0;
  wire timer_interrupt_i_2_n_0;
  wire timer_interrupt_i_3_n_0;
  wire timer_interrupt_reg;
  wire [0:0]timer_interrupt_reg_0;
  wire [5:3]wb_csr_address;
  wire wb_exception;
  wire \wb_exception_context[ie1] ;
  wire \wb_exception_context[ie] ;
  wire \wb_outputs_reg[dat][1] ;
  wire [3:0]\wb_outputs_reg[dat][4] ;
  wire wb_rd_write;

  FDRE count_instr_out_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(count_instr_out),
        .Q(count_instr_out_reg_0),
        .R(reset));
  FDRE \csr_addr_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[10] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [10]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[11] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [11]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [3]),
        .Q(wb_csr_address[3]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [4]),
        .Q(wb_csr_address[4]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[5] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [5]),
        .Q(wb_csr_address[5]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[6] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [6]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[7] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [7]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[8] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [8]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \csr_addr_out_reg[9] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_addr_out_reg[11]_0 [9]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \csr_data_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [0]),
        .Q(\csr_data_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \csr_data_out_reg[10] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [10]),
        .Q(\csr_data_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \csr_data_out_reg[11] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [11]),
        .Q(\csr_data_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \csr_data_out_reg[12] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [12]),
        .Q(\csr_data_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \csr_data_out_reg[13] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [13]),
        .Q(\csr_data_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \csr_data_out_reg[14] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [14]),
        .Q(\csr_data_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \csr_data_out_reg[15] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [15]),
        .Q(\csr_data_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \csr_data_out_reg[16] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [16]),
        .Q(\csr_data_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \csr_data_out_reg[17] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [17]),
        .Q(\csr_data_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \csr_data_out_reg[18] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [18]),
        .Q(\csr_data_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \csr_data_out_reg[19] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [19]),
        .Q(\csr_data_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \csr_data_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [1]),
        .Q(\csr_data_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \csr_data_out_reg[20] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [20]),
        .Q(\csr_data_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \csr_data_out_reg[21] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [21]),
        .Q(\csr_data_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \csr_data_out_reg[22] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [22]),
        .Q(\csr_data_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \csr_data_out_reg[23] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [23]),
        .Q(\csr_data_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \csr_data_out_reg[24] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [24]),
        .Q(\csr_data_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \csr_data_out_reg[25] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [25]),
        .Q(\csr_data_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \csr_data_out_reg[26] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [26]),
        .Q(\csr_data_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \csr_data_out_reg[27] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [27]),
        .Q(\csr_data_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \csr_data_out_reg[28] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [28]),
        .Q(\csr_data_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \csr_data_out_reg[29] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [29]),
        .Q(\csr_data_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \csr_data_out_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [2]),
        .Q(\csr_data_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \csr_data_out_reg[30] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [30]),
        .Q(\csr_data_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \csr_data_out_reg[31] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [31]),
        .Q(\csr_data_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \csr_data_out_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [3]),
        .Q(\csr_data_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \csr_data_out_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [4]),
        .Q(\csr_data_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \csr_data_out_reg[5] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [5]),
        .Q(\csr_data_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \csr_data_out_reg[6] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [6]),
        .Q(\csr_data_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \csr_data_out_reg[7] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [7]),
        .Q(\csr_data_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \csr_data_out_reg[8] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [8]),
        .Q(\csr_data_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \csr_data_out_reg[9] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_data_out_reg[31]_3 [9]),
        .Q(\csr_data_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \csr_write_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_write_out_reg[1]_1 [0]),
        .Q(\csr_write_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \csr_write_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\csr_write_out_reg[1]_1 [1]),
        .Q(\csr_write_out_reg[1]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \dmem_data_out_p[1]_i_1 
       (.I0(rs2_forwarded1),
        .I1(\dmem_data_out_p_reg[4]_0 [0]),
        .I2(\rd_data_out_reg[31]_0 [1]),
        .I3(rs2_forwarded123_out),
        .I4(\rd_data_out_reg[31]_3 [1]),
        .O(\rs2_data_reg[4] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \dmem_data_out_p[2]_i_1 
       (.I0(rs2_forwarded1),
        .I1(\dmem_data_out_p_reg[4]_0 [1]),
        .I2(\rd_data_out_reg[31]_0 [2]),
        .I3(rs2_forwarded123_out),
        .I4(\rd_data_out_reg[31]_3 [2]),
        .O(\rs2_data_reg[4] [1]));
  LUT6 #(
    .INIT(64'h9000000000000000)) 
    \dmem_data_out_p[31]_i_3 
       (.I0(\rd_addr_out_reg[4]_0 [0]),
        .I1(\dmem_data_out_p[31]_i_3_0 [0]),
        .I2(wb_rd_write),
        .I3(\dmem_data_out_p[31]_i_6_n_0 ),
        .I4(\dmem_data_out_p[31]_i_7_n_0 ),
        .I5(\execute/rs1_forwarded2 ),
        .O(rs2_forwarded1));
  LUT4 #(
    .INIT(16'h9009)) 
    \dmem_data_out_p[31]_i_6 
       (.I0(\rd_addr_out_reg[4]_0 [1]),
        .I1(\dmem_data_out_p[31]_i_3_0 [1]),
        .I2(\rd_addr_out_reg[4]_0 [2]),
        .I3(\dmem_data_out_p[31]_i_3_0 [2]),
        .O(\dmem_data_out_p[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dmem_data_out_p[31]_i_7 
       (.I0(\rd_addr_out_reg[4]_0 [3]),
        .I1(\dmem_data_out_p[31]_i_3_0 [3]),
        .I2(\rd_addr_out_reg[4]_0 [4]),
        .I3(\dmem_data_out_p[31]_i_3_0 [4]),
        .O(\dmem_data_out_p[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dmem_data_out_p[31]_i_8 
       (.I0(\rd_addr_out_reg[4]_0 [3]),
        .I1(\rd_addr_out_reg[4]_0 [4]),
        .I2(\rd_addr_out_reg[4]_0 [2]),
        .I3(\rd_addr_out_reg[4]_0 [0]),
        .I4(\rd_addr_out_reg[4]_0 [1]),
        .O(\execute/rs1_forwarded2 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \dmem_data_out_p[3]_i_1 
       (.I0(rs2_forwarded1),
        .I1(\dmem_data_out_p_reg[4]_0 [2]),
        .I2(\rd_data_out_reg[31]_0 [3]),
        .I3(rs2_forwarded123_out),
        .I4(\rd_data_out_reg[31]_3 [3]),
        .O(\rs2_data_reg[4] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \dmem_data_out_p[4]_i_1 
       (.I0(rs2_forwarded1),
        .I1(\dmem_data_out_p_reg[4]_0 [3]),
        .I2(\rd_data_out_reg[31]_0 [4]),
        .I3(rs2_forwarded123_out),
        .I4(\rd_data_out_reg[31]_3 [4]),
        .O(\rs2_data_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \exception_context_out[badaddr][31]_i_12 
       (.I0(\csr_write_out_reg[1]_0 [1]),
        .I1(wb_exception),
        .I2(mem_exception),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .I4(\mem_op_reg[2] ),
        .O(hazard_detected));
  FDRE \exception_ctx_out_reg[badaddr][0] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [0]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [0]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][10] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [10]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [10]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][11] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [11]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [11]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][12] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [12]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [12]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][13] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [13]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [13]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][14] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [14]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [14]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][15] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [15]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [15]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][16] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [16]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [16]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][17] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [17]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [17]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][18] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [18]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [18]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][19] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [19]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [19]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [1]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [1]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][20] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [20]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [20]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][21] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [21]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [21]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][22] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [22]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [22]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][23] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [23]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [23]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][24] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [24]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [24]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][25] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [25]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [25]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][26] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [26]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [26]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][27] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [27]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [27]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][28] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [28]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [28]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][29] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [29]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [29]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][2] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [2]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [2]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][30] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [30]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [30]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][31] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [31]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [31]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][3] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [3]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [3]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][4] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [4]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [4]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][5] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [5]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [5]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][6] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [6]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [6]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][7] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [7]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [7]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][8] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [8]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [8]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[badaddr][9] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[badaddr][31]_1 [9]),
        .Q(\exception_ctx_out_reg[badaddr][31]_0 [9]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[cause][0] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[cause][5]_1 [0]),
        .Q(\exception_ctx_out_reg[cause][5]_0 [0]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[cause][1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[cause][5]_1 [1]),
        .Q(\exception_ctx_out_reg[cause][5]_0 [1]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[cause][2] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[cause][5]_1 [2]),
        .Q(\exception_ctx_out_reg[cause][5]_0 [2]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[cause][3] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[cause][5]_1 [3]),
        .Q(\exception_ctx_out_reg[cause][5]_0 [3]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[cause][4] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[cause][5]_1 [4]),
        .Q(\exception_ctx_out_reg[cause][5]_0 [4]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[cause][5] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_ctx_out_reg[cause][5]_1 [5]),
        .Q(\exception_ctx_out_reg[cause][5]_0 [5]),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[ie1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_context_out_reg[ie1] ),
        .Q(\wb_exception_context[ie1] ),
        .R(1'b0));
  FDRE \exception_ctx_out_reg[ie] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\exception_context_out_reg[ie] ),
        .Q(\wb_exception_context[ie] ),
        .R(1'b0));
  FDRE exception_out_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(mem_exception),
        .Q(wb_exception),
        .R(reset));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__0_i_10__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[13]),
        .I2(\rd_data_out_reg[31]_0 [15]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [15]),
        .O(rs1_forwarded[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__0_i_11__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[10]),
        .I2(\rd_data_out_reg[31]_0 [12]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [12]),
        .O(rs1_forwarded[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__0_i_12__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[11]),
        .I2(\rd_data_out_reg[31]_0 [13]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [13]),
        .O(rs1_forwarded[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__0_i_13__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[8]),
        .I2(\rd_data_out_reg[31]_0 [10]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [10]),
        .O(rs1_forwarded[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__0_i_14__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[9]),
        .I2(\rd_data_out_reg[31]_0 [11]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [11]),
        .O(rs1_forwarded[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__0_i_15__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[7]),
        .I2(\rd_data_out_reg[31]_0 [8]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [8]),
        .O(rs1_forwarded[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(rs1_forwarded[13]),
        .I1(ex_dmem_data_out[9]),
        .I2(rs1_forwarded[12]),
        .I3(ex_dmem_data_out[8]),
        .O(\rs1_data_reg[15] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__1
       (.I0(rs1_forwarded[13]),
        .I1(ex_dmem_data_out[9]),
        .I2(rs1_forwarded[12]),
        .I3(ex_dmem_data_out[8]),
        .O(\rs1_data_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__2
       (.I0(rs1_forwarded[13]),
        .I1(ex_dmem_data_out[9]),
        .I2(rs1_forwarded[12]),
        .I3(ex_dmem_data_out[8]),
        .O(\rs1_data_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(rs1_forwarded[10]),
        .I1(ex_dmem_data_out[6]),
        .I2(rs1_forwarded[11]),
        .I3(ex_dmem_data_out[7]),
        .O(\rs1_data_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__1
       (.I0(rs1_forwarded[10]),
        .I1(ex_dmem_data_out[6]),
        .I2(rs1_forwarded[11]),
        .I3(ex_dmem_data_out[7]),
        .O(\rs1_data_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__2
       (.I0(rs1_forwarded[10]),
        .I1(ex_dmem_data_out[6]),
        .I2(rs1_forwarded[11]),
        .I3(ex_dmem_data_out[7]),
        .O(\rs1_data_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__0
       (.I0(rs1_forwarded[9]),
        .I1(ex_dmem_data_out[5]),
        .I2(rs1_forwarded[8]),
        .I3(ex_dmem_data_out[4]),
        .O(\rs1_data_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__1
       (.I0(rs1_forwarded[9]),
        .I1(ex_dmem_data_out[5]),
        .I2(rs1_forwarded[8]),
        .I3(ex_dmem_data_out[4]),
        .O(\rs1_data_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__2
       (.I0(rs1_forwarded[9]),
        .I1(ex_dmem_data_out[5]),
        .I2(rs1_forwarded[8]),
        .I3(ex_dmem_data_out[4]),
        .O(\rs1_data_reg[15] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__0_i_9__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[12]),
        .I2(\rd_data_out_reg[31]_0 [14]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [14]),
        .O(rs1_forwarded[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_10__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[21]),
        .I2(\rd_data_out_reg[31]_0 [23]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [23]),
        .O(rs1_forwarded[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_11__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[18]),
        .I2(\rd_data_out_reg[31]_0 [20]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [20]),
        .O(rs1_forwarded[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_12__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[19]),
        .I2(\rd_data_out_reg[31]_0 [21]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [21]),
        .O(rs1_forwarded[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_13__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[16]),
        .I2(\rd_data_out_reg[31]_0 [18]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [18]),
        .O(rs1_forwarded[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_14__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[17]),
        .I2(\rd_data_out_reg[31]_0 [19]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [19]),
        .O(rs1_forwarded[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_15__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[14]),
        .I2(\rd_data_out_reg[31]_0 [16]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [16]),
        .O(rs1_forwarded[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_16__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[15]),
        .I2(\rd_data_out_reg[31]_0 [17]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [17]),
        .O(rs1_forwarded[15]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__0
       (.I0(rs1_forwarded[21]),
        .I1(ex_dmem_data_out[17]),
        .I2(rs1_forwarded[20]),
        .I3(ex_dmem_data_out[16]),
        .O(\rs1_data_reg[23]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__1
       (.I0(rs1_forwarded[21]),
        .I1(ex_dmem_data_out[17]),
        .I2(rs1_forwarded[20]),
        .I3(ex_dmem_data_out[16]),
        .O(\rs1_data_reg[23]_3 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__2
       (.I0(rs1_forwarded[21]),
        .I1(ex_dmem_data_out[17]),
        .I2(rs1_forwarded[20]),
        .I3(ex_dmem_data_out[16]),
        .O(\rs1_data_reg[23]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(rs1_forwarded[19]),
        .I1(ex_dmem_data_out[15]),
        .I2(rs1_forwarded[18]),
        .I3(ex_dmem_data_out[14]),
        .O(\rs1_data_reg[23]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__1
       (.I0(rs1_forwarded[19]),
        .I1(ex_dmem_data_out[15]),
        .I2(rs1_forwarded[18]),
        .I3(ex_dmem_data_out[14]),
        .O(\rs1_data_reg[23]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__2
       (.I0(rs1_forwarded[19]),
        .I1(ex_dmem_data_out[15]),
        .I2(rs1_forwarded[18]),
        .I3(ex_dmem_data_out[14]),
        .O(\rs1_data_reg[23]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(rs1_forwarded[16]),
        .I1(ex_dmem_data_out[12]),
        .I2(rs1_forwarded[17]),
        .I3(ex_dmem_data_out[13]),
        .O(\rs1_data_reg[23]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__1
       (.I0(rs1_forwarded[16]),
        .I1(ex_dmem_data_out[12]),
        .I2(rs1_forwarded[17]),
        .I3(ex_dmem_data_out[13]),
        .O(\rs1_data_reg[23]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__2
       (.I0(rs1_forwarded[16]),
        .I1(ex_dmem_data_out[12]),
        .I2(rs1_forwarded[17]),
        .I3(ex_dmem_data_out[13]),
        .O(\rs1_data_reg[23]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__0
       (.I0(rs1_forwarded[15]),
        .I1(ex_dmem_data_out[11]),
        .I2(rs1_forwarded[14]),
        .I3(ex_dmem_data_out[10]),
        .O(\rs1_data_reg[23]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__1
       (.I0(rs1_forwarded[15]),
        .I1(ex_dmem_data_out[11]),
        .I2(rs1_forwarded[14]),
        .I3(ex_dmem_data_out[10]),
        .O(\rs1_data_reg[23]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__2
       (.I0(rs1_forwarded[15]),
        .I1(ex_dmem_data_out[11]),
        .I2(rs1_forwarded[14]),
        .I3(ex_dmem_data_out[10]),
        .O(\rs1_data_reg[23]_1 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__1_i_9__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[20]),
        .I2(\rd_data_out_reg[31]_0 [22]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [22]),
        .O(rs1_forwarded[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_10__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[28]),
        .I2(\rd_data_out_reg[31]_0 [30]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [30]),
        .O(rs1_forwarded[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_11__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[26]),
        .I2(\rd_data_out_reg[31]_0 [28]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [28]),
        .O(rs1_forwarded[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_12__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[27]),
        .I2(\rd_data_out_reg[31]_0 [29]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [29]),
        .O(rs1_forwarded[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_13__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[24]),
        .I2(\rd_data_out_reg[31]_0 [26]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [26]),
        .O(rs1_forwarded[24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_14__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[25]),
        .I2(\rd_data_out_reg[31]_0 [27]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [27]),
        .O(rs1_forwarded[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_15__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[22]),
        .I2(\rd_data_out_reg[31]_0 [24]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [24]),
        .O(rs1_forwarded[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_16__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[23]),
        .I2(\rd_data_out_reg[31]_0 [25]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [25]),
        .O(rs1_forwarded[23]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__2_i_1__0
       (.I0(rs1_forwarded[28]),
        .I1(ex_dmem_data_out[24]),
        .I2(ex_dmem_data_out[25]),
        .I3(rs1_forwarded[29]),
        .O(\rs1_data_reg[30] ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__0
       (.I0(rs1_forwarded[27]),
        .I1(ex_dmem_data_out[23]),
        .I2(rs1_forwarded[26]),
        .I3(ex_dmem_data_out[22]),
        .O(\rs1_data_reg[29]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__1
       (.I0(rs1_forwarded[27]),
        .I1(ex_dmem_data_out[23]),
        .I2(rs1_forwarded[26]),
        .I3(ex_dmem_data_out[22]),
        .O(\rs1_data_reg[29]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__2
       (.I0(rs1_forwarded[27]),
        .I1(ex_dmem_data_out[23]),
        .I2(rs1_forwarded[26]),
        .I3(ex_dmem_data_out[22]),
        .O(\rs1_data_reg[29]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(rs1_forwarded[25]),
        .I1(ex_dmem_data_out[21]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[20]),
        .O(\rs1_data_reg[29]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__1
       (.I0(rs1_forwarded[25]),
        .I1(ex_dmem_data_out[21]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[20]),
        .O(\rs1_data_reg[29]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__2
       (.I0(rs1_forwarded[25]),
        .I1(ex_dmem_data_out[21]),
        .I2(rs1_forwarded[24]),
        .I3(ex_dmem_data_out[20]),
        .O(\rs1_data_reg[29]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(rs1_forwarded[22]),
        .I1(ex_dmem_data_out[18]),
        .I2(rs1_forwarded[23]),
        .I3(ex_dmem_data_out[19]),
        .O(\rs1_data_reg[29]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__1
       (.I0(rs1_forwarded[22]),
        .I1(ex_dmem_data_out[18]),
        .I2(rs1_forwarded[23]),
        .I3(ex_dmem_data_out[19]),
        .O(\rs1_data_reg[29]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__2
       (.I0(rs1_forwarded[22]),
        .I1(ex_dmem_data_out[18]),
        .I2(rs1_forwarded[23]),
        .I3(ex_dmem_data_out[19]),
        .O(\rs1_data_reg[29]_3 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry__2_i_9__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[29]),
        .I2(\rd_data_out_reg[31]_0 [31]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [31]),
        .O(rs1_forwarded[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry_i_10__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[6]),
        .I2(\rd_data_out_reg[31]_0 [7]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [7]),
        .O(rs1_forwarded[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry_i_11__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[3]),
        .I2(\rd_data_out_reg[31]_0 [4]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [4]),
        .O(rs1_forwarded[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry_i_12__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[4]),
        .I2(\rd_data_out_reg[31]_0 [5]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [5]),
        .O(rs1_forwarded[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry_i_13__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[1]),
        .I2(\rd_data_out_reg[31]_0 [2]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [2]),
        .O(rs1_forwarded[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry_i_14__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[2]),
        .I2(\rd_data_out_reg[31]_0 [3]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [3]),
        .O(rs1_forwarded[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry_i_15__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[0]),
        .I2(\rd_data_out_reg[31]_0 [0]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [0]),
        .O(rs1_forwarded[0]));
  LUT6 #(
    .INIT(64'h9000000000000000)) 
    i__carry_i_17__0
       (.I0(\rd_addr_out_reg[4]_0 [0]),
        .I1(i__carry_i_17__0_0[0]),
        .I2(wb_rd_write),
        .I3(i__carry_i_19__0_n_0),
        .I4(i__carry_i_20__0_n_0),
        .I5(\execute/rs1_forwarded2 ),
        .O(rs1_forwarded1));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_19__0
       (.I0(\rd_addr_out_reg[4]_0 [1]),
        .I1(i__carry_i_17__0_0[1]),
        .I2(\rd_addr_out_reg[4]_0 [2]),
        .I3(i__carry_i_17__0_0[2]),
        .O(i__carry_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_2
       (.I0(rs1_forwarded[3]),
        .I1(\rs2_data_reg[4] [3]),
        .I2(ex_dmem_data_out[1]),
        .I3(rs1_forwarded[4]),
        .O(\rs1_data_reg[4] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_20__0
       (.I0(\rd_addr_out_reg[4]_0 [3]),
        .I1(i__carry_i_17__0_0[3]),
        .I2(\rd_addr_out_reg[4]_0 [4]),
        .I3(i__carry_i_17__0_0[4]),
        .O(i__carry_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2__0
       (.I0(rs1_forwarded[3]),
        .I1(\rs2_data_reg[4] [3]),
        .I2(rs1_forwarded[4]),
        .I3(ex_dmem_data_out[1]),
        .O(\rs1_data_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_2__3
       (.I0(rs1_forwarded[3]),
        .I1(\rs2_data_reg[4] [3]),
        .I2(ex_dmem_data_out[1]),
        .I3(rs1_forwarded[4]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_3__0
       (.I0(rs1_forwarded[1]),
        .I1(\rs2_data_reg[4] [1]),
        .I2(\rs2_data_reg[4] [2]),
        .I3(rs1_forwarded[2]),
        .O(\rs1_data_reg[4] [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_3__1
       (.I0(rs1_forwarded[1]),
        .I1(\rs2_data_reg[4] [1]),
        .I2(rs1_forwarded[2]),
        .I3(\rs2_data_reg[4] [2]),
        .O(\rs1_data_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_3__3
       (.I0(rs1_forwarded[1]),
        .I1(\rs2_data_reg[4] [1]),
        .I2(\rs2_data_reg[4] [2]),
        .I3(rs1_forwarded[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(rs1_forwarded[5]),
        .I1(ex_dmem_data_out[2]),
        .I2(rs1_forwarded[6]),
        .I3(ex_dmem_data_out[3]),
        .O(\rs1_data_reg[6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(rs1_forwarded[5]),
        .I1(ex_dmem_data_out[2]),
        .I2(rs1_forwarded[6]),
        .I3(ex_dmem_data_out[3]),
        .O(\rs1_data_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__2
       (.I0(rs1_forwarded[5]),
        .I1(ex_dmem_data_out[2]),
        .I2(rs1_forwarded[6]),
        .I3(ex_dmem_data_out[3]),
        .O(\rs1_data_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(rs1_forwarded[4]),
        .I1(ex_dmem_data_out[1]),
        .I2(\rs2_data_reg[4] [3]),
        .I3(rs1_forwarded[3]),
        .O(\rs1_data_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__1
       (.I0(rs1_forwarded[4]),
        .I1(ex_dmem_data_out[1]),
        .I2(\rs2_data_reg[4] [3]),
        .I3(rs1_forwarded[3]),
        .O(\rs1_data_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__2
       (.I0(rs1_forwarded[4]),
        .I1(ex_dmem_data_out[1]),
        .I2(\rs2_data_reg[4] [3]),
        .I3(rs1_forwarded[3]),
        .O(\rs1_data_reg[6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(\rs2_data_reg[4] [2]),
        .I1(rs1_forwarded[2]),
        .I2(\rs2_data_reg[4] [1]),
        .I3(rs1_forwarded[1]),
        .O(\rs1_data_reg[6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(\rs2_data_reg[4] [2]),
        .I1(rs1_forwarded[2]),
        .I2(\rs2_data_reg[4] [1]),
        .I3(rs1_forwarded[1]),
        .O(\rs1_data_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__1
       (.I0(\rs2_data_reg[4] [2]),
        .I1(rs1_forwarded[2]),
        .I2(\rs2_data_reg[4] [1]),
        .I3(rs1_forwarded[1]),
        .O(\rs1_data_reg[6]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(rs1_forwarded[0]),
        .I1(ex_dmem_data_out[0]),
        .I2(\rs2_data_reg[4] [0]),
        .I3(\input_inferred__2/i__carry ),
        .O(\rs1_data_reg[6] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__1
       (.I0(rs1_forwarded[0]),
        .I1(ex_dmem_data_out[0]),
        .I2(\rs2_data_reg[4] [0]),
        .I3(\input_inferred__2/i__carry ),
        .O(\rs1_data_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__2
       (.I0(rs1_forwarded[0]),
        .I1(ex_dmem_data_out[0]),
        .I2(\rs2_data_reg[4] [0]),
        .I3(\input_inferred__2/i__carry ),
        .O(\rs1_data_reg[6]_1 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    i__carry_i_9__0
       (.I0(rs1_forwarded1),
        .I1(i__carry__2_i_10[5]),
        .I2(\rd_data_out_reg[31]_0 [6]),
        .I3(rs1_forwarded125_out),
        .I4(\rd_data_out_reg[31]_3 [6]),
        .O(rs1_forwarded[5]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ie1_i_2
       (.I0(\wb_exception_context[ie1] ),
        .I1(\csr_addr_out_reg[7]_0 ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\csr_data_out_reg[31]_0 [7]),
        .O(\exception_ctx_out_reg[ie1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    ie_i_2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[1]),
        .I4(Q[8]),
        .I5(wb_csr_address[3]),
        .O(\csr_addr_out_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ie_i_3
       (.I0(\wb_exception_context[ie] ),
        .I1(\csr_addr_out_reg[7]_0 ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\csr_data_out_reg[31]_0 [3]),
        .O(\exception_ctx_out_reg[ie]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ie_i_4
       (.I0(\csr_write_out_reg[1]_0 [1]),
        .I1(\csr_write_out_reg[1]_0 [0]),
        .O(timer_interrupt1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    ie_i_5
       (.I0(\csr_addr_out_reg[8]_0 ),
        .I1(Q[2]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(Q[0]),
        .I4(\mtvec[31]_i_2_n_0 ),
        .I5(wb_exception),
        .O(\csr_addr_out_reg[2]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mbadaddr[31]_i_1 
       (.I0(wb_exception),
        .I1(\rd_data_out_reg[0]_0 ),
        .O(exception_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_op[2]_i_2 
       (.I0(stall_ex),
        .O(E));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_22 
       (.I0(rs1_forwarded[27]),
        .I1(ex_dmem_data_out[23]),
        .I2(rs1_forwarded[26]),
        .I3(ex_dmem_data_out[22]),
        .I4(rs1_forwarded[25]),
        .I5(ex_dmem_data_out[21]),
        .O(\rs1_data_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_26 
       (.I0(rs1_forwarded[27]),
        .I1(ex_dmem_data_out[23]),
        .I2(rs1_forwarded[26]),
        .I3(ex_dmem_data_out[22]),
        .I4(rs1_forwarded[25]),
        .I5(ex_dmem_data_out[21]),
        .O(\rs1_data_reg[29] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_29 
       (.I0(rs1_forwarded[21]),
        .I1(ex_dmem_data_out[17]),
        .I2(rs1_forwarded[20]),
        .I3(ex_dmem_data_out[16]),
        .I4(rs1_forwarded[19]),
        .I5(ex_dmem_data_out[15]),
        .O(\rs1_data_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_31 
       (.I0(rs1_forwarded[15]),
        .I1(ex_dmem_data_out[11]),
        .I2(rs1_forwarded[14]),
        .I3(ex_dmem_data_out[10]),
        .I4(rs1_forwarded[13]),
        .I5(ex_dmem_data_out[9]),
        .O(\rs1_data_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_34 
       (.I0(rs1_forwarded[21]),
        .I1(ex_dmem_data_out[17]),
        .I2(rs1_forwarded[20]),
        .I3(ex_dmem_data_out[16]),
        .I4(rs1_forwarded[19]),
        .I5(ex_dmem_data_out[15]),
        .O(\rs1_data_reg[23] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_36 
       (.I0(rs1_forwarded[15]),
        .I1(ex_dmem_data_out[11]),
        .I2(rs1_forwarded[14]),
        .I3(ex_dmem_data_out[10]),
        .I4(rs1_forwarded[13]),
        .I5(ex_dmem_data_out[9]),
        .O(\rs1_data_reg[23] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_40 
       (.I0(rs1_forwarded[4]),
        .I1(ex_dmem_data_out[1]),
        .I2(\rs2_data_reg[4] [3]),
        .I3(rs1_forwarded[3]),
        .I4(\rs2_data_reg[4] [2]),
        .I5(rs1_forwarded[2]),
        .O(\rs1_data_reg[5] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_41 
       (.I0(\input_inferred__2/i__carry ),
        .I1(\rs2_data_reg[4] [0]),
        .I2(rs1_forwarded[1]),
        .I3(\rs2_data_reg[4] [1]),
        .I4(rs1_forwarded[0]),
        .I5(ex_dmem_data_out[0]),
        .O(\rs1_data_reg[5] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_44 
       (.I0(rs1_forwarded[4]),
        .I1(ex_dmem_data_out[1]),
        .I2(\rs2_data_reg[4] [3]),
        .I3(rs1_forwarded[3]),
        .I4(\rs2_data_reg[4] [2]),
        .I5(rs1_forwarded[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_op[2]_i_45 
       (.I0(\input_inferred__2/i__carry ),
        .I1(\rs2_data_reg[4] [0]),
        .I2(rs1_forwarded[1]),
        .I3(\rs2_data_reg[4] [1]),
        .I4(rs1_forwarded[0]),
        .I5(ex_dmem_data_out[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_op[2]_i_6 
       (.I0(\mem_op_reg[2] ),
        .I1(\csr_write_out_reg[1]_0 [0]),
        .I2(mem_exception),
        .I3(wb_exception),
        .I4(\csr_write_out_reg[1]_0 [1]),
        .I5(\wb_outputs_reg[dat][1] ),
        .O(stall_ex));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \mepc[31]_i_1 
       (.I0(\csr_addr_out_reg[7]_0 ),
        .I1(\mtime_compare[31]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\mtime_compare[31]_i_4_n_0 ),
        .I5(\mtime_compare[31]_i_5_n_0 ),
        .O(\csr_addr_out_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mie[31]_i_1 
       (.I0(\csr_addr_out_reg[7]_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\mie[31]_i_3_n_0 ),
        .I5(\csr_addr_out_reg[8]_0 ),
        .O(\csr_addr_out_reg[6]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mie[31]_i_2 
       (.I0(Q[4]),
        .I1(wb_csr_address[4]),
        .I2(wb_csr_address[5]),
        .O(\csr_addr_out_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mie[31]_i_3 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(\mie[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \mscratch[31]_i_1 
       (.I0(\csr_addr_out_reg[7]_0 ),
        .I1(\mscratch[31]_i_2_n_0 ),
        .I2(\rd_data_out_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\mie[31]_i_3_n_0 ),
        .I5(\csr_addr_out_reg[8]_0 ),
        .O(\csr_addr_out_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[31]_i_2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(\mscratch[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \mtime_compare[31]_i_1 
       (.I0(\mtime_compare[31]_i_2_n_0 ),
        .I1(\mtime_compare[31]_i_3_n_0 ),
        .I2(\rd_data_out_reg[0]_0 ),
        .I3(wb_csr_address[5]),
        .I4(\mtime_compare[31]_i_4_n_0 ),
        .I5(\mtime_compare[31]_i_5_n_0 ),
        .O(\csr_addr_out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mtime_compare[31]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(wb_csr_address[4]),
        .O(\mtime_compare[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mtime_compare[31]_i_3 
       (.I0(Q[0]),
        .I1(Q[5]),
        .O(\mtime_compare[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mtime_compare[31]_i_4 
       (.I0(\csr_write_out_reg[1]_0 [0]),
        .I1(\csr_write_out_reg[1]_0 [1]),
        .I2(Q[6]),
        .O(\mtime_compare[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mtime_compare[31]_i_5 
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(wb_csr_address[3]),
        .O(\mtime_compare[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \mtvec[31]_i_1 
       (.I0(\mtvec[31]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(\mtime_compare[31]_i_4_n_0 ),
        .I5(\mtime_compare[31]_i_5_n_0 ),
        .O(\csr_addr_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mtvec[31]_i_2 
       (.I0(wb_csr_address[5]),
        .I1(wb_csr_address[4]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\mtvec[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[10]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [10]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [8]),
        .O(\csr_data_out_reg[31]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[11]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [11]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [9]),
        .O(\csr_data_out_reg[31]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[12]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [12]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [10]),
        .O(\csr_data_out_reg[31]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[13]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [13]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [11]),
        .O(\csr_data_out_reg[31]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[14]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [14]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [12]),
        .O(\csr_data_out_reg[31]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[15]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [15]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [13]),
        .O(\csr_data_out_reg[31]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[16]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [16]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [14]),
        .O(\csr_data_out_reg[31]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[17]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [17]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [15]),
        .O(\csr_data_out_reg[31]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[18]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [18]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [16]),
        .O(\csr_data_out_reg[31]_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[19]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [19]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [17]),
        .O(\csr_data_out_reg[31]_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[20]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [20]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [18]),
        .O(\csr_data_out_reg[31]_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[21]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [21]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [19]),
        .O(\csr_data_out_reg[31]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[22]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [22]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [20]),
        .O(\csr_data_out_reg[31]_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[23]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [23]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [21]),
        .O(\csr_data_out_reg[31]_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[24]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [24]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [22]),
        .O(\csr_data_out_reg[31]_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[25]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [25]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [23]),
        .O(\csr_data_out_reg[31]_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[26]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [26]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [24]),
        .O(\csr_data_out_reg[31]_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[27]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [27]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [25]),
        .O(\csr_data_out_reg[31]_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[28]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [28]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [26]),
        .O(\csr_data_out_reg[31]_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[29]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [29]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [27]),
        .O(\csr_data_out_reg[31]_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[2]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [2]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [0]),
        .O(\csr_data_out_reg[31]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[30]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [30]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [28]),
        .O(\csr_data_out_reg[31]_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[31]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [31]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [29]),
        .O(\csr_data_out_reg[31]_2 [29]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \mtvec_out[31]_i_2 
       (.I0(\mtvec[31]_i_2_n_0 ),
        .I1(\mtime_compare[31]_i_5_n_0 ),
        .I2(\mtime_compare[31]_i_4_n_0 ),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\csr_unit/mtvec_out1__4 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[3]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [3]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [1]),
        .O(\csr_data_out_reg[31]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[4]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [4]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [2]),
        .O(\csr_data_out_reg[31]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[5]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [5]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [3]),
        .O(\csr_data_out_reg[31]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[6]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [6]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [4]),
        .O(\csr_data_out_reg[31]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[7]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [7]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [5]),
        .O(\csr_data_out_reg[31]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[8]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [8]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [6]),
        .O(\csr_data_out_reg[31]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtvec_out[9]_i_1 
       (.I0(\csr_data_out_reg[31]_0 [9]),
        .I1(\csr_unit/mtvec_out1__4 ),
        .I2(\mtvec_out_reg[31] [7]),
        .O(\csr_data_out_reg[31]_2 [7]));
  FDRE \rd_addr_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [0]),
        .Q(\rd_addr_out_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [1]),
        .Q(\rd_addr_out_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [2]),
        .Q(\rd_addr_out_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [3]),
        .Q(\rd_addr_out_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \rd_addr_out_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_addr_out_reg[4]_1 [4]),
        .Q(\rd_addr_out_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \rd_data_out_reg[0] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [0]),
        .Q(\rd_data_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \rd_data_out_reg[10] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [10]),
        .Q(\rd_data_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \rd_data_out_reg[11] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [11]),
        .Q(\rd_data_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \rd_data_out_reg[12] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [12]),
        .Q(\rd_data_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \rd_data_out_reg[13] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [13]),
        .Q(\rd_data_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \rd_data_out_reg[14] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [14]),
        .Q(\rd_data_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \rd_data_out_reg[15] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [15]),
        .Q(\rd_data_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \rd_data_out_reg[16] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [16]),
        .Q(\rd_data_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \rd_data_out_reg[17] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [17]),
        .Q(\rd_data_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \rd_data_out_reg[18] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [18]),
        .Q(\rd_data_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \rd_data_out_reg[19] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [19]),
        .Q(\rd_data_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \rd_data_out_reg[1] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [1]),
        .Q(\rd_data_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \rd_data_out_reg[20] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [20]),
        .Q(\rd_data_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \rd_data_out_reg[21] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [21]),
        .Q(\rd_data_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \rd_data_out_reg[22] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [22]),
        .Q(\rd_data_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \rd_data_out_reg[23] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [23]),
        .Q(\rd_data_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \rd_data_out_reg[24] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [24]),
        .Q(\rd_data_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \rd_data_out_reg[25] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [25]),
        .Q(\rd_data_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \rd_data_out_reg[26] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [26]),
        .Q(\rd_data_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \rd_data_out_reg[27] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [27]),
        .Q(\rd_data_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \rd_data_out_reg[28] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [28]),
        .Q(\rd_data_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \rd_data_out_reg[29] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [29]),
        .Q(\rd_data_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \rd_data_out_reg[2] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [2]),
        .Q(\rd_data_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \rd_data_out_reg[30] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [30]),
        .Q(\rd_data_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \rd_data_out_reg[31] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [31]),
        .Q(\rd_data_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \rd_data_out_reg[3] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [3]),
        .Q(\rd_data_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \rd_data_out_reg[4] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [4]),
        .Q(\rd_data_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \rd_data_out_reg[5] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [5]),
        .Q(\rd_data_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \rd_data_out_reg[6] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [6]),
        .Q(\rd_data_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \rd_data_out_reg[7] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [7]),
        .Q(\rd_data_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \rd_data_out_reg[8] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [8]),
        .Q(\rd_data_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \rd_data_out_reg[9] 
       (.C(system_clk),
        .CE(\rd_data_out_reg[0]_0 ),
        .D(\rd_data_out_reg[31]_3 [9]),
        .Q(\rd_data_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE rd_write_out_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(mem_rd_write),
        .Q(wb_rd_write),
        .R(reset));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    read_data_out2_carry_i_3
       (.I0(wb_csr_address[3]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(wb_csr_address[4]),
        .I4(D[2]),
        .I5(wb_csr_address[5]),
        .O(\csr_addr_out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[0]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [0]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[10]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [10]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[12]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [12]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[14]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [14]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[16]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [16]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[19]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [19]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[1]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [1]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[22]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [22]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[24]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [24]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[25]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [25]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[26]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [26]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \read_data_out[29]_i_15 
       (.I0(\read_data_out[29]_i_12 [1]),
        .I1(stall_ex),
        .O(\csr_read_address_p_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \read_data_out[29]_i_17 
       (.I0(\read_data_out[29]_i_12 [3]),
        .I1(stall_ex),
        .O(\csr_read_address_p_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \read_data_out[29]_i_19 
       (.I0(\read_data_out[29]_i_12 [2]),
        .I1(stall_ex),
        .O(\csr_read_address_p_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \read_data_out[29]_i_2 
       (.I0(\csr_write_out_reg[1]_0 [0]),
        .I1(\csr_write_out_reg[1]_0 [1]),
        .I2(CO),
        .O(read_data_out1__0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[2]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [2]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[30]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [30]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[31]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [31]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[3]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [3]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[4]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [4]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[7]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [7]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_out[7]_i_30 
       (.I0(\read_data_out[29]_i_12 [0]),
        .I1(stall_ex),
        .I2(id_immediate),
        .O(\csr_read_address_p_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \read_data_out[8]_i_2 
       (.I0(\csr_data_out_reg[31]_0 [8]),
        .I1(CO),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(\csr_write_out_reg[1]_0 [0]),
        .O(\csr_data_out_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    registers_reg_r1_0_31_0_5_i_1
       (.I0(wb_rd_write),
        .I1(\rd_addr_out_reg[4]_0 [2]),
        .I2(\rd_addr_out_reg[4]_0 [4]),
        .I3(\rd_addr_out_reg[4]_0 [1]),
        .I4(\rd_addr_out_reg[4]_0 [0]),
        .I5(\rd_addr_out_reg[4]_0 [3]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs1_addr[0]_i_1 
       (.I0(\rs1_addr_reg[4] [0]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [0]),
        .O(ADDRA[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs1_addr[1]_i_1 
       (.I0(\rs1_addr_reg[4] [1]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [1]),
        .O(ADDRA[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs1_addr[2]_i_1 
       (.I0(\rs1_addr_reg[4] [2]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [2]),
        .O(ADDRA[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs1_addr[3]_i_1 
       (.I0(\rs1_addr_reg[4] [3]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [3]),
        .O(ADDRA[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs1_addr[4]_i_1 
       (.I0(\rs1_addr_reg[4] [4]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [4]),
        .O(ADDRA[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[0]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [0]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[0]),
        .O(\rd_data_out_reg[31]_2 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[10]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [10]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[10]),
        .O(\rd_data_out_reg[31]_2 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[11]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [11]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[11]),
        .O(\rd_data_out_reg[31]_2 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[12]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [12]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[12]),
        .O(\rd_data_out_reg[31]_2 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[13]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [13]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[13]),
        .O(\rd_data_out_reg[31]_2 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[14]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [14]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[14]),
        .O(\rd_data_out_reg[31]_2 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[15]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [15]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[15]),
        .O(\rd_data_out_reg[31]_2 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[16]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [16]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[16]),
        .O(\rd_data_out_reg[31]_2 [16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[17]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [17]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[17]),
        .O(\rd_data_out_reg[31]_2 [17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[18]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [18]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[18]),
        .O(\rd_data_out_reg[31]_2 [18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[19]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [19]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[19]),
        .O(\rd_data_out_reg[31]_2 [19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[1]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [1]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[1]),
        .O(\rd_data_out_reg[31]_2 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[20]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [20]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[20]),
        .O(\rd_data_out_reg[31]_2 [20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[21]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [21]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[21]),
        .O(\rd_data_out_reg[31]_2 [21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[22]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [22]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[22]),
        .O(\rd_data_out_reg[31]_2 [22]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[23]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [23]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[23]),
        .O(\rd_data_out_reg[31]_2 [23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[24]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [24]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[24]),
        .O(\rd_data_out_reg[31]_2 [24]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[25]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [25]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[25]),
        .O(\rd_data_out_reg[31]_2 [25]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[26]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [26]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[26]),
        .O(\rd_data_out_reg[31]_2 [26]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[27]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [27]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[27]),
        .O(\rd_data_out_reg[31]_2 [27]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[28]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [28]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[28]),
        .O(\rd_data_out_reg[31]_2 [28]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[29]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [29]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[29]),
        .O(\rd_data_out_reg[31]_2 [29]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[2]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [2]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[2]),
        .O(\rd_data_out_reg[31]_2 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[30]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [30]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[30]),
        .O(\rd_data_out_reg[31]_2 [30]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[31]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [31]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[31]),
        .O(\rd_data_out_reg[31]_2 [31]));
  LUT5 #(
    .INIT(32'h90090000)) 
    \rs1_data[31]_i_2 
       (.I0(\rd_addr_out_reg[4]_0 [0]),
        .I1(ADDRA[0]),
        .I2(ADDRA[1]),
        .I3(\rd_addr_out_reg[4]_0 [1]),
        .I4(\rs1_data[31]_i_3_n_0 ),
        .O(p_1_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rs1_data[31]_i_3 
       (.I0(\rd_addr_out_reg[4]_0 [3]),
        .I1(ADDRA[3]),
        .I2(ADDRA[4]),
        .I3(\rd_addr_out_reg[4]_0 [4]),
        .I4(ADDRA[2]),
        .I5(\rd_addr_out_reg[4]_0 [2]),
        .O(\rs1_data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[3]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [3]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[3]),
        .O(\rd_data_out_reg[31]_2 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[4]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [4]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[4]),
        .O(\rd_data_out_reg[31]_2 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[5]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [5]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[5]),
        .O(\rd_data_out_reg[31]_2 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[6]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [6]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[6]),
        .O(\rd_data_out_reg[31]_2 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[7]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [7]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[7]),
        .O(\rd_data_out_reg[31]_2 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[8]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [8]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[8]),
        .O(\rd_data_out_reg[31]_2 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs1_data[9]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [9]),
        .I1(p_1_out),
        .I2(p_0_in),
        .I3(p_1_out0_in[9]),
        .O(\rd_data_out_reg[31]_2 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs2_addr[0]_i_1 
       (.I0(\rs2_addr_reg[4] [0]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [5]),
        .O(\rs2_address_p_reg[4] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs2_addr[1]_i_1 
       (.I0(\rs2_addr_reg[4] [1]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [6]),
        .O(\rs2_address_p_reg[4] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs2_addr[2]_i_1 
       (.I0(\rs2_addr_reg[4] [2]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [7]),
        .O(\rs2_address_p_reg[4] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs2_addr[3]_i_1 
       (.I0(\rs2_addr_reg[4] [3]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [8]),
        .O(\rs2_address_p_reg[4] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rs2_addr[4]_i_1 
       (.I0(\rs2_addr_reg[4] [4]),
        .I1(stall_ex),
        .I2(\rs2_addr_reg[4]_0 [9]),
        .O(\rs2_address_p_reg[4] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[0]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [0]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[0]),
        .O(\rd_data_out_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[10]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [10]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[10]),
        .O(\rd_data_out_reg[31]_1 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[11]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [11]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[11]),
        .O(\rd_data_out_reg[31]_1 [11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[12]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [12]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[12]),
        .O(\rd_data_out_reg[31]_1 [12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[13]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [13]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[13]),
        .O(\rd_data_out_reg[31]_1 [13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[14]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [14]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[14]),
        .O(\rd_data_out_reg[31]_1 [14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[15]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [15]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[15]),
        .O(\rd_data_out_reg[31]_1 [15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[16]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [16]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[16]),
        .O(\rd_data_out_reg[31]_1 [16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[17]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [17]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[17]),
        .O(\rd_data_out_reg[31]_1 [17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[18]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [18]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[18]),
        .O(\rd_data_out_reg[31]_1 [18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[19]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [19]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[19]),
        .O(\rd_data_out_reg[31]_1 [19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[1]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [1]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[1]),
        .O(\rd_data_out_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[20]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [20]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[20]),
        .O(\rd_data_out_reg[31]_1 [20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[21]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [21]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[21]),
        .O(\rd_data_out_reg[31]_1 [21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[22]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [22]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[22]),
        .O(\rd_data_out_reg[31]_1 [22]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[23]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [23]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[23]),
        .O(\rd_data_out_reg[31]_1 [23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[24]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [24]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[24]),
        .O(\rd_data_out_reg[31]_1 [24]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[25]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [25]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[25]),
        .O(\rd_data_out_reg[31]_1 [25]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[26]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [26]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[26]),
        .O(\rd_data_out_reg[31]_1 [26]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[27]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [27]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[27]),
        .O(\rd_data_out_reg[31]_1 [27]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[28]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [28]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[28]),
        .O(\rd_data_out_reg[31]_1 [28]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[29]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [29]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[29]),
        .O(\rd_data_out_reg[31]_1 [29]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[2]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [2]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[2]),
        .O(\rd_data_out_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[30]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [30]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[30]),
        .O(\rd_data_out_reg[31]_1 [30]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[31]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [31]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[31]),
        .O(\rd_data_out_reg[31]_1 [31]));
  LUT5 #(
    .INIT(32'h90090000)) 
    \rs2_data[31]_i_2 
       (.I0(\rd_addr_out_reg[4]_0 [0]),
        .I1(\rs2_address_p_reg[4] [0]),
        .I2(\rs2_address_p_reg[4] [1]),
        .I3(\rd_addr_out_reg[4]_0 [1]),
        .I4(\rs2_data[31]_i_3_n_0 ),
        .O(\rs2_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rs2_data[31]_i_3 
       (.I0(\rd_addr_out_reg[4]_0 [3]),
        .I1(\rs2_address_p_reg[4] [3]),
        .I2(\rs2_address_p_reg[4] [4]),
        .I3(\rd_addr_out_reg[4]_0 [4]),
        .I4(\rs2_address_p_reg[4] [2]),
        .I5(\rd_addr_out_reg[4]_0 [2]),
        .O(\rs2_data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[3]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [3]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[3]),
        .O(\rd_data_out_reg[31]_1 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[4]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [4]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[4]),
        .O(\rd_data_out_reg[31]_1 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[5]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [5]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[5]),
        .O(\rd_data_out_reg[31]_1 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[6]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [6]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[6]),
        .O(\rd_data_out_reg[31]_1 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[7]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [7]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[7]),
        .O(\rd_data_out_reg[31]_1 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[8]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [8]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[8]),
        .O(\rd_data_out_reg[31]_1 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rs2_data[9]_i_1 
       (.I0(\rd_data_out_reg[31]_0 [9]),
        .I1(\rs2_data[31]_i_2_n_0 ),
        .I2(p_0_in),
        .I3(p_2_out[9]),
        .O(\rd_data_out_reg[31]_1 [9]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    software_interrupt_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\csr_addr_out_reg[2]_3 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \test_register[state][1]_i_1 
       (.I0(Q[2]),
        .I1(wb_csr_address[4]),
        .I2(Q[1]),
        .I3(\test_register[state][1]_i_2_n_0 ),
        .I4(\csr_addr_out_reg[8]_0 ),
        .O(\csr_addr_out_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \test_register[state][1]_i_2 
       (.I0(wb_csr_address[5]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\test_register[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h0000A800)) 
    \test_register[state][1]_i_3 
       (.I0(Q[5]),
        .I1(\csr_write_out_reg[1]_0 [0]),
        .I2(\csr_write_out_reg[1]_0 [1]),
        .I3(Q[6]),
        .I4(wb_csr_address[3]),
        .O(\csr_addr_out_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    timer_interrupt_i_1
       (.I0(timer_interrupt),
        .I1(timer_interrupt_reg_0),
        .I2(\rd_data_out_reg[0]_0 ),
        .I3(timer_interrupt_i_2_n_0),
        .I4(timer_interrupt_i_3_n_0),
        .I5(\mtime_compare[31]_i_5_n_0 ),
        .O(timer_interrupt_reg));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    timer_interrupt_i_2
       (.I0(Q[6]),
        .I1(\csr_write_out_reg[1]_0 [1]),
        .I2(\csr_write_out_reg[1]_0 [0]),
        .I3(Q[5]),
        .O(timer_interrupt_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    timer_interrupt_i_3
       (.I0(wb_csr_address[5]),
        .I1(Q[0]),
        .I2(wb_csr_address[4]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(timer_interrupt_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][1]_i_1 
       (.I0(\wb_outputs_reg[dat][4] [0]),
        .I1(\wb_outputs_reg[dat][1] ),
        .I2(\rs2_data_reg[4] [0]),
        .O(\dmem_data_out_p_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][2]_i_1 
       (.I0(\wb_outputs_reg[dat][4] [1]),
        .I1(\wb_outputs_reg[dat][1] ),
        .I2(\rs2_data_reg[4] [1]),
        .O(\dmem_data_out_p_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][3]_i_1 
       (.I0(\wb_outputs_reg[dat][4] [2]),
        .I1(\wb_outputs_reg[dat][1] ),
        .I2(\rs2_data_reg[4] [2]),
        .O(\dmem_data_out_p_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_outputs[dat][4]_i_1 
       (.I0(\wb_outputs_reg[dat][4] [3]),
        .I1(\wb_outputs_reg[dat][1] ),
        .I2(\rs2_data_reg[4] [3]),
        .O(\dmem_data_out_p_reg[4] [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_toplevel
   (\wb_outputs_reg[dat][0] ,
    memory_reg_3_0_0,
    memory_reg_1_0_0,
    memory_reg_3_0_1,
    memory_reg_1_0_1,
    memory_reg_3_0_2,
    memory_reg_1_0_2,
    memory_reg_3_0_3,
    memory_reg_1_0_3,
    memory_reg_3_0_4,
    memory_reg_1_0_4,
    memory_reg_3_0_5,
    memory_reg_1_0_5,
    memory_reg_3_0_6,
    memory_reg_1_0_6,
    memory_reg_3_0_7,
    memory_reg_1_0_7,
    \FSM_sequential_state_reg[1]_rep__0 ,
    \FSM_sequential_state_reg[1]_rep__0_0 ,
    \intercon_peripheral_reg[0]_0 ,
    \intercon_peripheral_reg[0]_1 ,
    \intercon_peripheral_reg[0]_2 ,
    \intercon_peripheral_reg[0]_3 ,
    \intercon_peripheral_reg[0]_4 ,
    \intercon_peripheral_reg[0]_5 ,
    \intercon_peripheral_reg[0]_6 ,
    \intercon_peripheral_reg[0]_7 ,
    memory_reg_2_0_0,
    memory_reg_2_0_1,
    memory_reg_2_0_2,
    memory_reg_2_0_3,
    memory_reg_2_0_4,
    memory_reg_2_0_5,
    memory_reg_2_0_6,
    memory_reg_2_0_7,
    read_ack_reg,
    \wb_outputs_reg[stb] ,
    \wb_outputs_reg[cyc] ,
    p_2_in,
    processor_adr_out_o,
    processor_sel_out_o,
    doutb,
    uart0_txd,
    uart1_txd,
    gpio_pins,
    reset_n,
    clk,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    uart0_rxd,
    uart1_rxd);
  output \wb_outputs_reg[dat][0] ;
  output memory_reg_3_0_0;
  output memory_reg_1_0_0;
  output memory_reg_3_0_1;
  output memory_reg_1_0_1;
  output memory_reg_3_0_2;
  output memory_reg_1_0_2;
  output memory_reg_3_0_3;
  output memory_reg_1_0_3;
  output memory_reg_3_0_4;
  output memory_reg_1_0_4;
  output memory_reg_3_0_5;
  output memory_reg_1_0_5;
  output memory_reg_3_0_6;
  output memory_reg_1_0_6;
  output memory_reg_3_0_7;
  output memory_reg_1_0_7;
  output \FSM_sequential_state_reg[1]_rep__0 ;
  output \FSM_sequential_state_reg[1]_rep__0_0 ;
  output \intercon_peripheral_reg[0]_0 ;
  output \intercon_peripheral_reg[0]_1 ;
  output \intercon_peripheral_reg[0]_2 ;
  output \intercon_peripheral_reg[0]_3 ;
  output \intercon_peripheral_reg[0]_4 ;
  output \intercon_peripheral_reg[0]_5 ;
  output \intercon_peripheral_reg[0]_6 ;
  output \intercon_peripheral_reg[0]_7 ;
  output memory_reg_2_0_0;
  output memory_reg_2_0_1;
  output memory_reg_2_0_2;
  output memory_reg_2_0_3;
  output memory_reg_2_0_4;
  output memory_reg_2_0_5;
  output memory_reg_2_0_6;
  output memory_reg_2_0_7;
  output read_ack_reg;
  output \wb_outputs_reg[stb] ;
  output \wb_outputs_reg[cyc] ;
  output [30:0]p_2_in;
  output [30:0]processor_adr_out_o;
  output [3:0]processor_sel_out_o;
  output [31:0]doutb;
  output uart0_txd;
  output uart1_txd;
  inout [11:0]gpio_pins;
  input reset_n;
  input clk;
  input clkb;
  input enb;
  input [3:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  input uart0_rxd;
  input uart1_rxd;

  wire \FSM_sequential_state_reg[1]_rep__0 ;
  wire \FSM_sequential_state_reg[1]_rep__0_0 ;
  wire ack;
  wire ack0;
  wire ack_0;
  wire ack_1;
  wire [11:0]addrb;
  wire aee_ram_n_1;
  wire aee_ram_n_10;
  wire aee_ram_n_11;
  wire aee_ram_n_12;
  wire aee_ram_n_13;
  wire aee_ram_n_14;
  wire aee_ram_n_15;
  wire aee_ram_n_16;
  wire aee_ram_n_17;
  wire aee_ram_n_18;
  wire aee_ram_n_19;
  wire aee_ram_n_2;
  wire aee_ram_n_20;
  wire aee_ram_n_21;
  wire aee_ram_n_22;
  wire aee_ram_n_23;
  wire aee_ram_n_24;
  wire aee_ram_n_25;
  wire aee_ram_n_26;
  wire aee_ram_n_27;
  wire aee_ram_n_28;
  wire aee_ram_n_29;
  wire aee_ram_n_3;
  wire aee_ram_n_30;
  wire aee_ram_n_31;
  wire aee_ram_n_32;
  wire aee_ram_n_33;
  wire aee_ram_n_34;
  wire aee_ram_n_4;
  wire aee_ram_n_5;
  wire aee_ram_n_6;
  wire aee_ram_n_7;
  wire aee_ram_n_8;
  wire aee_ram_n_9;
  wire aee_rom_n_62;
  wire aee_rom_n_63;
  wire aee_rom_n_64;
  wire cancel_fetch_i_1_n_0;
  wire clk;
  wire clkb;
  wire compare;
  wire counter1;
  wire [31:0]counter_reg;
  wire [31:0]counter_reg_3;
  wire \csr_unit/timer_interrupt1__0 ;
  wire ctrl_run;
  wire [31:0]dinb;
  wire direction_register;
  wire [1:0]\dmem_if/state ;
  wire \dmem_if_inputs[ack] ;
  wire \dmem_if_outputs[we] ;
  wire dmem_read_ack;
  wire dmem_write_req;
  wire [31:0]doutb;
  wire enb;
  wire \execute/p_0_in10_in ;
  wire \execute/p_0_in12_in ;
  wire \fetch/cancel_fetch ;
  wire \fetch/pc11_out ;
  wire [11:0]gpio_dat_out;
  wire [11:0]gpio_pins;
  wire \icache_enabled.icache/cache_hit ;
  wire ie;
  wire ie1;
  wire ie1_i_1_n_0;
  wire ie_i_1_n_0;
  wire imem_ack;
  wire intercon_busy;
  wire [31:12]intercon_dat_out;
  wire intercon_error_n_1;
  wire intercon_error_n_100;
  wire intercon_error_n_101;
  wire intercon_error_n_102;
  wire intercon_error_n_103;
  wire intercon_error_n_104;
  wire intercon_error_n_105;
  wire intercon_error_n_106;
  wire intercon_error_n_107;
  wire intercon_error_n_108;
  wire intercon_error_n_109;
  wire intercon_error_n_110;
  wire intercon_error_n_111;
  wire intercon_error_n_112;
  wire intercon_error_n_113;
  wire intercon_error_n_114;
  wire intercon_error_n_115;
  wire intercon_error_n_116;
  wire intercon_error_n_117;
  wire intercon_error_n_118;
  wire intercon_error_n_119;
  wire intercon_error_n_120;
  wire intercon_error_n_121;
  wire intercon_error_n_122;
  wire intercon_error_n_123;
  wire intercon_error_n_2;
  wire intercon_error_n_23;
  wire intercon_error_n_24;
  wire intercon_error_n_25;
  wire intercon_error_n_26;
  wire intercon_error_n_27;
  wire intercon_error_n_28;
  wire intercon_error_n_29;
  wire intercon_error_n_30;
  wire intercon_error_n_31;
  wire intercon_error_n_32;
  wire intercon_error_n_33;
  wire intercon_error_n_64;
  wire intercon_error_n_68;
  wire intercon_error_n_69;
  wire intercon_error_n_70;
  wire intercon_error_n_71;
  wire intercon_error_n_72;
  wire intercon_error_n_73;
  wire intercon_error_n_74;
  wire intercon_error_n_75;
  wire intercon_error_n_76;
  wire intercon_error_n_77;
  wire intercon_error_n_78;
  wire intercon_error_n_79;
  wire intercon_error_n_80;
  wire intercon_error_n_81;
  wire intercon_error_n_82;
  wire intercon_error_n_83;
  wire intercon_error_n_84;
  wire intercon_error_n_85;
  wire intercon_error_n_86;
  wire intercon_error_n_87;
  wire intercon_error_n_88;
  wire intercon_error_n_89;
  wire intercon_error_n_90;
  wire intercon_error_n_91;
  wire intercon_error_n_92;
  wire intercon_error_n_93;
  wire intercon_error_n_94;
  wire intercon_error_n_95;
  wire intercon_error_n_96;
  wire intercon_error_n_97;
  wire intercon_error_n_98;
  wire intercon_error_n_99;
  wire \intercon_peripheral_reg[0]_0 ;
  wire \intercon_peripheral_reg[0]_1 ;
  wire \intercon_peripheral_reg[0]_2 ;
  wire \intercon_peripheral_reg[0]_3 ;
  wire \intercon_peripheral_reg[0]_4 ;
  wire \intercon_peripheral_reg[0]_5 ;
  wire \intercon_peripheral_reg[0]_6 ;
  wire \intercon_peripheral_reg[0]_7 ;
  wire \intercon_peripheral_reg_n_0_[0] ;
  wire \intercon_peripheral_reg_n_0_[1] ;
  wire \intercon_peripheral_reg_n_0_[2] ;
  wire \intercon_peripheral_reg_n_0_[3] ;
  wire [4:2]irq_array;
  wire main_memory_n_1;
  wire main_memory_n_26;
  wire main_memory_n_27;
  wire main_memory_n_28;
  wire main_memory_n_29;
  wire main_memory_n_30;
  wire main_memory_n_31;
  wire main_memory_n_32;
  wire main_memory_n_33;
  wire main_memory_n_34;
  wire [2:1]mem_mem_op;
  wire mem_r_ack_i_1_n_0;
  wire memory_reg_1_0_0;
  wire memory_reg_1_0_1;
  wire memory_reg_1_0_2;
  wire memory_reg_1_0_3;
  wire memory_reg_1_0_4;
  wire memory_reg_1_0_5;
  wire memory_reg_1_0_6;
  wire memory_reg_1_0_7;
  wire memory_reg_2_0_0;
  wire memory_reg_2_0_1;
  wire memory_reg_2_0_2;
  wire memory_reg_2_0_3;
  wire memory_reg_2_0_4;
  wire memory_reg_2_0_5;
  wire memory_reg_2_0_6;
  wire memory_reg_2_0_7;
  wire memory_reg_3_0_0;
  wire memory_reg_3_0_1;
  wire memory_reg_3_0_2;
  wire memory_reg_3_0_3;
  wire memory_reg_3_0_4;
  wire memory_reg_3_0_5;
  wire memory_reg_3_0_6;
  wire memory_reg_3_0_7;
  wire output_register;
  wire p_0_in;
  wire [2:2]p_0_in3_in;
  wire [2:2]p_0_in3_in__0;
  wire [30:0]p_2_in;
  wire p_2_in_2;
  wire [31:1]plusOp_0;
  wire [1:0]prev_error_access;
  wire [30:0]processor_adr_out_o;
  wire processor_n_100;
  wire processor_n_101;
  wire processor_n_102;
  wire processor_n_103;
  wire processor_n_104;
  wire processor_n_105;
  wire processor_n_106;
  wire processor_n_107;
  wire processor_n_108;
  wire processor_n_109;
  wire processor_n_110;
  wire processor_n_111;
  wire processor_n_112;
  wire processor_n_113;
  wire processor_n_114;
  wire processor_n_115;
  wire processor_n_116;
  wire processor_n_118;
  wire processor_n_119;
  wire processor_n_122;
  wire processor_n_123;
  wire processor_n_124;
  wire processor_n_125;
  wire processor_n_126;
  wire processor_n_127;
  wire processor_n_128;
  wire processor_n_131;
  wire processor_n_132;
  wire processor_n_133;
  wire processor_n_134;
  wire processor_n_135;
  wire processor_n_136;
  wire processor_n_138;
  wire processor_n_139;
  wire processor_n_140;
  wire processor_n_141;
  wire processor_n_142;
  wire processor_n_143;
  wire processor_n_144;
  wire processor_n_145;
  wire processor_n_146;
  wire processor_n_147;
  wire processor_n_148;
  wire processor_n_149;
  wire processor_n_150;
  wire processor_n_151;
  wire processor_n_152;
  wire processor_n_153;
  wire processor_n_154;
  wire processor_n_155;
  wire processor_n_156;
  wire processor_n_157;
  wire processor_n_158;
  wire processor_n_159;
  wire processor_n_160;
  wire processor_n_161;
  wire processor_n_162;
  wire processor_n_163;
  wire processor_n_164;
  wire processor_n_165;
  wire processor_n_166;
  wire processor_n_167;
  wire processor_n_168;
  wire processor_n_169;
  wire processor_n_170;
  wire processor_n_171;
  wire processor_n_172;
  wire processor_n_173;
  wire processor_n_174;
  wire processor_n_175;
  wire processor_n_176;
  wire processor_n_177;
  wire processor_n_178;
  wire processor_n_179;
  wire processor_n_180;
  wire processor_n_181;
  wire processor_n_182;
  wire processor_n_183;
  wire processor_n_184;
  wire processor_n_185;
  wire processor_n_186;
  wire processor_n_187;
  wire processor_n_188;
  wire processor_n_189;
  wire processor_n_190;
  wire processor_n_191;
  wire processor_n_192;
  wire processor_n_193;
  wire processor_n_194;
  wire processor_n_195;
  wire processor_n_196;
  wire processor_n_197;
  wire processor_n_198;
  wire processor_n_199;
  wire processor_n_200;
  wire processor_n_201;
  wire processor_n_202;
  wire processor_n_203;
  wire processor_n_205;
  wire processor_n_206;
  wire processor_n_207;
  wire processor_n_208;
  wire processor_n_209;
  wire processor_n_210;
  wire processor_n_211;
  wire processor_n_212;
  wire processor_n_213;
  wire processor_n_214;
  wire processor_n_215;
  wire processor_n_216;
  wire processor_n_217;
  wire processor_n_219;
  wire processor_n_220;
  wire processor_n_221;
  wire processor_n_254;
  wire processor_n_255;
  wire processor_n_256;
  wire processor_n_257;
  wire processor_n_259;
  wire processor_n_260;
  wire processor_n_261;
  wire processor_n_263;
  wire processor_n_264;
  wire processor_n_266;
  wire processor_n_268;
  wire processor_n_284;
  wire processor_n_285;
  wire processor_n_286;
  wire processor_n_287;
  wire processor_n_288;
  wire processor_n_289;
  wire processor_n_290;
  wire processor_n_291;
  wire processor_n_292;
  wire processor_n_293;
  wire processor_n_294;
  wire processor_n_296;
  wire processor_n_297;
  wire processor_n_300;
  wire processor_n_301;
  wire processor_n_302;
  wire processor_n_312;
  wire processor_n_313;
  wire processor_n_316;
  wire processor_n_317;
  wire processor_n_318;
  wire processor_n_319;
  wire processor_n_320;
  wire processor_n_321;
  wire processor_n_322;
  wire processor_n_323;
  wire processor_n_324;
  wire processor_n_325;
  wire processor_n_326;
  wire processor_n_327;
  wire processor_n_328;
  wire processor_n_329;
  wire processor_n_330;
  wire processor_n_331;
  wire processor_n_332;
  wire processor_n_333;
  wire processor_n_334;
  wire processor_n_335;
  wire processor_n_336;
  wire processor_n_337;
  wire processor_n_338;
  wire processor_n_339;
  wire processor_n_340;
  wire processor_n_341;
  wire processor_n_342;
  wire processor_n_343;
  wire processor_n_344;
  wire processor_n_345;
  wire processor_n_346;
  wire processor_n_347;
  wire processor_n_348;
  wire processor_n_349;
  wire processor_n_350;
  wire processor_n_351;
  wire processor_n_352;
  wire processor_n_353;
  wire processor_n_354;
  wire processor_n_355;
  wire processor_n_356;
  wire processor_n_357;
  wire processor_n_358;
  wire processor_n_359;
  wire processor_n_360;
  wire processor_n_361;
  wire processor_n_362;
  wire processor_n_363;
  wire processor_n_364;
  wire processor_n_365;
  wire processor_n_366;
  wire processor_n_367;
  wire processor_n_368;
  wire processor_n_369;
  wire processor_n_370;
  wire processor_n_371;
  wire processor_n_372;
  wire processor_n_373;
  wire processor_n_374;
  wire processor_n_375;
  wire processor_n_376;
  wire processor_n_377;
  wire processor_n_378;
  wire processor_n_379;
  wire processor_n_380;
  wire processor_n_381;
  wire processor_n_382;
  wire processor_n_383;
  wire processor_n_384;
  wire processor_n_385;
  wire processor_n_386;
  wire processor_n_387;
  wire processor_n_388;
  wire processor_n_392;
  wire processor_n_393;
  wire processor_n_394;
  wire processor_n_395;
  wire processor_n_397;
  wire processor_n_398;
  wire processor_n_399;
  wire processor_n_400;
  wire processor_n_409;
  wire processor_n_410;
  wire processor_n_411;
  wire processor_n_412;
  wire processor_n_413;
  wire processor_n_414;
  wire processor_n_415;
  wire processor_n_416;
  wire processor_n_417;
  wire processor_n_418;
  wire processor_n_419;
  wire processor_n_420;
  wire processor_n_421;
  wire processor_n_422;
  wire processor_n_423;
  wire processor_n_424;
  wire processor_n_425;
  wire processor_n_426;
  wire processor_n_427;
  wire processor_n_428;
  wire processor_n_429;
  wire processor_n_430;
  wire processor_n_431;
  wire processor_n_432;
  wire processor_n_433;
  wire processor_n_434;
  wire processor_n_435;
  wire processor_n_436;
  wire processor_n_437;
  wire processor_n_438;
  wire processor_n_439;
  wire processor_n_44;
  wire processor_n_440;
  wire processor_n_441;
  wire processor_n_442;
  wire processor_n_443;
  wire processor_n_444;
  wire processor_n_445;
  wire processor_n_446;
  wire processor_n_447;
  wire processor_n_448;
  wire processor_n_449;
  wire processor_n_45;
  wire processor_n_450;
  wire processor_n_451;
  wire processor_n_452;
  wire processor_n_453;
  wire processor_n_454;
  wire processor_n_455;
  wire processor_n_456;
  wire processor_n_457;
  wire processor_n_458;
  wire processor_n_459;
  wire processor_n_46;
  wire processor_n_460;
  wire processor_n_461;
  wire processor_n_462;
  wire processor_n_463;
  wire processor_n_464;
  wire processor_n_465;
  wire processor_n_466;
  wire processor_n_467;
  wire processor_n_468;
  wire processor_n_469;
  wire processor_n_470;
  wire processor_n_471;
  wire processor_n_472;
  wire processor_n_473;
  wire processor_n_474;
  wire processor_n_475;
  wire processor_n_476;
  wire processor_n_477;
  wire processor_n_478;
  wire processor_n_479;
  wire processor_n_480;
  wire processor_n_481;
  wire processor_n_482;
  wire processor_n_483;
  wire processor_n_484;
  wire processor_n_485;
  wire processor_n_486;
  wire processor_n_487;
  wire processor_n_488;
  wire processor_n_489;
  wire processor_n_490;
  wire processor_n_491;
  wire processor_n_492;
  wire processor_n_493;
  wire processor_n_494;
  wire processor_n_495;
  wire processor_n_496;
  wire processor_n_497;
  wire processor_n_498;
  wire processor_n_499;
  wire processor_n_500;
  wire processor_n_501;
  wire processor_n_502;
  wire processor_n_503;
  wire processor_n_504;
  wire processor_n_505;
  wire processor_n_506;
  wire processor_n_507;
  wire processor_n_508;
  wire processor_n_509;
  wire processor_n_510;
  wire processor_n_511;
  wire processor_n_512;
  wire processor_n_513;
  wire processor_n_514;
  wire processor_n_515;
  wire processor_n_516;
  wire processor_n_517;
  wire processor_n_518;
  wire processor_n_519;
  wire processor_n_52;
  wire processor_n_520;
  wire processor_n_521;
  wire processor_n_522;
  wire processor_n_523;
  wire processor_n_524;
  wire processor_n_525;
  wire processor_n_526;
  wire processor_n_527;
  wire processor_n_528;
  wire processor_n_529;
  wire processor_n_53;
  wire processor_n_530;
  wire processor_n_531;
  wire processor_n_532;
  wire processor_n_533;
  wire processor_n_534;
  wire processor_n_535;
  wire processor_n_536;
  wire processor_n_537;
  wire processor_n_538;
  wire processor_n_539;
  wire processor_n_54;
  wire processor_n_540;
  wire processor_n_541;
  wire processor_n_542;
  wire processor_n_543;
  wire processor_n_544;
  wire processor_n_545;
  wire processor_n_546;
  wire processor_n_547;
  wire processor_n_548;
  wire processor_n_55;
  wire processor_n_56;
  wire processor_n_57;
  wire processor_n_58;
  wire processor_n_59;
  wire processor_n_60;
  wire processor_n_61;
  wire processor_n_62;
  wire processor_n_63;
  wire processor_n_64;
  wire processor_n_65;
  wire processor_n_66;
  wire processor_n_67;
  wire processor_n_68;
  wire processor_n_69;
  wire processor_n_70;
  wire processor_n_71;
  wire processor_n_72;
  wire processor_n_73;
  wire processor_n_74;
  wire processor_n_75;
  wire processor_n_76;
  wire processor_n_77;
  wire processor_n_78;
  wire processor_n_79;
  wire processor_n_80;
  wire processor_n_81;
  wire processor_n_82;
  wire processor_n_83;
  wire processor_n_84;
  wire processor_n_85;
  wire processor_n_86;
  wire processor_n_87;
  wire processor_n_88;
  wire processor_n_89;
  wire processor_n_90;
  wire processor_n_91;
  wire processor_n_92;
  wire processor_n_93;
  wire processor_n_94;
  wire processor_n_95;
  wire processor_n_96;
  wire processor_n_97;
  wire processor_n_98;
  wire processor_n_99;
  wire [3:0]processor_sel_out_o;
  wire \rd_data_out[31]_i_3_n_0 ;
  wire read_ack_reg;
  wire [30:0]read_data;
  wire reset;
  wire reset_controller_n_0;
  wire reset_controller_n_1;
  wire reset_controller_n_2;
  wire reset_controller_n_3;
  wire reset_controller_n_4;
  wire reset_controller_n_5;
  wire reset_n;
  wire [7:3]sample_clk_divisor__0;
  wire sel;
  wire send_buffer_input;
  wire software_interrupt;
  wire software_interrupt_i_1_n_0;
  wire system_clk;
  wire system_clk_locked;
  wire timer0_n_100;
  wire timer0_n_101;
  wire timer0_n_102;
  wire timer0_n_103;
  wire timer0_n_104;
  wire timer0_n_105;
  wire timer0_n_106;
  wire timer0_n_107;
  wire timer0_n_108;
  wire timer0_n_109;
  wire timer0_n_110;
  wire timer0_n_111;
  wire timer0_n_112;
  wire timer0_n_113;
  wire timer0_n_114;
  wire timer0_n_115;
  wire timer0_n_116;
  wire timer0_n_117;
  wire timer0_n_118;
  wire timer0_n_119;
  wire timer0_n_120;
  wire timer0_n_121;
  wire timer0_n_122;
  wire timer0_n_123;
  wire timer0_n_124;
  wire timer0_n_125;
  wire timer0_n_126;
  wire timer0_n_127;
  wire timer0_n_128;
  wire timer0_n_129;
  wire timer0_n_65;
  wire timer0_n_66;
  wire timer0_n_67;
  wire timer0_n_68;
  wire timer0_n_69;
  wire timer0_n_70;
  wire timer0_n_71;
  wire timer0_n_72;
  wire timer0_n_73;
  wire timer0_n_74;
  wire timer0_n_75;
  wire timer0_n_76;
  wire timer0_n_77;
  wire timer0_n_78;
  wire timer0_n_79;
  wire timer0_n_80;
  wire timer0_n_81;
  wire timer0_n_82;
  wire timer0_n_83;
  wire timer0_n_84;
  wire timer0_n_85;
  wire timer0_n_86;
  wire timer0_n_87;
  wire timer0_n_88;
  wire timer0_n_89;
  wire timer0_n_90;
  wire timer0_n_91;
  wire timer0_n_92;
  wire timer0_n_93;
  wire timer0_n_94;
  wire timer0_n_95;
  wire timer0_n_96;
  wire timer0_n_97;
  wire timer0_n_98;
  wire timer0_n_99;
  wire timer1_n_100;
  wire timer1_n_101;
  wire timer1_n_102;
  wire timer1_n_103;
  wire timer1_n_104;
  wire timer1_n_105;
  wire timer1_n_106;
  wire timer1_n_107;
  wire timer1_n_108;
  wire timer1_n_109;
  wire timer1_n_110;
  wire timer1_n_111;
  wire timer1_n_112;
  wire timer1_n_113;
  wire timer1_n_114;
  wire timer1_n_115;
  wire timer1_n_116;
  wire timer1_n_117;
  wire timer1_n_118;
  wire timer1_n_119;
  wire timer1_n_120;
  wire timer1_n_121;
  wire timer1_n_122;
  wire timer1_n_123;
  wire timer1_n_124;
  wire timer1_n_125;
  wire timer1_n_126;
  wire timer1_n_127;
  wire timer1_n_128;
  wire timer1_n_129;
  wire timer1_n_130;
  wire timer1_n_32;
  wire timer1_n_33;
  wire timer1_n_34;
  wire timer1_n_35;
  wire timer1_n_36;
  wire timer1_n_37;
  wire timer1_n_38;
  wire timer1_n_39;
  wire timer1_n_40;
  wire timer1_n_41;
  wire timer1_n_42;
  wire timer1_n_43;
  wire timer1_n_44;
  wire timer1_n_45;
  wire timer1_n_46;
  wire timer1_n_47;
  wire timer1_n_48;
  wire timer1_n_49;
  wire timer1_n_50;
  wire timer1_n_51;
  wire timer1_n_52;
  wire timer1_n_53;
  wire timer1_n_54;
  wire timer1_n_55;
  wire timer1_n_56;
  wire timer1_n_57;
  wire timer1_n_58;
  wire timer1_n_59;
  wire timer1_n_60;
  wire timer1_n_61;
  wire timer1_n_62;
  wire timer1_n_63;
  wire timer1_n_64;
  wire timer1_n_66;
  wire timer1_n_75;
  wire timer1_n_76;
  wire timer1_n_77;
  wire timer1_n_78;
  wire timer1_n_79;
  wire timer1_n_80;
  wire timer1_n_81;
  wire timer1_n_82;
  wire timer1_n_83;
  wire timer1_n_84;
  wire timer1_n_85;
  wire timer1_n_86;
  wire timer1_n_87;
  wire timer1_n_88;
  wire timer1_n_89;
  wire timer1_n_90;
  wire timer1_n_91;
  wire timer1_n_92;
  wire timer1_n_93;
  wire timer1_n_94;
  wire timer1_n_95;
  wire timer1_n_96;
  wire timer1_n_97;
  wire timer1_n_98;
  wire timer1_n_99;
  wire timer_clk;
  wire uart0_n_0;
  wire uart0_n_1;
  wire uart0_n_15;
  wire uart0_n_16;
  wire uart0_n_17;
  wire uart0_n_18;
  wire uart0_n_19;
  wire uart0_n_20;
  wire uart0_n_21;
  wire uart0_n_22;
  wire uart0_n_23;
  wire uart0_n_24;
  wire uart0_n_25;
  wire uart0_n_26;
  wire uart0_n_27;
  wire uart0_n_28;
  wire uart0_n_29;
  wire uart0_n_3;
  wire uart0_n_4;
  wire uart0_n_5;
  wire uart0_n_6;
  wire uart0_n_8;
  wire uart0_n_9;
  wire uart0_rxd;
  wire uart0_txd;
  wire uart1_n_0;
  wire uart1_n_1;
  wire uart1_n_10;
  wire uart1_n_11;
  wire uart1_n_12;
  wire uart1_n_13;
  wire uart1_n_14;
  wire uart1_n_15;
  wire uart1_n_16;
  wire uart1_n_17;
  wire uart1_n_18;
  wire uart1_n_19;
  wire uart1_n_2;
  wire uart1_n_20;
  wire uart1_n_21;
  wire uart1_n_22;
  wire uart1_n_23;
  wire uart1_n_24;
  wire uart1_n_25;
  wire uart1_n_26;
  wire uart1_n_27;
  wire uart1_n_28;
  wire uart1_n_29;
  wire uart1_n_3;
  wire uart1_n_30;
  wire uart1_n_31;
  wire uart1_n_32;
  wire uart1_n_5;
  wire uart1_n_6;
  wire uart1_n_7;
  wire uart1_n_9;
  wire uart1_rxd;
  wire uart1_txd;
  wire \wb_exception_context[ie1] ;
  wire \wb_exception_context[ie] ;
  wire \wb_outputs[we]_i_1_n_0 ;
  wire [1:0]\wb_outputs_reg[adr] ;
  wire \wb_outputs_reg[cyc] ;
  wire [31:0]\wb_outputs_reg[dat] ;
  wire \wb_outputs_reg[dat]_0_sn_1 ;
  wire \wb_outputs_reg[stb] ;
  wire [3:0]web;
  wire [31:2]write_error_data;
  wire [2:2]write_error_sel;

  assign \wb_outputs_reg[dat][0]  = \wb_outputs_reg[dat]_0_sn_1 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_memory aee_ram
       (.ADDRBWRADDR({processor_n_409,processor_n_410,processor_n_411,processor_n_412,processor_n_413,processor_n_414,processor_n_415,processor_n_416,processor_n_417,processor_n_418,processor_n_419,\FSM_sequential_state_reg[1]_rep__0_0 }),
        .D({processor_n_525,processor_n_526,processor_n_527}),
        .Q({intercon_dat_out[30:21],intercon_dat_out[19:12]}),
        .douta({read_data[30:21],read_data[19:12]}),
        .\intercon_peripheral_reg[2] (aee_ram_n_20),
        .memory_reg_0_0(processor_adr_out_o[4]),
        .memory_reg_1_0(aee_ram_n_2),
        .memory_reg_1_1(aee_ram_n_3),
        .memory_reg_1_2(aee_ram_n_4),
        .memory_reg_1_3(aee_ram_n_5),
        .memory_reg_2_0(aee_ram_n_6),
        .memory_reg_2_1(aee_ram_n_7),
        .memory_reg_2_2(aee_ram_n_8),
        .memory_reg_2_3(aee_ram_n_9),
        .memory_reg_2_4(aee_ram_n_10),
        .memory_reg_2_5(aee_ram_n_11),
        .memory_reg_2_6(aee_ram_n_12),
        .memory_reg_3_0(aee_ram_n_13),
        .memory_reg_3_1(aee_ram_n_14),
        .memory_reg_3_2(aee_ram_n_15),
        .memory_reg_3_3(aee_ram_n_16),
        .memory_reg_3_4(aee_ram_n_17),
        .memory_reg_3_5(aee_ram_n_18),
        .memory_reg_3_6(aee_ram_n_19),
        .memory_reg_3_7(processor_n_203),
        .memory_reg_3_8(processor_n_202),
        .memory_reg_3_9({processor_n_511,processor_n_512,processor_n_513,processor_n_514,processor_n_515,processor_n_516,processor_n_517,processor_n_518,processor_n_519,processor_n_520}),
        .p_0_in3_in(p_0_in3_in),
        .p_1_in({processor_n_533,processor_n_534,processor_n_535,processor_n_536}),
        .p_2_in({p_2_in,\wb_outputs_reg[dat]_0_sn_1 }),
        .\processor_dat_in_o[12] (\intercon_peripheral_reg_n_0_[0] ),
        .\processor_dat_in_o[12]_0 (\intercon_peripheral_reg_n_0_[1] ),
        .read_ack_reg_0(aee_ram_n_1),
        .read_ack_reg_1(processor_n_385),
        .read_ack_reg_2(\intercon_peripheral_reg_n_0_[2] ),
        .read_ack_reg_3(\intercon_peripheral_reg_n_0_[3] ),
        .reset(reset),
        .state_reg_0(processor_n_365),
        .system_clk(system_clk),
        .wb_dat_out0_out({aee_ram_n_21,aee_ram_n_22,aee_ram_n_23,aee_ram_n_24,aee_ram_n_25,aee_ram_n_26,aee_ram_n_27,aee_ram_n_28,aee_ram_n_29,aee_ram_n_30,aee_ram_n_31,aee_ram_n_32,aee_ram_n_33,aee_ram_n_34}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aee_rom_wrapper aee_rom
       (.D({processor_n_525,processor_n_526}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (aee_rom_n_63),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (aee_rom_n_64),
        .Q({intercon_dat_out[31],intercon_dat_out[20]}),
        .ack0(ack0),
        .ack_reg_0(aee_rom_n_62),
        .addra({processor_n_207,processor_n_208,processor_n_209,processor_n_210,processor_n_211,processor_n_212,processor_n_213,processor_n_214,processor_n_215,processor_n_216,processor_n_217,\FSM_sequential_state_reg[1]_rep__0_0 }),
        .addrb(addrb),
        .clkb(clkb),
        .dinb(dinb),
        .douta({read_data[30:21],read_data[19:0]}),
        .doutb(doutb),
        .enb(enb),
        .processor_ack_in_o_INST_0_i_1(processor_n_264),
        .processor_ack_in_o_INST_0_i_1_0(\intercon_peripheral_reg_n_0_[3] ),
        .processor_ack_in_o_INST_0_i_1_1(\intercon_peripheral_reg_n_0_[2] ),
        .processor_ack_in_o_INST_0_i_1_2(uart1_n_5),
        .\processor_dat_in_o[20] (\intercon_peripheral_reg_n_0_[1] ),
        .\processor_dat_in_o[20]_0 (\intercon_peripheral_reg_n_0_[0] ),
        .reset(reset),
        .system_clk(system_clk),
        .wb_dat_out0_out({aee_ram_n_21,aee_ram_n_22}),
        .web(web));
  LUT3 #(
    .INIT(8'hF4)) 
    cancel_fetch_i_1
       (.I0(imem_ack),
        .I1(\fetch/cancel_fetch ),
        .I2(\fetch/pc11_out ),
        .O(cancel_fetch_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_generator clkgen
       (.clk(clk),
        .locked(system_clk_locked),
        .resetn(reset_n),
        .system_clk(system_clk),
        .timer_clk(timer_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_gpio gpio
       (.D(\FSM_sequential_state_reg[1]_rep__0_0 ),
        .E(direction_register),
        .Q(gpio_dat_out),
        .ack(ack_0),
        .ack_reg_0(processor_n_386),
        .\direction_register_reg[11]_0 (\wb_outputs_reg[dat] [11:0]),
        .gpio_pins(gpio_pins),
        .\output_register_reg[11]_0 (output_register),
        .reset(reset),
        .system_clk(system_clk),
        .\wb_dat_out_reg[11]_0 (processor_n_221),
        .\wb_dat_out_reg[11]_1 (processor_n_205),
        .\wb_dat_out_reg[4]_0 (processor_n_206));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    ie1_i_1
       (.I0(processor_n_400),
        .I1(processor_n_398),
        .I2(\csr_unit/timer_interrupt1__0 ),
        .I3(\wb_exception_context[ie1] ),
        .I4(processor_n_395),
        .I5(ie1),
        .O(ie1_i_1_n_0));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    ie_i_1
       (.I0(processor_n_400),
        .I1(processor_n_399),
        .I2(\csr_unit/timer_interrupt1__0 ),
        .I3(\wb_exception_context[ie] ),
        .I4(processor_n_395),
        .I5(ie),
        .O(ie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    intercon_busy_reg
       (.C(system_clk),
        .CE(1'b1),
        .D(processor_n_388),
        .Q(intercon_busy),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_intercon intercon_error
       (.D({processor_n_525,processor_n_526,processor_n_527,processor_n_528}),
        .E(processor_n_260),
        .Q(gpio_dat_out),
        .ack(ack_1),
        .ack_reg_0(processor_n_383),
        .\dmem_if_outputs[we] (\dmem_if_outputs[we] ),
        .douta(read_data[11:0]),
        .error_ack_reg_0(intercon_error_n_1),
        .error_ack_reg_1(processor_n_264),
        .error_ack_reg_2(\intercon_peripheral_reg_n_0_[3] ),
        .error_ack_reg_3(\intercon_peripheral_reg_n_0_[1] ),
        .error_ack_reg_4(\intercon_peripheral_reg_n_0_[2] ),
        .error_ack_reg_5(processor_n_261),
        .\intercon_peripheral_reg[0] (intercon_error_n_2),
        .\intercon_peripheral_reg[0]_0 (intercon_error_n_23),
        .\intercon_peripheral_reg[0]_1 (intercon_error_n_24),
        .\intercon_peripheral_reg[0]_10 (intercon_error_n_33),
        .\intercon_peripheral_reg[0]_2 (intercon_error_n_25),
        .\intercon_peripheral_reg[0]_3 (intercon_error_n_26),
        .\intercon_peripheral_reg[0]_4 (intercon_error_n_27),
        .\intercon_peripheral_reg[0]_5 (intercon_error_n_28),
        .\intercon_peripheral_reg[0]_6 (intercon_error_n_29),
        .\intercon_peripheral_reg[0]_7 (intercon_error_n_30),
        .\intercon_peripheral_reg[0]_8 (intercon_error_n_31),
        .\intercon_peripheral_reg[0]_9 (intercon_error_n_32),
        .irq_array(irq_array[4]),
        .irq_reset_reg_0(processor_n_131),
        .prev_error_access(prev_error_access),
        .\prev_error_access_reg[0]_0 (processor_n_52),
        .\prev_error_access_reg[0]_1 (reset_controller_n_1),
        .\processor_dat_in_o[0] (\intercon_peripheral_reg_n_0_[0] ),
        .\read_error_address_reg[2]_0 (intercon_error_n_64),
        .\read_error_address_reg[31]_0 ({intercon_error_n_68,intercon_error_n_69,intercon_error_n_70,intercon_error_n_71,intercon_error_n_72,intercon_error_n_73,intercon_error_n_74,intercon_error_n_75,intercon_error_n_76,intercon_error_n_77,intercon_error_n_78,intercon_error_n_79,intercon_error_n_80,intercon_error_n_81,intercon_error_n_82,intercon_error_n_83,intercon_error_n_84,intercon_error_n_85,intercon_error_n_86,intercon_error_n_87,intercon_error_n_88,intercon_error_n_89,intercon_error_n_90,intercon_error_n_91,intercon_error_n_92,intercon_error_n_93,intercon_error_n_94,intercon_error_n_95}),
        .reset(reset),
        .system_clk(system_clk),
        .wb_dat_out0_out({aee_ram_n_23,aee_ram_n_24,aee_ram_n_25,aee_ram_n_26,aee_ram_n_27,aee_ram_n_28,aee_ram_n_29,aee_ram_n_30,aee_ram_n_31,aee_ram_n_32,aee_ram_n_33,aee_ram_n_34}),
        .\wb_dat_out_reg[0]_0 (processor_n_360),
        .\wb_dat_out_reg[0]_1 (processor_n_345),
        .\wb_dat_out_reg[31]_0 (intercon_dat_out),
        .\wb_dat_out_reg[31]_1 ({processor_n_316,processor_n_317,processor_n_318,processor_n_319,processor_n_320,processor_n_321,processor_n_322,processor_n_323,processor_n_324,processor_n_325,processor_n_326,processor_n_327,processor_n_328,processor_n_329,processor_n_330,processor_n_331,processor_n_332,processor_n_333,processor_n_334,processor_n_335,processor_n_336,processor_n_337,processor_n_338,processor_n_339,processor_n_340,processor_n_341,processor_n_342,processor_n_343,processor_n_344}),
        .\wb_dat_out_reg[3]_0 (processor_n_132),
        .\write_error_address_reg[1]_0 (\wb_outputs_reg[adr] ),
        .\write_error_address_reg[2]_0 (\FSM_sequential_state_reg[1]_rep__0_0 ),
        .\write_error_address_reg[31]_0 ({intercon_error_n_96,intercon_error_n_97,intercon_error_n_98,intercon_error_n_99,intercon_error_n_100,intercon_error_n_101,intercon_error_n_102,intercon_error_n_103,intercon_error_n_104,intercon_error_n_105,intercon_error_n_106,intercon_error_n_107,intercon_error_n_108,intercon_error_n_109,intercon_error_n_110,intercon_error_n_111,intercon_error_n_112,intercon_error_n_113,intercon_error_n_114,intercon_error_n_115,intercon_error_n_116,intercon_error_n_117,intercon_error_n_118,intercon_error_n_119,intercon_error_n_120,intercon_error_n_121,intercon_error_n_122,intercon_error_n_123}),
        .\write_error_address_reg[31]_1 ({processor_adr_out_o[30:16],processor_n_284,processor_n_285,processor_n_286,processor_n_287,processor_n_288,processor_n_289,processor_n_290,processor_n_291,processor_n_292,processor_n_293,processor_n_294,processor_adr_out_o[4],processor_n_296,processor_n_297,processor_adr_out_o[1:0]}),
        .\write_error_data_reg[0]_0 (processor_n_124),
        .\write_error_data_reg[31]_0 ({write_error_data[31:4],write_error_data[2]}),
        .\write_error_data_reg[31]_1 (\wb_outputs_reg[dat] ),
        .\write_error_sel_reg[2]_0 (write_error_sel));
  FDRE #(
    .INIT(1'b0)) 
    \intercon_peripheral_reg[0] 
       (.C(system_clk),
        .CE(1'b1),
        .D(processor_n_133),
        .Q(\intercon_peripheral_reg_n_0_[0] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \intercon_peripheral_reg[1] 
       (.C(system_clk),
        .CE(1'b1),
        .D(processor_n_136),
        .Q(\intercon_peripheral_reg_n_0_[1] ),
        .S(reset));
  FDRE #(
    .INIT(1'b0)) 
    \intercon_peripheral_reg[2] 
       (.C(system_clk),
        .CE(1'b1),
        .D(processor_n_134),
        .Q(\intercon_peripheral_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \intercon_peripheral_reg[3] 
       (.C(system_clk),
        .CE(1'b1),
        .D(processor_n_135),
        .Q(\intercon_peripheral_reg_n_0_[3] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_memory__parameterized0 main_memory
       (.ADDRARDADDR({processor_n_300,processor_n_301,processor_n_302,processor_adr_out_o[12:3],processor_n_312,processor_n_313}),
        .ADDRBWRADDR(processor_n_524),
        .I95(processor_n_373),
        .WEA({processor_n_529,processor_n_530}),
        .\intercon_peripheral_reg[2] (main_memory_n_26),
        .memory_reg_0_0_0_0(processor_n_370),
        .memory_reg_0_0_0_1(processor_n_366),
        .memory_reg_0_0_4_0({processor_n_496,processor_n_497,processor_n_498,processor_n_499,processor_n_500}),
        .memory_reg_0_0_7_0({processor_n_531,processor_n_532}),
        .memory_reg_1_0_0_0(memory_reg_1_0_0),
        .memory_reg_1_0_1_0(memory_reg_1_0_1),
        .memory_reg_1_0_1_1({processor_n_449,processor_n_450,processor_n_451,processor_n_452,processor_n_453,processor_n_454,processor_n_455,processor_n_456,processor_n_457,processor_n_458,processor_n_459,processor_n_460,processor_n_461,processor_n_462}),
        .memory_reg_1_0_2_0(memory_reg_1_0_2),
        .memory_reg_1_0_2_1({processor_n_537,processor_n_538}),
        .memory_reg_1_0_2_2(processor_n_371),
        .memory_reg_1_0_2_3(processor_n_367),
        .memory_reg_1_0_3_0(memory_reg_1_0_3),
        .memory_reg_1_0_4_0(memory_reg_1_0_4),
        .memory_reg_1_0_5_0(memory_reg_1_0_5),
        .memory_reg_1_0_5_1({processor_n_420,processor_n_421,processor_n_422,processor_n_423,processor_n_424,processor_n_425,processor_n_426,processor_n_427,processor_n_428,processor_n_429,processor_n_430,processor_n_431,processor_n_432,processor_n_433,processor_n_434}),
        .memory_reg_1_0_6_0(memory_reg_1_0_6),
        .memory_reg_1_0_6_1({processor_n_463,processor_n_464,processor_n_465,processor_n_466,processor_n_467,processor_n_468,processor_n_469,processor_n_470,processor_n_471,processor_n_472,processor_n_473,processor_n_474,processor_n_475}),
        .memory_reg_1_0_7_0(memory_reg_1_0_7),
        .memory_reg_1_0_7_1({processor_n_539,processor_n_540}),
        .memory_reg_2_0_0_0(memory_reg_2_0_0),
        .memory_reg_2_0_1_0(memory_reg_2_0_1),
        .memory_reg_2_0_2_0(memory_reg_2_0_2),
        .memory_reg_2_0_2_1({processor_n_541,processor_n_542}),
        .memory_reg_2_0_3_0(memory_reg_2_0_3),
        .memory_reg_2_0_3_1({processor_n_493,processor_n_494,processor_n_495}),
        .memory_reg_2_0_4_0(memory_reg_2_0_4),
        .memory_reg_2_0_4_1(processor_n_372),
        .memory_reg_2_0_4_2(processor_n_368),
        .memory_reg_2_0_5_0(memory_reg_2_0_5),
        .memory_reg_2_0_5_1({processor_n_476,processor_n_477}),
        .memory_reg_2_0_6_0(memory_reg_2_0_6),
        .memory_reg_2_0_6_1({processor_n_435,processor_n_436,processor_n_437,processor_n_438,processor_n_439,processor_n_440,processor_n_441,processor_n_442,processor_n_443,processor_n_444,processor_n_445,processor_n_446,processor_n_447,processor_n_448}),
        .memory_reg_2_0_7_0(memory_reg_2_0_7),
        .memory_reg_2_0_7_1({processor_n_543,processor_n_544}),
        .memory_reg_3_0_0_0(memory_reg_3_0_0),
        .memory_reg_3_0_1_0(memory_reg_3_0_1),
        .memory_reg_3_0_2_0(memory_reg_3_0_2),
        .memory_reg_3_0_2_1({processor_n_478,processor_n_479,processor_n_480,processor_n_481,processor_n_482,processor_n_483,processor_n_484,processor_n_485,processor_n_486,processor_n_487,processor_n_488,processor_n_489,processor_n_490,processor_n_491,processor_n_492}),
        .memory_reg_3_0_2_2({processor_n_545,processor_n_546}),
        .memory_reg_3_0_3_0(memory_reg_3_0_3),
        .memory_reg_3_0_3_1({processor_n_521,processor_n_522}),
        .memory_reg_3_0_4_0(memory_reg_3_0_4),
        .memory_reg_3_0_5_0(memory_reg_3_0_5),
        .memory_reg_3_0_6_0(memory_reg_3_0_6),
        .memory_reg_3_0_6_1(\intercon_peripheral_reg_n_0_[2] ),
        .memory_reg_3_0_6_2(\intercon_peripheral_reg_n_0_[1] ),
        .memory_reg_3_0_7_0(memory_reg_3_0_7),
        .memory_reg_3_0_7_1({processor_n_547,processor_n_548}),
        .memory_reg_3_0_7_2({processor_n_501,processor_n_502,processor_n_503,processor_n_504,processor_n_505,processor_n_506,processor_n_507,processor_n_508,processor_n_509,processor_n_510}),
        .p_0_in3_in__0(p_0_in3_in__0),
        .p_1_in0_in(processor_n_523),
        .p_2_in({p_2_in,\wb_outputs_reg[dat]_0_sn_1 }),
        .\processor_dat_in_o[10] (timer1_n_77),
        .\processor_dat_in_o[10]_0 (intercon_error_n_31),
        .\processor_dat_in_o[11] (\intercon_peripheral_reg_n_0_[0] ),
        .\processor_dat_in_o[11]_0 (\intercon_peripheral_reg_n_0_[3] ),
        .\processor_dat_in_o[11]_1 (timer1_n_78),
        .\processor_dat_in_o[11]_2 (processor_n_363),
        .\processor_dat_in_o[11]_3 (intercon_error_n_30),
        .\processor_dat_in_o[12] (timer1_n_79),
        .\processor_dat_in_o[12]_0 (aee_ram_n_2),
        .\processor_dat_in_o[13] (timer1_n_80),
        .\processor_dat_in_o[13]_0 (aee_ram_n_3),
        .\processor_dat_in_o[14] (timer1_n_81),
        .\processor_dat_in_o[14]_0 (aee_ram_n_4),
        .\processor_dat_in_o[15] (timer1_n_82),
        .\processor_dat_in_o[15]_0 (aee_ram_n_5),
        .\processor_dat_in_o[16] (timer1_n_83),
        .\processor_dat_in_o[16]_0 (aee_ram_n_6),
        .\processor_dat_in_o[17] (timer1_n_84),
        .\processor_dat_in_o[17]_0 (aee_ram_n_7),
        .\processor_dat_in_o[18] (timer1_n_85),
        .\processor_dat_in_o[18]_0 (aee_ram_n_8),
        .\processor_dat_in_o[19] (timer1_n_86),
        .\processor_dat_in_o[19]_0 (aee_ram_n_9),
        .\processor_dat_in_o[20] (timer1_n_87),
        .\processor_dat_in_o[20]_0 (aee_rom_n_63),
        .\processor_dat_in_o[21] (timer1_n_88),
        .\processor_dat_in_o[21]_0 (aee_ram_n_10),
        .\processor_dat_in_o[22] (timer1_n_89),
        .\processor_dat_in_o[22]_0 (aee_ram_n_11),
        .\processor_dat_in_o[23] (timer1_n_90),
        .\processor_dat_in_o[23]_0 (aee_ram_n_12),
        .\processor_dat_in_o[24] (timer1_n_91),
        .\processor_dat_in_o[24]_0 (aee_ram_n_13),
        .\processor_dat_in_o[25] (timer1_n_92),
        .\processor_dat_in_o[25]_0 (aee_ram_n_14),
        .\processor_dat_in_o[26] (timer1_n_93),
        .\processor_dat_in_o[26]_0 (aee_ram_n_15),
        .\processor_dat_in_o[27] (timer1_n_94),
        .\processor_dat_in_o[27]_0 (aee_ram_n_16),
        .\processor_dat_in_o[28] (timer1_n_95),
        .\processor_dat_in_o[28]_0 (aee_ram_n_17),
        .\processor_dat_in_o[29] (timer1_n_96),
        .\processor_dat_in_o[29]_0 (aee_ram_n_18),
        .\processor_dat_in_o[30] (timer1_n_97),
        .\processor_dat_in_o[30]_0 (aee_ram_n_19),
        .\processor_dat_in_o[31] (timer1_n_98),
        .\processor_dat_in_o[31]_0 (aee_rom_n_64),
        .\processor_dat_in_o[8] (timer1_n_75),
        .\processor_dat_in_o[8]_0 (intercon_error_n_33),
        .\processor_dat_in_o[9] (timer1_n_76),
        .\processor_dat_in_o[9]_0 (intercon_error_n_32),
        .read_ack_reg_0(main_memory_n_1),
        .read_ack_reg_1(processor_n_384),
        .reset(reset),
        .state_reg_0(processor_n_364),
        .system_clk(system_clk),
        .wb_dat_out(processor_n_369),
        .wb_dat_out0_out({main_memory_n_27,main_memory_n_28,main_memory_n_29,main_memory_n_30,main_memory_n_31,main_memory_n_32,main_memory_n_33,main_memory_n_34}));
  LUT4 #(
    .INIT(16'hEE20)) 
    mem_r_ack_i_1
       (.I0(\dmem_if/state [1]),
        .I1(\dmem_if/state [0]),
        .I2(\dmem_if_inputs[ack] ),
        .I3(dmem_read_ack),
        .O(mem_r_ack_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_potato processor
       (.ADDRARDADDR({processor_n_300,processor_n_301,processor_n_302,processor_adr_out_o[12:5],processor_adr_out_o[3],processor_n_312,processor_n_313}),
        .ADDRBWRADDR({processor_n_409,processor_n_410,processor_n_411,processor_n_412,processor_n_413,processor_n_414,processor_n_415,processor_n_416,processor_n_417,processor_n_418,processor_n_419}),
        .CO(timer1_n_66),
        .D({processor_n_53,processor_n_54,processor_n_55,processor_n_56,processor_n_57,processor_n_58,processor_n_59,processor_n_60,processor_n_61,processor_n_62,processor_n_63,processor_n_64,processor_n_65,processor_n_66,processor_n_67,processor_n_68,processor_n_69,processor_n_70,processor_n_71,processor_n_72,processor_n_73,processor_n_74,processor_n_75,processor_n_76,processor_n_77,processor_n_78,processor_n_79,processor_n_80,processor_n_81,processor_n_82,processor_n_83}),
        .E(processor_n_116),
        .\FSM_sequential_state_reg[0] (processor_n_388),
        .\FSM_sequential_state_reg[0]_0 (processor_n_392),
        .\FSM_sequential_state_reg[1] (processor_n_44),
        .\FSM_sequential_state_reg[1]_0 (processor_n_46),
        .\FSM_sequential_state_reg[1]_rep (processor_n_52),
        .\FSM_sequential_state_reg[1]_rep_0 (output_register),
        .\FSM_sequential_state_reg[1]_rep_1 (compare),
        .\FSM_sequential_state_reg[1]_rep_2 (processor_n_122),
        .\FSM_sequential_state_reg[1]_rep_3 (direction_register),
        .\FSM_sequential_state_reg[1]_rep__0 (processor_n_84),
        .\FSM_sequential_state_reg[1]_rep__0_0 (\FSM_sequential_state_reg[1]_rep__0 ),
        .\FSM_sequential_state_reg[1]_rep__0_1 (processor_n_124),
        .\FSM_sequential_state_reg[1]_rep__0_10 ({processor_n_435,processor_n_436,processor_n_437,processor_n_438,processor_n_439,processor_n_440,processor_n_441,processor_n_442,processor_n_443,processor_n_444,processor_n_445,processor_n_446,processor_n_447,processor_n_448}),
        .\FSM_sequential_state_reg[1]_rep__0_11 ({processor_n_449,processor_n_450,processor_n_451,processor_n_452,processor_n_453,processor_n_454,processor_n_455,processor_n_456,processor_n_457,processor_n_458,processor_n_459,processor_n_460,processor_n_461,processor_n_462}),
        .\FSM_sequential_state_reg[1]_rep__0_12 ({processor_n_463,processor_n_464,processor_n_465,processor_n_466,processor_n_467,processor_n_468,processor_n_469,processor_n_470,processor_n_471,processor_n_472,processor_n_473,processor_n_474,processor_n_475}),
        .\FSM_sequential_state_reg[1]_rep__0_13 ({processor_n_476,processor_n_477}),
        .\FSM_sequential_state_reg[1]_rep__0_14 ({processor_n_478,processor_n_479,processor_n_480,processor_n_481,processor_n_482,processor_n_483,processor_n_484,processor_n_485,processor_n_486,processor_n_487,processor_n_488,processor_n_489,processor_n_490,processor_n_491,processor_n_492}),
        .\FSM_sequential_state_reg[1]_rep__0_15 ({processor_n_493,processor_n_494,processor_n_495}),
        .\FSM_sequential_state_reg[1]_rep__0_16 ({processor_n_496,processor_n_497,processor_n_498,processor_n_499,processor_n_500}),
        .\FSM_sequential_state_reg[1]_rep__0_17 ({processor_n_501,processor_n_502,processor_n_503,processor_n_504,processor_n_505,processor_n_506,processor_n_507,processor_n_508,processor_n_509,processor_n_510}),
        .\FSM_sequential_state_reg[1]_rep__0_18 ({processor_n_511,processor_n_512,processor_n_513,processor_n_514,processor_n_515,processor_n_516,processor_n_517,processor_n_518,processor_n_519,processor_n_520}),
        .\FSM_sequential_state_reg[1]_rep__0_19 ({processor_n_521,processor_n_522}),
        .\FSM_sequential_state_reg[1]_rep__0_2 (processor_n_206),
        .\FSM_sequential_state_reg[1]_rep__0_20 (processor_n_524),
        .\FSM_sequential_state_reg[1]_rep__0_3 (processor_n_221),
        .\FSM_sequential_state_reg[1]_rep__0_4 (processor_n_254),
        .\FSM_sequential_state_reg[1]_rep__0_5 ({processor_adr_out_o[30:16],processor_n_284,processor_n_285,processor_n_286,processor_n_287,processor_n_288,processor_n_289,processor_n_290,processor_n_291,processor_n_292,processor_n_293,processor_n_294,processor_adr_out_o[4],processor_n_296,processor_n_297,processor_adr_out_o[1:0]}),
        .\FSM_sequential_state_reg[1]_rep__0_6 (processor_n_345),
        .\FSM_sequential_state_reg[1]_rep__0_7 (processor_n_361),
        .\FSM_sequential_state_reg[1]_rep__0_8 (processor_n_362),
        .\FSM_sequential_state_reg[1]_rep__0_9 ({processor_n_420,processor_n_421,processor_n_422,processor_n_423,processor_n_424,processor_n_425,processor_n_426,processor_n_427,processor_n_428,processor_n_429,processor_n_430,processor_n_431,processor_n_432,processor_n_433,processor_n_434}),
        .I95(processor_n_373),
        .O({processor_n_138,processor_n_139,processor_n_140,processor_n_141}),
        .Q({timer1_n_100,timer1_n_101,timer1_n_102,timer1_n_103,timer1_n_104,timer1_n_105,timer1_n_106,timer1_n_107,timer1_n_108,timer1_n_109,timer1_n_110,timer1_n_111,timer1_n_112,timer1_n_113,timer1_n_114,timer1_n_115,timer1_n_116,timer1_n_117,timer1_n_118,timer1_n_119,timer1_n_120,timer1_n_121,timer1_n_122,timer1_n_123,timer1_n_124,timer1_n_125,timer1_n_126,timer1_n_127,timer1_n_128,timer1_n_129,timer1_n_130}),
        .WEA({processor_n_529,processor_n_530}),
        .ack(ack),
        .ack0(ack0),
        .ack_2(ack_1),
        .ack_3(ack_0),
        .ack_reg(processor_n_260),
        .ack_reg_0(\intercon_peripheral_reg_n_0_[2] ),
        .ack_reg_1(\intercon_peripheral_reg_n_0_[3] ),
        .ack_reg_2(\intercon_peripheral_reg_n_0_[1] ),
        .ack_reg_3(timer1_n_63),
        .ack_reg_4(timer1_n_99),
        .addra({processor_n_207,processor_n_208,processor_n_209,processor_n_210,processor_n_211,processor_n_212,processor_n_213,processor_n_214,processor_n_215,processor_n_216,processor_n_217,\FSM_sequential_state_reg[1]_rep__0_0 }),
        .cache_hit(\icache_enabled.icache/cache_hit ),
        .cancel_fetch(\fetch/cancel_fetch ),
        .cancel_fetch_reg(cancel_fetch_i_1_n_0),
        .counter_reg(counter_reg),
        .\counter_reg[0] (timer0_n_65),
        .\counter_reg[11] ({processor_n_146,processor_n_147,processor_n_148,processor_n_149}),
        .\counter_reg[11]_0 ({processor_n_178,processor_n_179,processor_n_180,processor_n_181}),
        .\counter_reg[11]_1 ({timer1_n_36,timer1_n_37,timer1_n_38,timer1_n_39}),
        .\counter_reg[15] ({processor_n_150,processor_n_151,processor_n_152,processor_n_153}),
        .\counter_reg[15]_0 ({processor_n_182,processor_n_183,processor_n_184,processor_n_185}),
        .\counter_reg[15]_1 ({timer1_n_40,timer1_n_41,timer1_n_42,timer1_n_43}),
        .\counter_reg[19] ({processor_n_154,processor_n_155,processor_n_156,processor_n_157}),
        .\counter_reg[19]_0 ({processor_n_186,processor_n_187,processor_n_188,processor_n_189}),
        .\counter_reg[19]_1 ({timer1_n_44,timer1_n_45,timer1_n_46,timer1_n_47}),
        .\counter_reg[23] ({processor_n_158,processor_n_159,processor_n_160,processor_n_161}),
        .\counter_reg[23]_0 ({processor_n_190,processor_n_191,processor_n_192,processor_n_193}),
        .\counter_reg[23]_1 ({timer1_n_48,timer1_n_49,timer1_n_50,timer1_n_51}),
        .\counter_reg[27] ({processor_n_162,processor_n_163,processor_n_164,processor_n_165}),
        .\counter_reg[27]_0 ({processor_n_194,processor_n_195,processor_n_196,processor_n_197}),
        .\counter_reg[27]_1 ({timer1_n_52,timer1_n_53,timer1_n_54,timer1_n_55}),
        .\counter_reg[31] ({processor_n_85,processor_n_86,processor_n_87,processor_n_88,processor_n_89,processor_n_90,processor_n_91,processor_n_92,processor_n_93,processor_n_94,processor_n_95,processor_n_96,processor_n_97,processor_n_98,processor_n_99,processor_n_100,processor_n_101,processor_n_102,processor_n_103,processor_n_104,processor_n_105,processor_n_106,processor_n_107,processor_n_108,processor_n_109,processor_n_110,processor_n_111,processor_n_112,processor_n_113,processor_n_114,processor_n_115}),
        .\counter_reg[31]_0 ({processor_n_166,processor_n_167,processor_n_168,processor_n_169}),
        .\counter_reg[31]_1 ({processor_n_198,processor_n_199,processor_n_200,processor_n_201}),
        .\counter_reg[31]_2 (counter1),
        .\counter_reg[31]_3 ({timer1_n_56,timer1_n_57,timer1_n_58,timer1_n_59}),
        .\counter_reg[31]_4 ({timer1_n_60,timer1_n_61,timer1_n_62}),
        .\counter_reg[3] ({processor_n_170,processor_n_171,processor_n_172,processor_n_173}),
        .\counter_reg[7] ({processor_n_142,processor_n_143,processor_n_144,processor_n_145}),
        .\counter_reg[7]_0 ({processor_n_174,processor_n_175,processor_n_176,processor_n_177}),
        .\counter_reg[7]_1 ({timer1_n_32,timer1_n_33,timer1_n_34,timer1_n_35}),
        .counter_reg_1(counter_reg_3),
        .\csr_addr_out_reg[10] (processor_n_400),
        .\csr_addr_out_reg[2] (processor_n_395),
        .\csr_addr_out_reg[2]_0 (processor_n_397),
        .\csr_addr_out_reg[7] (processor_n_393),
        .\csr_addr_out_reg[8] (processor_n_394),
        .\csr_data_out_reg[3] (p_0_in),
        .ctrl_run(ctrl_run),
        .ctrl_run_reg(processor_n_259),
        .ctrl_run_reg_0(timer1_n_64),
        .data_out({uart1_n_21,uart1_n_22,uart1_n_23,uart1_n_24}),
        .\dmem_if_inputs[ack] (\dmem_if_inputs[ack] ),
        .\dmem_if_outputs[we] (\dmem_if_outputs[we] ),
        .dmem_read_ack(dmem_read_ack),
        .dmem_write_req(dmem_write_req),
        .\exception_context_out[cause][0]_i_2 (uart1_n_7),
        .\exception_context_out[cause][0]_i_2_0 (uart0_n_6),
        .\exception_context_out_reg[cause][2] (uart1_n_6),
        .\exception_ctx_out_reg[ie1] (processor_n_398),
        .\exception_ctx_out_reg[ie] (processor_n_399),
        .ie(ie),
        .ie1(ie1),
        .ie1_reg(ie1_i_1_n_0),
        .ie_reg(ie_i_1_n_0),
        .imem_ack(imem_ack),
        .intercon_busy(intercon_busy),
        .intercon_busy_reg(processor_n_136),
        .\intercon_peripheral_reg[0] (processor_n_133),
        .\intercon_peripheral_reg[0]_0 (processor_n_261),
        .\intercon_peripheral_reg[0]_1 (processor_n_263),
        .\intercon_peripheral_reg[0]_2 (processor_n_266),
        .\intercon_peripheral_reg[0]_3 (processor_n_364),
        .\intercon_peripheral_reg[0]_4 (processor_n_384),
        .\intercon_peripheral_reg[0]_5 (processor_n_385),
        .\intercon_peripheral_reg[1] (processor_n_119),
        .\intercon_peripheral_reg[1]_0 (processor_n_268),
        .\intercon_peripheral_reg[1]_1 (processor_n_365),
        .\intercon_peripheral_reg[1]_2 (processor_n_386),
        .\intercon_peripheral_reg[2] (processor_n_128),
        .\intercon_peripheral_reg[2]_0 (processor_n_134),
        .\intercon_peripheral_reg[2]_1 (processor_n_363),
        .\intercon_peripheral_reg[2]_2 (processor_n_382),
        .\intercon_peripheral_reg[3] (processor_n_135),
        .\intercon_peripheral_reg[3]_0 (processor_n_387),
        .irq_array(irq_array),
        .irq_recv_enable_reg(processor_n_346),
        .irq_recv_enable_reg_0(processor_n_348),
        .irq_recv_enable_reg_1(uart1_n_2),
        .irq_recv_enable_reg_2(uart0_n_3),
        .irq_tx_ready_enable_reg(processor_n_347),
        .irq_tx_ready_enable_reg_0(processor_n_349),
        .irq_tx_ready_enable_reg_1(uart1_n_3),
        .irq_tx_ready_enable_reg_2(uart0_n_4),
        .\load_buffer_reg[10] (memory_reg_1_0_2),
        .\load_buffer_reg[11] (memory_reg_1_0_3),
        .\load_buffer_reg[12] (memory_reg_1_0_4),
        .\load_buffer_reg[13] (memory_reg_1_0_5),
        .\load_buffer_reg[14] (memory_reg_1_0_6),
        .\load_buffer_reg[15] (memory_reg_1_0_7),
        .\load_buffer_reg[16] (memory_reg_2_0_0),
        .\load_buffer_reg[17] (memory_reg_2_0_1),
        .\load_buffer_reg[18] (memory_reg_2_0_2),
        .\load_buffer_reg[19] (memory_reg_2_0_3),
        .\load_buffer_reg[20] (memory_reg_2_0_4),
        .\load_buffer_reg[21] (memory_reg_2_0_5),
        .\load_buffer_reg[22] (memory_reg_2_0_6),
        .\load_buffer_reg[23] (memory_reg_2_0_7),
        .\load_buffer_reg[8] (memory_reg_1_0_0),
        .\load_buffer_reg[9] (memory_reg_1_0_1),
        .\mem_data_out_reg[0] (\intercon_peripheral_reg[0]_0 ),
        .\mem_data_out_reg[1] (\intercon_peripheral_reg[0]_1 ),
        .\mem_data_out_reg[24] (memory_reg_3_0_0),
        .\mem_data_out_reg[25] (memory_reg_3_0_1),
        .\mem_data_out_reg[26] (memory_reg_3_0_2),
        .\mem_data_out_reg[27] (memory_reg_3_0_3),
        .\mem_data_out_reg[28] (memory_reg_3_0_4),
        .\mem_data_out_reg[29] (memory_reg_3_0_5),
        .\mem_data_out_reg[2] (\intercon_peripheral_reg[0]_2 ),
        .\mem_data_out_reg[30] (memory_reg_3_0_6),
        .\mem_data_out_reg[31] (memory_reg_3_0_7),
        .\mem_data_out_reg[3] (\intercon_peripheral_reg[0]_3 ),
        .\mem_data_out_reg[4] (\intercon_peripheral_reg[0]_4 ),
        .\mem_data_out_reg[5] (\intercon_peripheral_reg[0]_5 ),
        .\mem_data_out_reg[6] (\intercon_peripheral_reg[0]_6 ),
        .\mem_data_out_reg[7] (\intercon_peripheral_reg[0]_7 ),
        .\mem_op_reg[2] (mem_mem_op),
        .mem_r_ack_reg(mem_r_ack_i_1_n_0),
        .memory_reg_3_0_6(main_memory_n_26),
        .\mie_reg[27] ({\execute/p_0_in10_in ,\execute/p_0_in12_in }),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in3_in__0(p_0_in3_in__0),
        .p_1_in({processor_n_533,processor_n_534,processor_n_535,processor_n_536}),
        .p_1_in0_in(processor_n_523),
        .p_2_in({p_2_in,\wb_outputs_reg[dat]_0_sn_1 }),
        .p_2_in_0(p_2_in_2),
        .pc11_out(\fetch/pc11_out ),
        .plusOp_0(plusOp_0),
        .prev_error_access(prev_error_access),
        .processor_ack_in_o(intercon_error_n_1),
        .processor_ack_in_o_0(uart0_n_5),
        .processor_ack_in_o_1(aee_rom_n_62),
        .processor_adr_out_o({processor_adr_out_o[15:13],processor_adr_out_o[2]}),
        .processor_sel_out_o(processor_sel_out_o),
        .\rd_data_out_reg[0] (reset_controller_n_1),
        .\rd_data_out_reg[16] (\rd_data_out[31]_i_3_n_0 ),
        .\rd_data_reg[0] (reset_controller_n_0),
        .read_ack_reg(read_ack_reg),
        .read_ack_reg_0(main_memory_n_1),
        .read_ack_reg_1(aee_ram_n_1),
        .read_ack_reg_2(aee_ram_n_20),
        .\read_data_out[24]_i_6 (timer0_n_66),
        .recv_buffer_pop_reg(processor_n_126),
        .recv_buffer_pop_reg_0(uart0_n_9),
        .recv_buffer_pop_reg_1(uart0_n_0),
        .recv_buffer_pop_reg_2(uart1_n_0),
        .recv_buffer_pop_reg_3(uart0_n_8),
        .reset(reset),
        .\sample_clk_divisor_reg[3] (processor_n_350),
        .\sample_clk_divisor_reg[3]_0 (processor_n_355),
        .\sample_clk_divisor_reg[7] ({processor_n_351,processor_n_352,processor_n_353,processor_n_354}),
        .\sample_clk_divisor_reg[7]_0 ({processor_n_356,processor_n_357,processor_n_358,processor_n_359}),
        .\sample_clk_divisor_reg[7]_1 (uart1_n_10),
        .\sample_clk_divisor_reg[7]_2 (uart1_n_9),
        .sel(sel),
        .send_buffer_input(send_buffer_input),
        .\send_buffer_input_reg[7] (uart1_n_11),
        .send_buffer_push_reg(uart1_n_1),
        .send_buffer_push_reg_0(uart0_n_1),
        .software_interrupt(software_interrupt),
        .software_interrupt_reg(software_interrupt_i_1_n_0),
        .state(\dmem_if/state ),
        .state_reg(processor_n_202),
        .state_reg_0(processor_n_366),
        .state_reg_1(processor_n_367),
        .state_reg_2(processor_n_368),
        .state_reg_3(processor_n_370),
        .state_reg_4(processor_n_371),
        .state_reg_5(processor_n_372),
        .state_reg_6(\intercon_peripheral_reg_n_0_[0] ),
        .system_clk(system_clk),
        .timer_clk(timer_clk),
        .timer_interrupt1__0(\csr_unit/timer_interrupt1__0 ),
        .wb_dat_out(processor_n_369),
        .\wb_dat_out_reg[0] (uart1_n_13),
        .\wb_dat_out_reg[0]_0 (uart0_n_16),
        .\wb_dat_out_reg[1] (uart1_n_12),
        .\wb_dat_out_reg[1]_0 (uart0_n_15),
        .\wb_dat_out_reg[2] (intercon_error_n_64),
        .\wb_dat_out_reg[2]_0 (write_error_sel),
        .\wb_dat_out_reg[2]_1 (uart1_n_14),
        .\wb_dat_out_reg[2]_2 (uart0_n_17),
        .\wb_dat_out_reg[31] ({timer0_n_67,timer0_n_68,timer0_n_69,timer0_n_70,timer0_n_71,timer0_n_72,timer0_n_73,timer0_n_74,timer0_n_75,timer0_n_76,timer0_n_77,timer0_n_78,timer0_n_79,timer0_n_80,timer0_n_81,timer0_n_82,timer0_n_83,timer0_n_84,timer0_n_85,timer0_n_86,timer0_n_87,timer0_n_88,timer0_n_89,timer0_n_90,timer0_n_91,timer0_n_92,timer0_n_93,timer0_n_94,timer0_n_95,timer0_n_96,timer0_n_97}),
        .\wb_dat_out_reg[31]_0 ({write_error_data[31:4],write_error_data[2]}),
        .\wb_dat_out_reg[31]_1 ({intercon_error_n_68,intercon_error_n_69,intercon_error_n_70,intercon_error_n_71,intercon_error_n_72,intercon_error_n_73,intercon_error_n_74,intercon_error_n_75,intercon_error_n_76,intercon_error_n_77,intercon_error_n_78,intercon_error_n_79,intercon_error_n_80,intercon_error_n_81,intercon_error_n_82,intercon_error_n_83,intercon_error_n_84,intercon_error_n_85,intercon_error_n_86,intercon_error_n_87,intercon_error_n_88,intercon_error_n_89,intercon_error_n_90,intercon_error_n_91,intercon_error_n_92,intercon_error_n_93,intercon_error_n_94,intercon_error_n_95}),
        .\wb_dat_out_reg[31]_2 ({intercon_error_n_96,intercon_error_n_97,intercon_error_n_98,intercon_error_n_99,intercon_error_n_100,intercon_error_n_101,intercon_error_n_102,intercon_error_n_103,intercon_error_n_104,intercon_error_n_105,intercon_error_n_106,intercon_error_n_107,intercon_error_n_108,intercon_error_n_109,intercon_error_n_110,intercon_error_n_111,intercon_error_n_112,intercon_error_n_113,intercon_error_n_114,intercon_error_n_115,intercon_error_n_116,intercon_error_n_117,intercon_error_n_118,intercon_error_n_119,intercon_error_n_120,intercon_error_n_121,intercon_error_n_122,intercon_error_n_123}),
        .\wb_dat_out_reg[7] (reset_controller_n_4),
        .\wb_dat_out_reg[7]_0 (reset_controller_n_3),
        .\wb_dat_out_reg[7]_1 ({uart1_n_15,uart1_n_16,uart1_n_17,uart1_n_18,uart1_n_19}),
        .\wb_dat_out_reg[7]_2 (sample_clk_divisor__0),
        .\wb_dat_out_reg[7]_3 ({uart0_n_18,uart0_n_19,uart0_n_20,uart0_n_21}),
        .\wb_exception_context[ie1] (\wb_exception_context[ie1] ),
        .\wb_exception_context[ie] (\wb_exception_context[ie] ),
        .\wb_outputs_reg[adr][1] (\wb_outputs_reg[adr] ),
        .\wb_outputs_reg[adr][2] (processor_n_256),
        .\wb_outputs_reg[adr][4] (processor_n_132),
        .\wb_outputs_reg[adr][4]_0 (processor_n_360),
        .\wb_outputs_reg[cyc] (processor_n_131),
        .\wb_outputs_reg[cyc]_0 (\wb_outputs_reg[cyc] ),
        .\wb_outputs_reg[cyc]_1 (processor_n_383),
        .\wb_outputs_reg[cyc]_2 (reset_controller_n_2),
        .\wb_outputs_reg[dat][0] (processor_n_375),
        .\wb_outputs_reg[dat][0]_0 (processor_n_377),
        .\wb_outputs_reg[dat][0]_1 (processor_n_380),
        .\wb_outputs_reg[dat][0]_2 (processor_n_381),
        .\wb_outputs_reg[dat][1] (processor_n_374),
        .\wb_outputs_reg[dat][1]_0 (processor_n_376),
        .\wb_outputs_reg[dat][31] (\wb_outputs_reg[dat] ),
        .\wb_outputs_reg[sel][0] ({processor_n_531,processor_n_532}),
        .\wb_outputs_reg[sel][1] ({processor_n_537,processor_n_538}),
        .\wb_outputs_reg[sel][1]_0 ({processor_n_539,processor_n_540}),
        .\wb_outputs_reg[sel][2] ({processor_n_541,processor_n_542}),
        .\wb_outputs_reg[sel][2]_0 ({processor_n_543,processor_n_544}),
        .\wb_outputs_reg[sel][3] ({processor_n_525,processor_n_526,processor_n_527,processor_n_528}),
        .\wb_outputs_reg[sel][3]_0 ({processor_n_545,processor_n_546}),
        .\wb_outputs_reg[sel][3]_1 ({processor_n_547,processor_n_548}),
        .\wb_outputs_reg[stb] (processor_n_264),
        .\wb_outputs_reg[stb]_0 (\wb_outputs_reg[stb] ),
        .\wb_outputs_reg[we] (processor_n_123),
        .\wb_outputs_reg[we]_0 (processor_n_127),
        .\wb_outputs_reg[we]_1 (processor_n_203),
        .\wb_outputs_reg[we]_2 (processor_n_205),
        .\wb_outputs_reg[we]_3 (processor_n_219),
        .\wb_outputs_reg[we]_4 (processor_n_220),
        .\wb_outputs_reg[we]_5 (processor_n_257),
        .\wb_outputs_reg[we]_6 (\wb_outputs[we]_i_1_n_0 ),
        .\wb_state_reg[0] (processor_n_45),
        .\wb_state_reg[0]_0 (processor_n_255),
        .\wb_state_reg[1] (processor_n_118),
        .\wb_state_reg[1]_0 (processor_n_125),
        .\wb_state_reg[1]_1 (processor_n_378),
        .\wb_state_reg[1]_2 (processor_n_379),
        .\write_error_data_reg[31] ({processor_n_316,processor_n_317,processor_n_318,processor_n_319,processor_n_320,processor_n_321,processor_n_322,processor_n_323,processor_n_324,processor_n_325,processor_n_326,processor_n_327,processor_n_328,processor_n_329,processor_n_330,processor_n_331,processor_n_332,processor_n_333,processor_n_334,processor_n_335,processor_n_336,processor_n_337,processor_n_338,processor_n_339,processor_n_340,processor_n_341,processor_n_342,processor_n_343,processor_n_344}));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_data_out[31]_i_3 
       (.I0(mem_mem_op[1]),
        .I1(mem_mem_op[2]),
        .O(\rd_data_out[31]_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_reset reset_controller
       (.E(reset_controller_n_5),
        .cache_hit(\icache_enabled.icache/cache_hit ),
        .cache_hit_reg(reset_controller_n_2),
        .clk(clk),
        .locked(system_clk_locked),
        .p_2_in(p_2_in_2),
        .reset(reset),
        .reset_n(reset_n),
        .\rx_sample_value_reg[3] (uart1_n_20),
        .slow_reset_reg_0(reset_controller_n_0),
        .slow_reset_reg_1(reset_controller_n_1),
        .system_clk(system_clk),
        .\wb_dat_out_reg[7] (uart1_n_9),
        .\wb_dat_out_reg[7]_0 (uart0_n_8),
        .\wb_state_reg[0] (reset_controller_n_3),
        .\wb_state_reg[0]_0 (reset_controller_n_4));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    software_interrupt_i_1
       (.I0(p_0_in),
        .I1(processor_n_393),
        .I2(processor_n_397),
        .I3(processor_n_394),
        .I4(software_interrupt),
        .O(software_interrupt_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_timer timer0
       (.D(\wb_outputs_reg[dat] ),
        .E(compare),
        .O({processor_n_138,processor_n_139,processor_n_140,processor_n_141}),
        .Q({timer0_n_67,timer0_n_68,timer0_n_69,timer0_n_70,timer0_n_71,timer0_n_72,timer0_n_73,timer0_n_74,timer0_n_75,timer0_n_76,timer0_n_77,timer0_n_78,timer0_n_79,timer0_n_80,timer0_n_81,timer0_n_82,timer0_n_83,timer0_n_84,timer0_n_85,timer0_n_86,timer0_n_87,timer0_n_88,timer0_n_89,timer0_n_90,timer0_n_91,timer0_n_92,timer0_n_93,timer0_n_94,timer0_n_95,timer0_n_96,timer0_n_97}),
        .ack(ack),
        .ack_reg_0(processor_n_387),
        .counter_reg(counter_reg),
        .\counter_reg[0]_0 (processor_n_259),
        .\counter_reg[11]_0 ({processor_n_146,processor_n_147,processor_n_148,processor_n_149}),
        .\counter_reg[15]_0 ({processor_n_150,processor_n_151,processor_n_152,processor_n_153}),
        .\counter_reg[19]_0 ({processor_n_154,processor_n_155,processor_n_156,processor_n_157}),
        .\counter_reg[23]_0 ({processor_n_158,processor_n_159,processor_n_160,processor_n_161}),
        .\counter_reg[27]_0 ({processor_n_162,processor_n_163,processor_n_164,processor_n_165}),
        .\counter_reg[30]_0 (timer0_n_65),
        .\counter_reg[30]_1 (timer0_n_66),
        .\counter_reg[31]_0 ({processor_n_166,processor_n_167,processor_n_168,processor_n_169}),
        .\counter_reg[7]_0 ({processor_n_142,processor_n_143,processor_n_144,processor_n_145}),
        .ctrl_run(ctrl_run),
        .ctrl_run_reg_0(processor_n_381),
        .plusOp_0(plusOp_0),
        .reset(reset),
        .system_clk(system_clk),
        .\wb_dat_out_reg[0]_0 (processor_n_132),
        .\wb_dat_out_reg[0]_1 (processor_n_206),
        .\wb_dat_out_reg[0]_2 (processor_n_254),
        .\wb_dat_out_reg[31]_0 ({timer0_n_98,timer0_n_99,timer0_n_100,timer0_n_101,timer0_n_102,timer0_n_103,timer0_n_104,timer0_n_105,timer0_n_106,timer0_n_107,timer0_n_108,timer0_n_109,timer0_n_110,timer0_n_111,timer0_n_112,timer0_n_113,timer0_n_114,timer0_n_115,timer0_n_116,timer0_n_117,timer0_n_118,timer0_n_119,timer0_n_120,timer0_n_121,timer0_n_122,timer0_n_123,timer0_n_124,timer0_n_125,timer0_n_126,timer0_n_127,timer0_n_128,timer0_n_129}),
        .\wb_dat_out_reg[31]_1 (processor_n_220),
        .\wb_dat_out_reg[31]_2 ({processor_n_85,processor_n_86,processor_n_87,processor_n_88,processor_n_89,processor_n_90,processor_n_91,processor_n_92,processor_n_93,processor_n_94,processor_n_95,processor_n_96,processor_n_97,processor_n_98,processor_n_99,processor_n_100,processor_n_101,processor_n_102,processor_n_103,processor_n_104,processor_n_105,processor_n_106,processor_n_107,processor_n_108,processor_n_109,processor_n_110,processor_n_111,processor_n_112,processor_n_113,processor_n_114,processor_n_115}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_timer_0 timer1
       (.CO(timer1_n_66),
        .D(\wb_outputs_reg[dat] ),
        .E(processor_n_122),
        .Q({uart1_n_25,uart1_n_26,uart1_n_27,uart1_n_28,uart1_n_29,uart1_n_30,uart1_n_31,uart1_n_32}),
        .ack_reg_0(timer1_n_63),
        .ack_reg_1(processor_n_382),
        .\compare_reg[31]_0 ({timer1_n_100,timer1_n_101,timer1_n_102,timer1_n_103,timer1_n_104,timer1_n_105,timer1_n_106,timer1_n_107,timer1_n_108,timer1_n_109,timer1_n_110,timer1_n_111,timer1_n_112,timer1_n_113,timer1_n_114,timer1_n_115,timer1_n_116,timer1_n_117,timer1_n_118,timer1_n_119,timer1_n_120,timer1_n_121,timer1_n_122,timer1_n_123,timer1_n_124,timer1_n_125,timer1_n_126,timer1_n_127,timer1_n_128,timer1_n_129,timer1_n_130}),
        .counter_reg(counter_reg_3),
        .\counter_reg[0]_0 ({timer1_n_32,timer1_n_33,timer1_n_34,timer1_n_35}),
        .\counter_reg[11]_0 ({processor_n_178,processor_n_179,processor_n_180,processor_n_181}),
        .\counter_reg[12]_0 ({timer1_n_40,timer1_n_41,timer1_n_42,timer1_n_43}),
        .\counter_reg[15]_0 ({processor_n_182,processor_n_183,processor_n_184,processor_n_185}),
        .\counter_reg[16]_0 ({timer1_n_44,timer1_n_45,timer1_n_46,timer1_n_47}),
        .\counter_reg[19]_0 ({processor_n_186,processor_n_187,processor_n_188,processor_n_189}),
        .\counter_reg[20]_0 ({timer1_n_48,timer1_n_49,timer1_n_50,timer1_n_51}),
        .\counter_reg[23]_0 ({processor_n_190,processor_n_191,processor_n_192,processor_n_193}),
        .\counter_reg[24]_0 ({timer1_n_52,timer1_n_53,timer1_n_54,timer1_n_55}),
        .\counter_reg[27]_0 ({processor_n_194,processor_n_195,processor_n_196,processor_n_197}),
        .\counter_reg[28]_0 ({timer1_n_56,timer1_n_57,timer1_n_58,timer1_n_59}),
        .\counter_reg[30]_0 (counter1),
        .\counter_reg[31]_0 ({timer1_n_60,timer1_n_61,timer1_n_62}),
        .\counter_reg[31]_1 ({processor_n_198,processor_n_199,processor_n_200,processor_n_201}),
        .\counter_reg[3]_0 ({processor_n_170,processor_n_171,processor_n_172,processor_n_173}),
        .\counter_reg[7]_0 ({processor_n_174,processor_n_175,processor_n_176,processor_n_177}),
        .\counter_reg[8]_0 ({timer1_n_36,timer1_n_37,timer1_n_38,timer1_n_39}),
        .ctrl_run_reg_0(timer1_n_64),
        .ctrl_run_reg_1(processor_n_380),
        .\intercon_peripheral_reg[0] (\intercon_peripheral_reg[0]_0 ),
        .\intercon_peripheral_reg[0]_0 (\intercon_peripheral_reg[0]_1 ),
        .\intercon_peripheral_reg[0]_1 (\intercon_peripheral_reg[0]_2 ),
        .\intercon_peripheral_reg[0]_2 (\intercon_peripheral_reg[0]_3 ),
        .\intercon_peripheral_reg[0]_3 (\intercon_peripheral_reg[0]_4 ),
        .\intercon_peripheral_reg[0]_4 (\intercon_peripheral_reg[0]_5 ),
        .\intercon_peripheral_reg[0]_5 (\intercon_peripheral_reg[0]_6 ),
        .\intercon_peripheral_reg[0]_6 (\intercon_peripheral_reg[0]_7 ),
        .\intercon_peripheral_reg[1] (timer1_n_99),
        .\processor_dat_in_o[0] (\intercon_peripheral_reg_n_0_[0] ),
        .\processor_dat_in_o[0]_0 (intercon_error_n_2),
        .\processor_dat_in_o[0]_1 (processor_n_363),
        .\processor_dat_in_o[0]_2 (\intercon_peripheral_reg_n_0_[3] ),
        .\processor_dat_in_o[1] (intercon_error_n_23),
        .\processor_dat_in_o[2] (intercon_error_n_24),
        .\processor_dat_in_o[31] ({timer0_n_98,timer0_n_99,timer0_n_100,timer0_n_101,timer0_n_102,timer0_n_103,timer0_n_104,timer0_n_105,timer0_n_106,timer0_n_107,timer0_n_108,timer0_n_109,timer0_n_110,timer0_n_111,timer0_n_112,timer0_n_113,timer0_n_114,timer0_n_115,timer0_n_116,timer0_n_117,timer0_n_118,timer0_n_119,timer0_n_120,timer0_n_121,timer0_n_122,timer0_n_123,timer0_n_124,timer0_n_125,timer0_n_126,timer0_n_127,timer0_n_128,timer0_n_129}),
        .\processor_dat_in_o[3] (intercon_error_n_25),
        .\processor_dat_in_o[4] (intercon_error_n_26),
        .\processor_dat_in_o[5] (intercon_error_n_27),
        .\processor_dat_in_o[6] (intercon_error_n_28),
        .\processor_dat_in_o[7] (intercon_error_n_29),
        .\processor_dat_in_o[7]_0 ({uart0_n_22,uart0_n_23,uart0_n_24,uart0_n_25,uart0_n_26,uart0_n_27,uart0_n_28,uart0_n_29}),
        .\processor_dat_in_o[8] (\intercon_peripheral_reg_n_0_[2] ),
        .\processor_dat_in_o[8]_0 (\intercon_peripheral_reg_n_0_[1] ),
        .reset(reset),
        .sel(sel),
        .system_clk(system_clk),
        .wb_dat_out0_out({main_memory_n_27,main_memory_n_28,main_memory_n_29,main_memory_n_30,main_memory_n_31,main_memory_n_32,main_memory_n_33,main_memory_n_34}),
        .\wb_dat_out_reg[0]_0 (processor_n_132),
        .\wb_dat_out_reg[0]_1 (processor_n_206),
        .\wb_dat_out_reg[0]_2 (processor_n_254),
        .\wb_dat_out_reg[10]_0 (timer1_n_77),
        .\wb_dat_out_reg[11]_0 (timer1_n_78),
        .\wb_dat_out_reg[12]_0 (timer1_n_79),
        .\wb_dat_out_reg[13]_0 (timer1_n_80),
        .\wb_dat_out_reg[14]_0 (timer1_n_81),
        .\wb_dat_out_reg[15]_0 (timer1_n_82),
        .\wb_dat_out_reg[16]_0 (timer1_n_83),
        .\wb_dat_out_reg[17]_0 (timer1_n_84),
        .\wb_dat_out_reg[18]_0 (timer1_n_85),
        .\wb_dat_out_reg[19]_0 (timer1_n_86),
        .\wb_dat_out_reg[20]_0 (timer1_n_87),
        .\wb_dat_out_reg[21]_0 (timer1_n_88),
        .\wb_dat_out_reg[22]_0 (timer1_n_89),
        .\wb_dat_out_reg[23]_0 (timer1_n_90),
        .\wb_dat_out_reg[24]_0 (timer1_n_91),
        .\wb_dat_out_reg[25]_0 (timer1_n_92),
        .\wb_dat_out_reg[26]_0 (timer1_n_93),
        .\wb_dat_out_reg[27]_0 (timer1_n_94),
        .\wb_dat_out_reg[28]_0 (timer1_n_95),
        .\wb_dat_out_reg[29]_0 (timer1_n_96),
        .\wb_dat_out_reg[30]_0 (timer1_n_97),
        .\wb_dat_out_reg[31]_0 (timer1_n_98),
        .\wb_dat_out_reg[31]_1 (processor_n_219),
        .\wb_dat_out_reg[31]_2 ({processor_n_53,processor_n_54,processor_n_55,processor_n_56,processor_n_57,processor_n_58,processor_n_59,processor_n_60,processor_n_61,processor_n_62,processor_n_63,processor_n_64,processor_n_65,processor_n_66,processor_n_67,processor_n_68,processor_n_69,processor_n_70,processor_n_71,processor_n_72,processor_n_73,processor_n_74,processor_n_75,processor_n_76,processor_n_77,processor_n_78,processor_n_79,processor_n_80,processor_n_81,processor_n_82,processor_n_83}),
        .\wb_dat_out_reg[8]_0 (timer1_n_75),
        .\wb_dat_out_reg[9]_0 (timer1_n_76));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_uart uart0
       (.D({processor_n_356,processor_n_357,processor_n_358,processor_n_359}),
        .E(processor_n_257),
        .Q(sample_clk_divisor__0),
        .\bottom_reg[1] (uart0_n_17),
        .\data_out_reg[0] (reset_controller_n_1),
        .\data_out_reg[7] ({uart0_n_18,uart0_n_19,uart0_n_20,uart0_n_21}),
        .\dmem_if_outputs[we] (\dmem_if_outputs[we] ),
        .\exception_context_out[cause][0]_i_5 (\execute/p_0_in12_in ),
        .irq_array(irq_array[2]),
        .irq_recv_enable_reg_0(uart0_n_3),
        .irq_recv_enable_reg_1(processor_n_377),
        .irq_tx_ready_enable_reg_0(uart0_n_4),
        .irq_tx_ready_enable_reg_1(processor_n_376),
        .\mie_reg[26] (uart0_n_6),
        .prev_op_reg(uart0_n_15),
        .prev_op_reg_0(uart0_n_16),
        .recv_buffer_pop_reg_0(uart0_n_0),
        .recv_buffer_pop_reg_1(processor_n_125),
        .reset(reset),
        .send_buffer_input(send_buffer_input),
        .\send_buffer_input_reg[0]_0 (processor_n_46),
        .\send_buffer_input_reg[7]_0 (\wb_outputs_reg[dat] [7:0]),
        .send_buffer_push_reg_0(uart0_n_1),
        .send_buffer_push_reg_1(processor_n_379),
        .system_clk(system_clk),
        .uart0_rxd(uart0_rxd),
        .uart0_txd(uart0_txd),
        .wb_ack_reg_0(uart0_n_5),
        .wb_ack_reg_1(\intercon_peripheral_reg_n_0_[2] ),
        .wb_ack_reg_2(\intercon_peripheral_reg_n_0_[3] ),
        .wb_ack_reg_3(\intercon_peripheral_reg_n_0_[1] ),
        .wb_ack_reg_4(processor_n_263),
        .wb_ack_reg_5(processor_n_128),
        .wb_ack_reg_6(processor_n_127),
        .\wb_dat_out_reg[0]_0 (processor_n_348),
        .\wb_dat_out_reg[1]_0 (processor_n_349),
        .\wb_dat_out_reg[2]_0 (processor_n_132),
        .\wb_dat_out_reg[2]_1 (processor_n_256),
        .\wb_dat_out_reg[2]_2 (processor_n_362),
        .\wb_dat_out_reg[3]_0 (processor_n_355),
        .\wb_dat_out_reg[3]_1 (processor_n_84),
        .\wb_dat_out_reg[7]_0 ({uart0_n_22,uart0_n_23,uart0_n_24,uart0_n_25,uart0_n_26,uart0_n_27,uart0_n_28,uart0_n_29}),
        .\wb_dat_out_reg[7]_1 (processor_n_116),
        .\wb_state_reg[0]_0 (uart0_n_8),
        .\wb_state_reg[0]_1 (processor_n_268),
        .\wb_state_reg[1]_0 (uart0_n_9),
        .\wb_state_reg[1]_1 (processor_n_124),
        .\wb_state_reg[1]_2 (\wb_outputs_reg[cyc] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pp_soc_uart_1 uart1
       (.D({p_2_in[6:0],\wb_outputs_reg[dat]_0_sn_1 }),
        .E(processor_n_255),
        .Q({uart1_n_15,uart1_n_16,uart1_n_17,uart1_n_18,uart1_n_19}),
        .\bottom_reg[1] (uart1_n_14),
        .\data_out_reg[0] (reset_controller_n_1),
        .\data_out_reg[7] ({uart1_n_21,uart1_n_22,uart1_n_23,uart1_n_24}),
        .\dmem_if_outputs[we] (\dmem_if_outputs[we] ),
        .\exception_context_out[cause][0]_i_5 (\execute/p_0_in10_in ),
        .\exception_context_out[cause][1]_i_2 (uart0_n_6),
        .irq_array(irq_array[3]),
        .irq_recv_enable_reg_0(uart1_n_2),
        .irq_recv_enable_reg_1(processor_n_375),
        .irq_tx_ready_enable_reg_0(uart1_n_3),
        .irq_tx_ready_enable_reg_1(processor_n_374),
        .\mie_reg[27] (uart1_n_6),
        .\mie_reg[27]_0 (uart1_n_7),
        .prev_op_reg(uart1_n_12),
        .prev_op_reg_0(uart1_n_13),
        .recv_buffer_pop_reg_0(uart1_n_0),
        .recv_buffer_pop_reg_1(processor_n_126),
        .reset(reset),
        .\rx_sample_value_reg[3]_0 (reset_controller_n_5),
        .\send_buffer_input_reg[0]_0 (processor_n_44),
        .\send_buffer_input_reg[7]_0 (processor_n_45),
        .\send_buffer_input_reg[7]_1 (\wb_outputs_reg[dat] [7:0]),
        .send_buffer_push_reg_0(uart1_n_1),
        .send_buffer_push_reg_1(processor_n_378),
        .system_clk(system_clk),
        .uart1_rxd(uart1_rxd),
        .uart1_rxd_0(uart1_n_20),
        .uart1_txd(uart1_txd),
        .wb_ack_reg_0(uart1_n_5),
        .wb_ack_reg_1(processor_n_119),
        .wb_ack_reg_2(processor_n_123),
        .wb_ack_reg_3(processor_n_266),
        .\wb_dat_out_reg[0]_0 (processor_n_346),
        .\wb_dat_out_reg[1]_0 (processor_n_347),
        .\wb_dat_out_reg[2]_0 (processor_n_132),
        .\wb_dat_out_reg[2]_1 (processor_n_256),
        .\wb_dat_out_reg[2]_2 (processor_n_361),
        .\wb_dat_out_reg[3]_0 (processor_n_350),
        .\wb_dat_out_reg[3]_1 (processor_n_84),
        .\wb_dat_out_reg[7]_0 ({uart1_n_25,uart1_n_26,uart1_n_27,uart1_n_28,uart1_n_29,uart1_n_30,uart1_n_31,uart1_n_32}),
        .\wb_dat_out_reg[7]_1 (processor_n_118),
        .\wb_dat_out_reg[7]_2 ({processor_n_351,processor_n_352,processor_n_353,processor_n_354}),
        .\wb_state_reg[0]_0 (uart1_n_9),
        .\wb_state_reg[0]_1 (processor_n_124),
        .\wb_state_reg[1]_0 (uart1_n_10),
        .\wb_state_reg[1]_1 (uart1_n_11),
        .\wb_state_reg[1]_2 (processor_n_52));
  LUT6 #(
    .INIT(64'hF2FFFFFF02000000)) 
    \wb_outputs[we]_i_1 
       (.I0(dmem_write_req),
        .I1(\dmem_if/state [0]),
        .I2(\dmem_if/state [1]),
        .I3(reset_controller_n_1),
        .I4(processor_n_392),
        .I5(\dmem_if_outputs[we] ),
        .O(\wb_outputs[we]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [3:0]wea;
  input [3:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire [3:0]wea;
  wire [3:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[7:0]),
        .dinb(dinb[7:0]),
        .douta(douta[7:0]),
        .doutb(doutb[7:0]),
        .enb(enb),
        .wea(wea[0]),
        .web(web[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[15:8]),
        .dinb(dinb[15:8]),
        .douta(douta[15:8]),
        .doutb(doutb[15:8]),
        .enb(enb),
        .wea(wea[1]),
        .web(web[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[23:16]),
        .dinb(dinb[23:16]),
        .douta(douta[23:16]),
        .doutb(doutb[23:16]),
        .enb(enb),
        .wea(wea[2]),
        .web(web[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:24]),
        .dinb(dinb[31:24]),
        .douta(douta[31:24]),
        .doutb(doutb[31:24]),
        .enb(enb),
        .wea(wea[3]),
        .web(web[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2323136F73E7971317E393236313179397E31393230363939713179397739397),
    .INIT_01(256'h13F3732323232323232323232323232323232323232323232323232323232323),
    .INIT_02(256'h830383038303830383038303830383038303830383038303830383038383E797),
    .INIT_03(256'h971323371323233723B713672393E3938303B76F1323E3938367630383B77313),
    .INIT_04(256'h6C4261200A6793E7971337E39323631303836313231303E313038337931393E7),
    .INIT_05(256'h00000000000000000000000000000000000000676F0A2A6720746C2020742065),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h222001F000800001819C80A0880141804018018000820C814101418000908000),
    .INIT_01(256'h0625252C2A28262422202E2C2A28262422202E2C2A28262422202E2C2A282624),
    .INIT_02(256'h2F2F2E2E2D2D2C2C2B2B2A2A2929282827272626252524242323222221208000),
    .INIT_03(256'h0005A685072620C42427018020079CF727A7C7F005A09CF7A7801447A6C70001),
    .INIT_04(256'h6F6F74500D8007800005859287A01477A7261C978077A71C77A7260605040780),
    .INIT_05(256'h000000000000000000000000000000000000000A740D0A656969696166697772),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h211141DF500000410020400020C10040003111104100314100C1000000504000),
    .INIT_01(256'h011020F1E1D1C1B1A191817161514131211101F1E1D1C1B1A191817161514131),
    .INIT_02(256'h814101C1814101C1814101C1814101C1814101C1814101C1814101C181014000),
    .INIT_03(256'h00C5E7FFA011F4FF81000100F75007878707FF1F15E607878600070507FF20C1),
    .INIT_04(256'h616F6F6F2A0700C00085FFC717B6078786040757E7F7460717860402E00400C0),
    .INIT_05(256'h000000000000000000000000000000000000000D69420D206D6F63706F6E6120),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000F8FF101700FA00FE000000FB00FC00FE0000000000FE00FE002600300700),
    .INIT_01(256'h0034340707070707070705050505050505050302020202020202000000000000),
    .INIT_02(256'h0707070606060605050505040404040303030302020202010101010000000B00),
    .INIT_03(256'h002600FF010000FF00C0FF000004FE000000FFFE0000FE000000000000FF3007),
    .INIT_04(256'h647420742A0000F2002AFFFC0000000000000001000F00FE00000000020000F8),
    .INIT_05(256'h00000000000000000000000000000000000000006E6F002A616E61707267692D),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [3:0]wea;
  input [3:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire [3:0]wea;
  wire [3:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "8" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     20.388 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "aee_rom.mem" *) 
(* C_INIT_FILE_NAME = "aee_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "1" *) (* C_USE_BYTE_WEB = "1" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "4" *) (* C_WEB_WIDTH = "4" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [3:0]wea;
  input [11:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [3:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire [3:0]wea;
  wire [3:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
   (douta,
    doutb,
    clka,
    clkb,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input clka;
  input clkb;
  input enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [3:0]wea;
  input [3:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire [3:0]wea;
  wire [3:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
