$date
	Thu Nov 16 00:47:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_TB $end
$var wire 32 ! Q [31:0] $end
$var reg 1 " CLK $end
$var reg 32 # D [31:0] $end
$var reg 1 $ reset $end
$scope module register_instance $end
$var wire 1 " CLK $end
$var wire 32 % D [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & Q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
0$
b0 #
0"
bx !
$end
#10
b1 !
b1 &
b1 #
b1 %
1"
#20
0"
#30
b0 !
b0 &
b0 #
b0 %
1"
#40
b1010 #
b1010 %
0"
#50
b1 !
b1 &
b1 #
b1 %
1"
#60
0"
#70
b0 !
b0 &
b10 #
b10 %
1"
1$
#80
b100 #
b100 %
0"
#90
1"
