

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary'
================================================================
* Date:           Sat Oct 15 12:55:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |   max  |   Type  |
    +---------+---------+-----------+----------+-------+--------+---------+
    |    10283|   133933|  51.415 us|  0.670 ms|  10283|  133933|       no|
    +---------+---------+-----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_fu_146           |A_IO_L2_in_intra_trans           |        1|      259|   5.000 ns|   1.295 us|    1|  259|       no|
        |grp_A_IO_L2_in_inter_trans_boundary_fu_156  |A_IO_L2_in_inter_trans_boundary  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_260_1     |    10280|   133672|  2570 ~ 33418|          -|          -|     4|        no|
        | + VITIS_LOOP_261_2    |     2568|    33416|    642 ~ 8354|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_262_3  |      640|     8352|      20 ~ 261|          -|          -|    32|        no|
        +-----------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       33|      217|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      229|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|       71|      513|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |grp_A_IO_L2_in_inter_trans_boundary_fu_156  |A_IO_L2_in_inter_trans_boundary  |        0|   0|  13|   71|    0|
    |grp_A_IO_L2_in_intra_trans_fu_146           |A_IO_L2_in_intra_trans           |        0|   0|  20|  146|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                 |        0|   0|  33|  217|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in7_local_A_ping_V  |        8|  0|   0|    0|    16|  512|     1|         8192|
    |local_A_pong_V_U  |A_IO_L2_in7_local_A_ping_V  |        8|  0|   0|    0|    16|  512|     1|         8192|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                            |       16|  0|   0|    0|    32| 1024|     2|        16384|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_43_fu_189_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln870_44_fu_205_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln870_fu_177_p2              |         +|   0|  0|  10|           3|           1|
    |icmp_ln1069_44_fu_183_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln1069_45_fu_199_p2         |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln1069_fu_171_p2            |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |arb_fu_211_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  67|          27|          22|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  37|          7|    1|          7|
    |ap_done                                                  |   9|          2|    1|          2|
    |arb_3_reg_134                                            |   9|          2|    1|          2|
    |c0_V_fu_60                                               |   9|          2|    3|          6|
    |c1_V_reg_86                                              |   9|          2|    3|          6|
    |c2_V_reg_110                                             |   9|          2|    6|         12|
    |fifo_A_A_IO_L2_in_151277_read                            |   9|          2|    1|          2|
    |fifo_A_PE_15_01549_write                                 |   9|          2|    1|          2|
    |grp_A_IO_L2_in_intra_trans_fu_146_intra_trans_en_offset  |  14|          3|    1|          3|
    |grp_A_IO_L2_in_intra_trans_fu_146_local_A_q0             |  14|          3|  512|       1536|
    |intra_trans_en_5_reg_97                                  |   9|          2|    1|          2|
    |intra_trans_en_6_reg_121                                 |   9|          2|    1|          2|
    |local_A_ping_V_address0                                  |  14|          3|    4|         12|
    |local_A_ping_V_ce0                                       |  14|          3|    1|          3|
    |local_A_ping_V_we0                                       |   9|          2|    1|          2|
    |local_A_pong_V_address0                                  |  14|          3|    4|         12|
    |local_A_pong_V_ce0                                       |  14|          3|    1|          3|
    |local_A_pong_V_we0                                       |   9|          2|    1|          2|
    |real_start                                               |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 229|         49|  545|       1618|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |add_ln870_43_reg_235                                     |  3|   0|    3|          0|
    |add_ln870_44_reg_243                                     |  6|   0|    6|          0|
    |add_ln870_reg_227                                        |  3|   0|    3|          0|
    |ap_CS_fsm                                                |  6|   0|    6|          0|
    |ap_done_reg                                              |  1|   0|    1|          0|
    |arb_3_reg_134                                            |  1|   0|    1|          0|
    |c0_V_fu_60                                               |  3|   0|    3|          0|
    |c1_V_reg_86                                              |  3|   0|    3|          0|
    |c2_V_reg_110                                             |  6|   0|    6|          0|
    |grp_A_IO_L2_in_inter_trans_boundary_fu_156_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_trans_fu_146_ap_start_reg           |  1|   0|    1|          0|
    |intra_trans_en_5_reg_97                                  |  1|   0|    1|          0|
    |intra_trans_en_6_reg_121                                 |  1|   0|    1|          0|
    |intra_trans_en_reg_72                                    |  1|   0|    1|          0|
    |start_once_reg                                           |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 38|   0|   38|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|       A_IO_L2_in_boundary|  return value|
|fifo_A_A_IO_L2_in_151277_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_151277|       pointer|
|fifo_A_A_IO_L2_in_151277_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_151277|       pointer|
|fifo_A_A_IO_L2_in_151277_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_151277|       pointer|
|fifo_A_PE_15_01549_din            |  out|  512|     ap_fifo|        fifo_A_PE_15_01549|       pointer|
|fifo_A_PE_15_01549_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_15_01549|       pointer|
|fifo_A_PE_15_01549_write          |  out|    1|     ap_fifo|        fifo_A_PE_15_01549|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c0_V = alloca i32 1"   --->   Operation 7 'alloca' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_01549, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_151277, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_01549, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_151277, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.20ns)   --->   "%local_A_ping_V = alloca i64 1" [src/kernel_kernel.cpp:247]   --->   Operation 12 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [src/kernel_kernel.cpp:249]   --->   Operation 13 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln247 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 18, i64 18446744073709551615" [src/kernel_kernel.cpp:247]   --->   Operation 14 'specmemcore' 'specmemcore_ln247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln249 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 18, i64 18446744073709551615" [src/kernel_kernel.cpp:249]   --->   Operation 15 'specmemcore' 'specmemcore_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln260 = store i3 0, i3 %c0_V" [src/kernel_kernel.cpp:260]   --->   Operation 16 'store' 'store_ln260' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln260 = br void" [src/kernel_kernel.cpp:260]   --->   Operation 17 'br' 'br_ln260' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 18 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c0_V_17 = load i3 %c0_V"   --->   Operation 19 'load' 'c0_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.49ns)   --->   "%icmp_ln1069 = icmp_eq  i3 %c0_V_17, i3 4"   --->   Operation 20 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln870 = add i3 %c0_V_17, i3 1"   --->   Operation 22 'add' 'add_ln870' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln1069, void %.split4, void" [src/kernel_kernel.cpp:260]   --->   Operation 23 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/kernel_kernel.cpp:260]   --->   Operation 24 'specloopname' 'specloopname_ln260' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln261 = br void" [src/kernel_kernel.cpp:261]   --->   Operation 25 'br' 'br_ln261' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 26 [2/2] (0.41ns)   --->   "%call_ln313 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_15_01549, i1 1" [src/kernel_kernel.cpp:313]   --->   Operation 26 'call' 'call_ln313' <Predicate = (icmp_ln1069)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln870_43, void, i3 0, void %.split4"   --->   Operation 27 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%intra_trans_en_5 = phi i1 1, void, i1 %intra_trans_en, void %.split4"   --->   Operation 28 'phi' 'intra_trans_en_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln1069_44 = icmp_eq  i3 %c1_V, i3 4"   --->   Operation 29 'icmp' 'icmp_ln1069_44' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_1349 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 30 'speclooptripcount' 'empty_1349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln870_43 = add i3 %c1_V, i3 1"   --->   Operation 31 'add' 'add_ln870_43' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln1069_44, void %.split2, void" [src/kernel_kernel.cpp:261]   --->   Operation 32 'br' 'br_ln261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [src/kernel_kernel.cpp:261]   --->   Operation 33 'specloopname' 'specloopname_ln261' <Predicate = (!icmp_ln1069_44)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln262 = br void" [src/kernel_kernel.cpp:262]   --->   Operation 34 'br' 'br_ln262' <Predicate = (!icmp_ln1069_44)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln870 = store i3 %add_ln870, i3 %c0_V"   --->   Operation 35 'store' 'store_ln870' <Predicate = (icmp_ln1069_44)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln1069_44)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.03>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split2, i6 %add_ln870_44, void"   --->   Operation 37 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%intra_trans_en_6 = phi i1 %intra_trans_en_5, void %.split2, i1 1, void"   --->   Operation 38 'phi' 'intra_trans_en_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%arb_3 = phi i1 0, void %.split2, i1 %arb, void"   --->   Operation 39 'phi' 'arb_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln1069_45 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 40 'icmp' 'icmp_ln1069_45' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_1350 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 41 'speclooptripcount' 'empty_1350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln870_44 = add i6 %c2_V, i6 1"   --->   Operation 42 'add' 'add_ln870_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %icmp_ln1069_45, void %.split, void" [src/kernel_kernel.cpp:262]   --->   Operation 43 'br' 'br_ln262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln262 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/kernel_kernel.cpp:262]   --->   Operation 44 'specloopname' 'specloopname_ln262' <Predicate = (!icmp_ln1069_45)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %arb_3, void, void" [src/kernel_kernel.cpp:266]   --->   Operation 45 'br' 'br_ln266' <Predicate = (!icmp_ln1069_45)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.38ns)   --->   "%call_ln267 = call void @A_IO_L2_in_inter_trans_boundary, i512 %local_A_pong_V, i512 %fifo_A_A_IO_L2_in_151277" [src/kernel_kernel.cpp:267]   --->   Operation 46 'call' 'call_ln267' <Predicate = (!icmp_ln1069_45 & !arb_3)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [2/2] (0.41ns)   --->   "%call_ln276 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_15_01549, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:276]   --->   Operation 47 'call' 'call_ln276' <Predicate = (!icmp_ln1069_45 & !arb_3)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [2/2] (0.38ns)   --->   "%call_ln286 = call void @A_IO_L2_in_inter_trans_boundary, i512 %local_A_ping_V, i512 %fifo_A_A_IO_L2_in_151277" [src/kernel_kernel.cpp:286]   --->   Operation 48 'call' 'call_ln286' <Predicate = (!icmp_ln1069_45 & arb_3)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [2/2] (0.41ns)   --->   "%call_ln295 = call void @A_IO_L2_in_intra_trans, i512 %local_A_pong_V, i512 %fifo_A_PE_15_01549, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:295]   --->   Operation 49 'call' 'call_ln295' <Predicate = (!icmp_ln1069_45 & arb_3)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln1069_45)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.12>
ST_5 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln267 = call void @A_IO_L2_in_inter_trans_boundary, i512 %local_A_pong_V, i512 %fifo_A_A_IO_L2_in_151277" [src/kernel_kernel.cpp:267]   --->   Operation 51 'call' 'call_ln267' <Predicate = (!arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln276 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_15_01549, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:276]   --->   Operation 52 'call' 'call_ln276' <Predicate = (!arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln285 = br void" [src/kernel_kernel.cpp:285]   --->   Operation 53 'br' 'br_ln285' <Predicate = (!arb_3)> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln286 = call void @A_IO_L2_in_inter_trans_boundary, i512 %local_A_ping_V, i512 %fifo_A_A_IO_L2_in_151277" [src/kernel_kernel.cpp:286]   --->   Operation 54 'call' 'call_ln286' <Predicate = (arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln295 = call void @A_IO_L2_in_intra_trans, i512 %local_A_pong_V, i512 %fifo_A_PE_15_01549, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:295]   --->   Operation 55 'call' 'call_ln295' <Predicate = (arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (arb_3)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_3, i1 1" [src/kernel_kernel.cpp:306]   --->   Operation 57 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln313 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_15_01549, i1 1" [src/kernel_kernel.cpp:313]   --->   Operation 59 'call' 'call_ln313' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln334 = ret" [src/kernel_kernel.cpp:334]   --->   Operation 60 'ret' 'ret_ln334' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_151277]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_15_01549]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c0_V               (alloca           ) [ 0111110]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
local_A_ping_V     (alloca           ) [ 0011111]
local_A_pong_V     (alloca           ) [ 0011110]
specmemcore_ln247  (specmemcore      ) [ 0000000]
specmemcore_ln249  (specmemcore      ) [ 0000000]
store_ln260        (store            ) [ 0000000]
br_ln260           (br               ) [ 0111110]
intra_trans_en     (phi              ) [ 0011110]
c0_V_17            (load             ) [ 0000000]
icmp_ln1069        (icmp             ) [ 0011110]
empty              (speclooptripcount) [ 0000000]
add_ln870          (add              ) [ 0001110]
br_ln260           (br               ) [ 0000000]
specloopname_ln260 (specloopname     ) [ 0000000]
br_ln261           (br               ) [ 0011110]
c1_V               (phi              ) [ 0001000]
intra_trans_en_5   (phi              ) [ 0001110]
icmp_ln1069_44     (icmp             ) [ 0011110]
empty_1349         (speclooptripcount) [ 0000000]
add_ln870_43       (add              ) [ 0011110]
br_ln261           (br               ) [ 0000000]
specloopname_ln261 (specloopname     ) [ 0000000]
br_ln262           (br               ) [ 0011110]
store_ln870        (store            ) [ 0000000]
br_ln0             (br               ) [ 0111110]
c2_V               (phi              ) [ 0000100]
intra_trans_en_6   (phi              ) [ 0000110]
arb_3              (phi              ) [ 0000110]
icmp_ln1069_45     (icmp             ) [ 0011110]
empty_1350         (speclooptripcount) [ 0000000]
add_ln870_44       (add              ) [ 0011110]
br_ln262           (br               ) [ 0000000]
specloopname_ln262 (specloopname     ) [ 0000000]
br_ln266           (br               ) [ 0000000]
br_ln0             (br               ) [ 0011110]
call_ln267         (call             ) [ 0000000]
call_ln276         (call             ) [ 0000000]
br_ln285           (br               ) [ 0000000]
call_ln286         (call             ) [ 0000000]
call_ln295         (call             ) [ 0000000]
br_ln0             (br               ) [ 0000000]
arb                (xor              ) [ 0011110]
br_ln0             (br               ) [ 0011110]
call_ln313         (call             ) [ 0000000]
ret_ln334          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_151277">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_151277"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_15_01549">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_15_01549"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_intra_trans"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_inter_trans_boundary"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="c0_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c0_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="local_A_ping_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_A_pong_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="intra_trans_en_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="intra_trans_en_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="1" slack="1"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c1_V_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="1"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="c1_V_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="intra_trans_en_5_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_5 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="intra_trans_en_5_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_5/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="c2_V_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="c2_V_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="intra_trans_en_6_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_6 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="intra_trans_en_6_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_6/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="arb_3_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_3 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="arb_3_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_3/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_A_IO_L2_in_intra_trans_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="512" slack="0"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln313/2 call_ln276/4 call_ln295/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_A_IO_L2_in_inter_trans_boundary_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="512" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln267/4 call_ln286/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln260_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="c0_V_17_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c0_V_17/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln1069_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln870_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln1069_44_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_44/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln870_43_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_43/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln870_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="0" index="1" bw="3" slack="2"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln1069_45_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_45/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln870_44_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_44/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="arb_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="c0_V_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="227" class="1005" name="add_ln870_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln870_43_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_43 "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln870_44_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_44 "/>
</bind>
</comp>

<comp id="248" class="1005" name="arb_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="72" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="72" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="77" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="72" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="97" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="155"><net_src comp="125" pin="4"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="90" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="90" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="203"><net_src comp="114" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="114" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="134" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="60" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="230"><net_src comp="177" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="238"><net_src comp="189" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="246"><net_src comp="205" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="251"><net_src comp="211" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_PE_15_01549 | {2 4 5 6 }
 - Input state : 
	Port: A_IO_L2_in_boundary : fifo_A_A_IO_L2_in_151277 | {4 5 }
  - Chain level:
	State 1
		specmemcore_ln247 : 1
		specmemcore_ln249 : 1
		store_ln260 : 1
	State 2
		icmp_ln1069 : 1
		add_ln870 : 1
		br_ln260 : 2
	State 3
		icmp_ln1069_44 : 1
		add_ln870_43 : 1
		br_ln261 : 2
	State 4
		icmp_ln1069_45 : 1
		add_ln870_44 : 1
		br_ln262 : 2
		br_ln266 : 1
		call_ln276 : 1
		call_ln295 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   call   |      grp_A_IO_L2_in_intra_trans_fu_146     |  0.387  |    19   |    62   |
|          | grp_A_IO_L2_in_inter_trans_boundary_fu_156 |    0    |    10   |    21   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              add_ln870_fu_177              |    0    |    0    |    10   |
|    add   |             add_ln870_43_fu_189            |    0    |    0    |    10   |
|          |             add_ln870_44_fu_205            |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|
|          |             icmp_ln1069_fu_171             |    0    |    0    |    8    |
|   icmp   |            icmp_ln1069_44_fu_183           |    0    |    0    |    8    |
|          |            icmp_ln1069_45_fu_199           |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|
|    xor   |                 arb_fu_211                 |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |  0.387  |    29   |   144   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_ping_V|    8   |    0   |    0   |
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln870_43_reg_235  |    3   |
|  add_ln870_44_reg_243  |    6   |
|    add_ln870_reg_227   |    3   |
|      arb_3_reg_134     |    1   |
|       arb_reg_248      |    1   |
|      c0_V_reg_217      |    3   |
|       c1_V_reg_86      |    3   |
|      c2_V_reg_110      |    6   |
| intra_trans_en_5_reg_97|    1   |
|intra_trans_en_6_reg_121|    1   |
|  intra_trans_en_reg_72 |    1   |
+------------------------+--------+
|          Total         |   29   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|       intra_trans_en_reg_72       |  p0  |   3  |   1  |    3   ||    9    |
|      intra_trans_en_5_reg_97      |  p0  |   2  |   1  |    2   ||    9    |
|      intra_trans_en_6_reg_121     |  p0  |   2  |   1  |    2   ||    9    |
|           arb_3_reg_134           |  p0  |   2  |   1  |    2   ||    9    |
| grp_A_IO_L2_in_intra_trans_fu_146 |  p3  |   2  |   1  |    2   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   11   || 1.96786 ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   29   |   144  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   29   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   58   |   189  |
+-----------+--------+--------+--------+--------+
