|quartus_compile
resetn => sync_resetn[0].ACLR
resetn => sync_resetn[1].ACLR
resetn => sync_resetn[2].ACLR
clock => clock.IN1
gaussian_start[0] => gaussian_start_reg[0].DATAIN
gaussian_busy[0] <= gaussian_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_done[0] <= gaussian_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_stall[0] => gaussian_stall_reg[0].DATAIN
gaussian_c[0] => gaussian_c_reg[0].DATAIN
gaussian_c[1] => gaussian_c_reg[1].DATAIN
gaussian_c[2] => gaussian_c_reg[2].DATAIN
gaussian_c[3] => gaussian_c_reg[3].DATAIN
gaussian_c[4] => gaussian_c_reg[4].DATAIN
gaussian_c[5] => gaussian_c_reg[5].DATAIN
gaussian_c[6] => gaussian_c_reg[6].DATAIN
gaussian_c[7] => gaussian_c_reg[7].DATAIN
gaussian_c[8] => gaussian_c_reg[8].DATAIN
gaussian_c[9] => gaussian_c_reg[9].DATAIN
gaussian_c[10] => gaussian_c_reg[10].DATAIN
gaussian_c[11] => gaussian_c_reg[11].DATAIN
gaussian_c[12] => gaussian_c_reg[12].DATAIN
gaussian_c[13] => gaussian_c_reg[13].DATAIN
gaussian_c[14] => gaussian_c_reg[14].DATAIN
gaussian_c[15] => gaussian_c_reg[15].DATAIN
gaussian_c[16] => gaussian_c_reg[16].DATAIN
gaussian_c[17] => gaussian_c_reg[17].DATAIN
gaussian_c[18] => gaussian_c_reg[18].DATAIN
gaussian_c[19] => gaussian_c_reg[19].DATAIN
gaussian_c[20] => gaussian_c_reg[20].DATAIN
gaussian_c[21] => gaussian_c_reg[21].DATAIN
gaussian_c[22] => gaussian_c_reg[22].DATAIN
gaussian_c[23] => gaussian_c_reg[23].DATAIN
gaussian_c[24] => gaussian_c_reg[24].DATAIN
gaussian_c[25] => gaussian_c_reg[25].DATAIN
gaussian_c[26] => gaussian_c_reg[26].DATAIN
gaussian_c[27] => gaussian_c_reg[27].DATAIN
gaussian_c[28] => gaussian_c_reg[28].DATAIN
gaussian_c[29] => gaussian_c_reg[29].DATAIN
gaussian_c[30] => gaussian_c_reg[30].DATAIN
gaussian_c[31] => gaussian_c_reg[31].DATAIN
gaussian_c[32] => gaussian_c_reg[32].DATAIN
gaussian_c[33] => gaussian_c_reg[33].DATAIN
gaussian_c[34] => gaussian_c_reg[34].DATAIN
gaussian_c[35] => gaussian_c_reg[35].DATAIN
gaussian_c[36] => gaussian_c_reg[36].DATAIN
gaussian_c[37] => gaussian_c_reg[37].DATAIN
gaussian_c[38] => gaussian_c_reg[38].DATAIN
gaussian_c[39] => gaussian_c_reg[39].DATAIN
gaussian_c[40] => gaussian_c_reg[40].DATAIN
gaussian_c[41] => gaussian_c_reg[41].DATAIN
gaussian_c[42] => gaussian_c_reg[42].DATAIN
gaussian_c[43] => gaussian_c_reg[43].DATAIN
gaussian_c[44] => gaussian_c_reg[44].DATAIN
gaussian_c[45] => gaussian_c_reg[45].DATAIN
gaussian_c[46] => gaussian_c_reg[46].DATAIN
gaussian_c[47] => gaussian_c_reg[47].DATAIN
gaussian_c[48] => gaussian_c_reg[48].DATAIN
gaussian_c[49] => gaussian_c_reg[49].DATAIN
gaussian_c[50] => gaussian_c_reg[50].DATAIN
gaussian_c[51] => gaussian_c_reg[51].DATAIN
gaussian_c[52] => gaussian_c_reg[52].DATAIN
gaussian_c[53] => gaussian_c_reg[53].DATAIN
gaussian_c[54] => gaussian_c_reg[54].DATAIN
gaussian_c[55] => gaussian_c_reg[55].DATAIN
gaussian_c[56] => gaussian_c_reg[56].DATAIN
gaussian_c[57] => gaussian_c_reg[57].DATAIN
gaussian_c[58] => gaussian_c_reg[58].DATAIN
gaussian_c[59] => gaussian_c_reg[59].DATAIN
gaussian_c[60] => gaussian_c_reg[60].DATAIN
gaussian_c[61] => gaussian_c_reg[61].DATAIN
gaussian_c[62] => gaussian_c_reg[62].DATAIN
gaussian_c[63] => gaussian_c_reg[63].DATAIN
gaussian_A[0] => gaussian_A_reg[0].DATAIN
gaussian_A[1] => gaussian_A_reg[1].DATAIN
gaussian_A[2] => gaussian_A_reg[2].DATAIN
gaussian_A[3] => gaussian_A_reg[3].DATAIN
gaussian_A[4] => gaussian_A_reg[4].DATAIN
gaussian_A[5] => gaussian_A_reg[5].DATAIN
gaussian_A[6] => gaussian_A_reg[6].DATAIN
gaussian_A[7] => gaussian_A_reg[7].DATAIN
gaussian_A[8] => gaussian_A_reg[8].DATAIN
gaussian_A[9] => gaussian_A_reg[9].DATAIN
gaussian_A[10] => gaussian_A_reg[10].DATAIN
gaussian_A[11] => gaussian_A_reg[11].DATAIN
gaussian_A[12] => gaussian_A_reg[12].DATAIN
gaussian_A[13] => gaussian_A_reg[13].DATAIN
gaussian_A[14] => gaussian_A_reg[14].DATAIN
gaussian_A[15] => gaussian_A_reg[15].DATAIN
gaussian_A[16] => gaussian_A_reg[16].DATAIN
gaussian_A[17] => gaussian_A_reg[17].DATAIN
gaussian_A[18] => gaussian_A_reg[18].DATAIN
gaussian_A[19] => gaussian_A_reg[19].DATAIN
gaussian_A[20] => gaussian_A_reg[20].DATAIN
gaussian_A[21] => gaussian_A_reg[21].DATAIN
gaussian_A[22] => gaussian_A_reg[22].DATAIN
gaussian_A[23] => gaussian_A_reg[23].DATAIN
gaussian_A[24] => gaussian_A_reg[24].DATAIN
gaussian_A[25] => gaussian_A_reg[25].DATAIN
gaussian_A[26] => gaussian_A_reg[26].DATAIN
gaussian_A[27] => gaussian_A_reg[27].DATAIN
gaussian_A[28] => gaussian_A_reg[28].DATAIN
gaussian_A[29] => gaussian_A_reg[29].DATAIN
gaussian_A[30] => gaussian_A_reg[30].DATAIN
gaussian_A[31] => gaussian_A_reg[31].DATAIN
gaussian_A[32] => gaussian_A_reg[32].DATAIN
gaussian_A[33] => gaussian_A_reg[33].DATAIN
gaussian_A[34] => gaussian_A_reg[34].DATAIN
gaussian_A[35] => gaussian_A_reg[35].DATAIN
gaussian_A[36] => gaussian_A_reg[36].DATAIN
gaussian_A[37] => gaussian_A_reg[37].DATAIN
gaussian_A[38] => gaussian_A_reg[38].DATAIN
gaussian_A[39] => gaussian_A_reg[39].DATAIN
gaussian_A[40] => gaussian_A_reg[40].DATAIN
gaussian_A[41] => gaussian_A_reg[41].DATAIN
gaussian_A[42] => gaussian_A_reg[42].DATAIN
gaussian_A[43] => gaussian_A_reg[43].DATAIN
gaussian_A[44] => gaussian_A_reg[44].DATAIN
gaussian_A[45] => gaussian_A_reg[45].DATAIN
gaussian_A[46] => gaussian_A_reg[46].DATAIN
gaussian_A[47] => gaussian_A_reg[47].DATAIN
gaussian_A[48] => gaussian_A_reg[48].DATAIN
gaussian_A[49] => gaussian_A_reg[49].DATAIN
gaussian_A[50] => gaussian_A_reg[50].DATAIN
gaussian_A[51] => gaussian_A_reg[51].DATAIN
gaussian_A[52] => gaussian_A_reg[52].DATAIN
gaussian_A[53] => gaussian_A_reg[53].DATAIN
gaussian_A[54] => gaussian_A_reg[54].DATAIN
gaussian_A[55] => gaussian_A_reg[55].DATAIN
gaussian_A[56] => gaussian_A_reg[56].DATAIN
gaussian_A[57] => gaussian_A_reg[57].DATAIN
gaussian_A[58] => gaussian_A_reg[58].DATAIN
gaussian_A[59] => gaussian_A_reg[59].DATAIN
gaussian_A[60] => gaussian_A_reg[60].DATAIN
gaussian_A[61] => gaussian_A_reg[61].DATAIN
gaussian_A[62] => gaussian_A_reg[62].DATAIN
gaussian_A[63] => gaussian_A_reg[63].DATAIN
gaussian_avmm_1_rw_address[0] <= gaussian_avmm_1_rw_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[1] <= gaussian_avmm_1_rw_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[2] <= gaussian_avmm_1_rw_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[3] <= gaussian_avmm_1_rw_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[4] <= gaussian_avmm_1_rw_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[5] <= gaussian_avmm_1_rw_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[6] <= gaussian_avmm_1_rw_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[7] <= gaussian_avmm_1_rw_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[8] <= gaussian_avmm_1_rw_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[9] <= gaussian_avmm_1_rw_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[10] <= gaussian_avmm_1_rw_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[11] <= gaussian_avmm_1_rw_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[12] <= gaussian_avmm_1_rw_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[13] <= gaussian_avmm_1_rw_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[14] <= gaussian_avmm_1_rw_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[15] <= gaussian_avmm_1_rw_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[16] <= gaussian_avmm_1_rw_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[17] <= gaussian_avmm_1_rw_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[18] <= gaussian_avmm_1_rw_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[19] <= gaussian_avmm_1_rw_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[20] <= gaussian_avmm_1_rw_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[21] <= gaussian_avmm_1_rw_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[22] <= gaussian_avmm_1_rw_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[23] <= gaussian_avmm_1_rw_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[24] <= gaussian_avmm_1_rw_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[25] <= gaussian_avmm_1_rw_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[26] <= gaussian_avmm_1_rw_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[27] <= gaussian_avmm_1_rw_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[28] <= gaussian_avmm_1_rw_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[29] <= gaussian_avmm_1_rw_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[30] <= gaussian_avmm_1_rw_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_address[31] <= gaussian_avmm_1_rw_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_byteenable[0] <= gaussian_avmm_1_rw_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_byteenable[1] <= gaussian_avmm_1_rw_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_byteenable[2] <= gaussian_avmm_1_rw_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_byteenable[3] <= gaussian_avmm_1_rw_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_read[0] <= gaussian_avmm_1_rw_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_readdata[0] => gaussian_avmm_1_rw_readdata_reg[0].DATAIN
gaussian_avmm_1_rw_readdata[1] => gaussian_avmm_1_rw_readdata_reg[1].DATAIN
gaussian_avmm_1_rw_readdata[2] => gaussian_avmm_1_rw_readdata_reg[2].DATAIN
gaussian_avmm_1_rw_readdata[3] => gaussian_avmm_1_rw_readdata_reg[3].DATAIN
gaussian_avmm_1_rw_readdata[4] => gaussian_avmm_1_rw_readdata_reg[4].DATAIN
gaussian_avmm_1_rw_readdata[5] => gaussian_avmm_1_rw_readdata_reg[5].DATAIN
gaussian_avmm_1_rw_readdata[6] => gaussian_avmm_1_rw_readdata_reg[6].DATAIN
gaussian_avmm_1_rw_readdata[7] => gaussian_avmm_1_rw_readdata_reg[7].DATAIN
gaussian_avmm_1_rw_readdata[8] => gaussian_avmm_1_rw_readdata_reg[8].DATAIN
gaussian_avmm_1_rw_readdata[9] => gaussian_avmm_1_rw_readdata_reg[9].DATAIN
gaussian_avmm_1_rw_readdata[10] => gaussian_avmm_1_rw_readdata_reg[10].DATAIN
gaussian_avmm_1_rw_readdata[11] => gaussian_avmm_1_rw_readdata_reg[11].DATAIN
gaussian_avmm_1_rw_readdata[12] => gaussian_avmm_1_rw_readdata_reg[12].DATAIN
gaussian_avmm_1_rw_readdata[13] => gaussian_avmm_1_rw_readdata_reg[13].DATAIN
gaussian_avmm_1_rw_readdata[14] => gaussian_avmm_1_rw_readdata_reg[14].DATAIN
gaussian_avmm_1_rw_readdata[15] => gaussian_avmm_1_rw_readdata_reg[15].DATAIN
gaussian_avmm_1_rw_readdata[16] => gaussian_avmm_1_rw_readdata_reg[16].DATAIN
gaussian_avmm_1_rw_readdata[17] => gaussian_avmm_1_rw_readdata_reg[17].DATAIN
gaussian_avmm_1_rw_readdata[18] => gaussian_avmm_1_rw_readdata_reg[18].DATAIN
gaussian_avmm_1_rw_readdata[19] => gaussian_avmm_1_rw_readdata_reg[19].DATAIN
gaussian_avmm_1_rw_readdata[20] => gaussian_avmm_1_rw_readdata_reg[20].DATAIN
gaussian_avmm_1_rw_readdata[21] => gaussian_avmm_1_rw_readdata_reg[21].DATAIN
gaussian_avmm_1_rw_readdata[22] => gaussian_avmm_1_rw_readdata_reg[22].DATAIN
gaussian_avmm_1_rw_readdata[23] => gaussian_avmm_1_rw_readdata_reg[23].DATAIN
gaussian_avmm_1_rw_readdata[24] => gaussian_avmm_1_rw_readdata_reg[24].DATAIN
gaussian_avmm_1_rw_readdata[25] => gaussian_avmm_1_rw_readdata_reg[25].DATAIN
gaussian_avmm_1_rw_readdata[26] => gaussian_avmm_1_rw_readdata_reg[26].DATAIN
gaussian_avmm_1_rw_readdata[27] => gaussian_avmm_1_rw_readdata_reg[27].DATAIN
gaussian_avmm_1_rw_readdata[28] => gaussian_avmm_1_rw_readdata_reg[28].DATAIN
gaussian_avmm_1_rw_readdata[29] => gaussian_avmm_1_rw_readdata_reg[29].DATAIN
gaussian_avmm_1_rw_readdata[30] => gaussian_avmm_1_rw_readdata_reg[30].DATAIN
gaussian_avmm_1_rw_readdata[31] => gaussian_avmm_1_rw_readdata_reg[31].DATAIN
gaussian_avmm_1_rw_write[0] <= gaussian_avmm_1_rw_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[0] <= gaussian_avmm_1_rw_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[1] <= gaussian_avmm_1_rw_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[2] <= gaussian_avmm_1_rw_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[3] <= gaussian_avmm_1_rw_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[4] <= gaussian_avmm_1_rw_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[5] <= gaussian_avmm_1_rw_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[6] <= gaussian_avmm_1_rw_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[7] <= gaussian_avmm_1_rw_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[8] <= gaussian_avmm_1_rw_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[9] <= gaussian_avmm_1_rw_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[10] <= gaussian_avmm_1_rw_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[11] <= gaussian_avmm_1_rw_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[12] <= gaussian_avmm_1_rw_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[13] <= gaussian_avmm_1_rw_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[14] <= gaussian_avmm_1_rw_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[15] <= gaussian_avmm_1_rw_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[16] <= gaussian_avmm_1_rw_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[17] <= gaussian_avmm_1_rw_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[18] <= gaussian_avmm_1_rw_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[19] <= gaussian_avmm_1_rw_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[20] <= gaussian_avmm_1_rw_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[21] <= gaussian_avmm_1_rw_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[22] <= gaussian_avmm_1_rw_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[23] <= gaussian_avmm_1_rw_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[24] <= gaussian_avmm_1_rw_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[25] <= gaussian_avmm_1_rw_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[26] <= gaussian_avmm_1_rw_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[27] <= gaussian_avmm_1_rw_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[28] <= gaussian_avmm_1_rw_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[29] <= gaussian_avmm_1_rw_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[30] <= gaussian_avmm_1_rw_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaussian_avmm_1_rw_writedata[31] <= gaussian_avmm_1_rw_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
A[32] => A[32].IN1
A[33] => A[33].IN1
A[34] => A[34].IN1
A[35] => A[35].IN1
A[36] => A[36].IN1
A[37] => A[37].IN1
A[38] => A[38].IN1
A[39] => A[39].IN1
A[40] => A[40].IN1
A[41] => A[41].IN1
A[42] => A[42].IN1
A[43] => A[43].IN1
A[44] => A[44].IN1
A[45] => A[45].IN1
A[46] => A[46].IN1
A[47] => A[47].IN1
A[48] => A[48].IN1
A[49] => A[49].IN1
A[50] => A[50].IN1
A[51] => A[51].IN1
A[52] => A[52].IN1
A[53] => A[53].IN1
A[54] => A[54].IN1
A[55] => A[55].IN1
A[56] => A[56].IN1
A[57] => A[57].IN1
A[58] => A[58].IN1
A[59] => A[59].IN1
A[60] => A[60].IN1
A[61] => A[61].IN1
A[62] => A[62].IN1
A[63] => A[63].IN1
avmm_1_rw_address[0] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[1] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[2] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[3] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[4] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[5] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[6] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[7] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[8] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[9] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[10] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[11] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[12] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[13] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[14] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[15] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[16] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[17] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[18] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[19] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[20] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[21] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[22] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[23] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[24] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[25] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[26] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[27] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[28] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[29] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[30] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_address[31] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_address
avmm_1_rw_byteenable[0] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[1] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[2] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[3] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_read <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_read
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_write <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_write
avmm_1_rw_writedata[0] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[1] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[2] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[3] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[4] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[5] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[6] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[7] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[8] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[9] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[10] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[11] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[12] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[13] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[14] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[15] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[16] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[17] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[18] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[19] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[20] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[21] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[22] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[23] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[24] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[25] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[26] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[27] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[28] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[29] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[30] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[31] <= gaussian_internal:gaussian_internal_inst.avmm_1_rw_writedata
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
c[16] => c[16].IN1
c[17] => c[17].IN1
c[18] => c[18].IN1
c[19] => c[19].IN1
c[20] => c[20].IN1
c[21] => c[21].IN1
c[22] => c[22].IN1
c[23] => c[23].IN1
c[24] => c[24].IN1
c[25] => c[25].IN1
c[26] => c[26].IN1
c[27] => c[27].IN1
c[28] => c[28].IN1
c[29] => c[29].IN1
c[30] => c[30].IN1
c[31] => c[31].IN1
c[32] => c[32].IN1
c[33] => c[33].IN1
c[34] => c[34].IN1
c[35] => c[35].IN1
c[36] => c[36].IN1
c[37] => c[37].IN1
c[38] => c[38].IN1
c[39] => c[39].IN1
c[40] => c[40].IN1
c[41] => c[41].IN1
c[42] => c[42].IN1
c[43] => c[43].IN1
c[44] => c[44].IN1
c[45] => c[45].IN1
c[46] => c[46].IN1
c[47] => c[47].IN1
c[48] => c[48].IN1
c[49] => c[49].IN1
c[50] => c[50].IN1
c[51] => c[51].IN1
c[52] => c[52].IN1
c[53] => c[53].IN1
c[54] => c[54].IN1
c[55] => c[55].IN1
c[56] => c[56].IN1
c[57] => c[57].IN1
c[58] => c[58].IN1
c[59] => c[59].IN1
c[60] => c[60].IN1
c[61] => c[61].IN1
c[62] => c[62].IN1
c[63] => c[63].IN1
start => start.IN1
busy <= gaussian_internal:gaussian_internal_inst.busy
clock => clock.IN1
resetn => resetn.IN1
done <= gaussian_internal:gaussian_internal_inst.done
stall => stall.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst
clock => clock.IN2
resetn => resetn.IN2
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
c[16] => c[16].IN1
c[17] => c[17].IN1
c[18] => c[18].IN1
c[19] => c[19].IN1
c[20] => c[20].IN1
c[21] => c[21].IN1
c[22] => c[22].IN1
c[23] => c[23].IN1
c[24] => c[24].IN1
c[25] => c[25].IN1
c[26] => c[26].IN1
c[27] => c[27].IN1
c[28] => c[28].IN1
c[29] => c[29].IN1
c[30] => c[30].IN1
c[31] => c[31].IN1
c[32] => c[32].IN1
c[33] => c[33].IN1
c[34] => c[34].IN1
c[35] => c[35].IN1
c[36] => c[36].IN1
c[37] => c[37].IN1
c[38] => c[38].IN1
c[39] => c[39].IN1
c[40] => c[40].IN1
c[41] => c[41].IN1
c[42] => c[42].IN1
c[43] => c[43].IN1
c[44] => c[44].IN1
c[45] => c[45].IN1
c[46] => c[46].IN1
c[47] => c[47].IN1
c[48] => c[48].IN1
c[49] => c[49].IN1
c[50] => c[50].IN1
c[51] => c[51].IN1
c[52] => c[52].IN1
c[53] => c[53].IN1
c[54] => c[54].IN1
c[55] => c[55].IN1
c[56] => c[56].IN1
c[57] => c[57].IN1
c[58] => c[58].IN1
c[59] => c[59].IN1
c[60] => c[60].IN1
c[61] => c[61].IN1
c[62] => c[62].IN1
c[63] => c[63].IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
A[32] => A[32].IN1
A[33] => A[33].IN1
A[34] => A[34].IN1
A[35] => A[35].IN1
A[36] => A[36].IN1
A[37] => A[37].IN1
A[38] => A[38].IN1
A[39] => A[39].IN1
A[40] => A[40].IN1
A[41] => A[41].IN1
A[42] => A[42].IN1
A[43] => A[43].IN1
A[44] => A[44].IN1
A[45] => A[45].IN1
A[46] => A[46].IN1
A[47] => A[47].IN1
A[48] => A[48].IN1
A[49] => A[49].IN1
A[50] => A[50].IN1
A[51] => A[51].IN1
A[52] => A[52].IN1
A[53] => A[53].IN1
A[54] => A[54].IN1
A[55] => A[55].IN1
A[56] => A[56].IN1
A[57] => A[57].IN1
A[58] => A[58].IN1
A[59] => A[59].IN1
A[60] => A[60].IN1
A[61] => A[61].IN1
A[62] => A[62].IN1
A[63] => A[63].IN1
start => start.IN1
busy <= gaussian_function_wrapper:gaussian_internal.busy
done <= gaussian_function_wrapper:gaussian_internal.done
stall => stall.IN1
avmm_1_rw_enable <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_enable
avmm_1_rw_read <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_read
avmm_1_rw_write <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_write
avmm_1_rw_address[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_writedata[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_byteenable[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_readdatavalid => avmm_1_rw_readdatavalid.IN1
avmm_1_rw_burstcount <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_burstcount
avmm_1_rw_writeack => avmm_1_rw_writeack.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal
A[0] => implicit_input_q[64].IN1
A[1] => implicit_input_q[65].IN1
A[2] => implicit_input_q[66].IN1
A[3] => implicit_input_q[67].IN1
A[4] => implicit_input_q[68].IN1
A[5] => implicit_input_q[69].IN1
A[6] => implicit_input_q[70].IN1
A[7] => implicit_input_q[71].IN1
A[8] => implicit_input_q[72].IN1
A[9] => implicit_input_q[73].IN1
A[10] => implicit_input_q[74].IN1
A[11] => implicit_input_q[75].IN1
A[12] => implicit_input_q[76].IN1
A[13] => implicit_input_q[77].IN1
A[14] => implicit_input_q[78].IN1
A[15] => implicit_input_q[79].IN1
A[16] => implicit_input_q[80].IN1
A[17] => implicit_input_q[81].IN1
A[18] => implicit_input_q[82].IN1
A[19] => implicit_input_q[83].IN1
A[20] => implicit_input_q[84].IN1
A[21] => implicit_input_q[85].IN1
A[22] => implicit_input_q[86].IN1
A[23] => implicit_input_q[87].IN1
A[24] => implicit_input_q[88].IN1
A[25] => implicit_input_q[89].IN1
A[26] => implicit_input_q[90].IN1
A[27] => implicit_input_q[91].IN1
A[28] => implicit_input_q[92].IN1
A[29] => implicit_input_q[93].IN1
A[30] => implicit_input_q[94].IN1
A[31] => implicit_input_q[95].IN1
A[32] => implicit_input_q[96].IN1
A[33] => implicit_input_q[97].IN1
A[34] => implicit_input_q[98].IN1
A[35] => implicit_input_q[99].IN1
A[36] => implicit_input_q[100].IN1
A[37] => implicit_input_q[101].IN1
A[38] => implicit_input_q[102].IN1
A[39] => implicit_input_q[103].IN1
A[40] => implicit_input_q[104].IN1
A[41] => implicit_input_q[105].IN1
A[42] => implicit_input_q[106].IN1
A[43] => implicit_input_q[107].IN1
A[44] => implicit_input_q[108].IN1
A[45] => implicit_input_q[109].IN1
A[46] => implicit_input_q[110].IN1
A[47] => implicit_input_q[111].IN1
A[48] => implicit_input_q[112].IN1
A[49] => implicit_input_q[113].IN1
A[50] => implicit_input_q[114].IN1
A[51] => implicit_input_q[115].IN1
A[52] => implicit_input_q[116].IN1
A[53] => implicit_input_q[117].IN1
A[54] => implicit_input_q[118].IN1
A[55] => implicit_input_q[119].IN1
A[56] => implicit_input_q[120].IN1
A[57] => implicit_input_q[121].IN1
A[58] => implicit_input_q[122].IN1
A[59] => implicit_input_q[123].IN1
A[60] => implicit_input_q[124].IN1
A[61] => implicit_input_q[125].IN1
A[62] => implicit_input_q[126].IN1
A[63] => implicit_input_q[127].IN1
avm_lm1_gaussian_readdata[0] => avm_lm1_gaussian_readdata[0].IN1
avm_lm1_gaussian_readdata[1] => avm_lm1_gaussian_readdata[1].IN1
avm_lm1_gaussian_readdata[2] => avm_lm1_gaussian_readdata[2].IN1
avm_lm1_gaussian_readdata[3] => avm_lm1_gaussian_readdata[3].IN1
avm_lm1_gaussian_readdata[4] => avm_lm1_gaussian_readdata[4].IN1
avm_lm1_gaussian_readdata[5] => avm_lm1_gaussian_readdata[5].IN1
avm_lm1_gaussian_readdata[6] => avm_lm1_gaussian_readdata[6].IN1
avm_lm1_gaussian_readdata[7] => avm_lm1_gaussian_readdata[7].IN1
avm_lm1_gaussian_readdata[8] => avm_lm1_gaussian_readdata[8].IN1
avm_lm1_gaussian_readdata[9] => avm_lm1_gaussian_readdata[9].IN1
avm_lm1_gaussian_readdata[10] => avm_lm1_gaussian_readdata[10].IN1
avm_lm1_gaussian_readdata[11] => avm_lm1_gaussian_readdata[11].IN1
avm_lm1_gaussian_readdata[12] => avm_lm1_gaussian_readdata[12].IN1
avm_lm1_gaussian_readdata[13] => avm_lm1_gaussian_readdata[13].IN1
avm_lm1_gaussian_readdata[14] => avm_lm1_gaussian_readdata[14].IN1
avm_lm1_gaussian_readdata[15] => avm_lm1_gaussian_readdata[15].IN1
avm_lm1_gaussian_readdata[16] => avm_lm1_gaussian_readdata[16].IN1
avm_lm1_gaussian_readdata[17] => avm_lm1_gaussian_readdata[17].IN1
avm_lm1_gaussian_readdata[18] => avm_lm1_gaussian_readdata[18].IN1
avm_lm1_gaussian_readdata[19] => avm_lm1_gaussian_readdata[19].IN1
avm_lm1_gaussian_readdata[20] => avm_lm1_gaussian_readdata[20].IN1
avm_lm1_gaussian_readdata[21] => avm_lm1_gaussian_readdata[21].IN1
avm_lm1_gaussian_readdata[22] => avm_lm1_gaussian_readdata[22].IN1
avm_lm1_gaussian_readdata[23] => avm_lm1_gaussian_readdata[23].IN1
avm_lm1_gaussian_readdata[24] => avm_lm1_gaussian_readdata[24].IN1
avm_lm1_gaussian_readdata[25] => avm_lm1_gaussian_readdata[25].IN1
avm_lm1_gaussian_readdata[26] => avm_lm1_gaussian_readdata[26].IN1
avm_lm1_gaussian_readdata[27] => avm_lm1_gaussian_readdata[27].IN1
avm_lm1_gaussian_readdata[28] => avm_lm1_gaussian_readdata[28].IN1
avm_lm1_gaussian_readdata[29] => avm_lm1_gaussian_readdata[29].IN1
avm_lm1_gaussian_readdata[30] => avm_lm1_gaussian_readdata[30].IN1
avm_lm1_gaussian_readdata[31] => avm_lm1_gaussian_readdata[31].IN1
avm_lm1_gaussian_readdatavalid[0] => avm_lm1_gaussian_readdatavalid[0].IN1
avm_lm1_gaussian_waitrequest[0] => avm_lm1_gaussian_waitrequest[0].IN1
avm_lm1_gaussian_writeack[0] => avm_lm1_gaussian_writeack[0].IN1
avm_lm32_gaussian_readdata[0] => avm_lm32_gaussian_readdata[0].IN1
avm_lm32_gaussian_readdata[1] => avm_lm32_gaussian_readdata[1].IN1
avm_lm32_gaussian_readdata[2] => avm_lm32_gaussian_readdata[2].IN1
avm_lm32_gaussian_readdata[3] => avm_lm32_gaussian_readdata[3].IN1
avm_lm32_gaussian_readdata[4] => avm_lm32_gaussian_readdata[4].IN1
avm_lm32_gaussian_readdata[5] => avm_lm32_gaussian_readdata[5].IN1
avm_lm32_gaussian_readdata[6] => avm_lm32_gaussian_readdata[6].IN1
avm_lm32_gaussian_readdata[7] => avm_lm32_gaussian_readdata[7].IN1
avm_lm32_gaussian_readdata[8] => avm_lm32_gaussian_readdata[8].IN1
avm_lm32_gaussian_readdata[9] => avm_lm32_gaussian_readdata[9].IN1
avm_lm32_gaussian_readdata[10] => avm_lm32_gaussian_readdata[10].IN1
avm_lm32_gaussian_readdata[11] => avm_lm32_gaussian_readdata[11].IN1
avm_lm32_gaussian_readdata[12] => avm_lm32_gaussian_readdata[12].IN1
avm_lm32_gaussian_readdata[13] => avm_lm32_gaussian_readdata[13].IN1
avm_lm32_gaussian_readdata[14] => avm_lm32_gaussian_readdata[14].IN1
avm_lm32_gaussian_readdata[15] => avm_lm32_gaussian_readdata[15].IN1
avm_lm32_gaussian_readdata[16] => avm_lm32_gaussian_readdata[16].IN1
avm_lm32_gaussian_readdata[17] => avm_lm32_gaussian_readdata[17].IN1
avm_lm32_gaussian_readdata[18] => avm_lm32_gaussian_readdata[18].IN1
avm_lm32_gaussian_readdata[19] => avm_lm32_gaussian_readdata[19].IN1
avm_lm32_gaussian_readdata[20] => avm_lm32_gaussian_readdata[20].IN1
avm_lm32_gaussian_readdata[21] => avm_lm32_gaussian_readdata[21].IN1
avm_lm32_gaussian_readdata[22] => avm_lm32_gaussian_readdata[22].IN1
avm_lm32_gaussian_readdata[23] => avm_lm32_gaussian_readdata[23].IN1
avm_lm32_gaussian_readdata[24] => avm_lm32_gaussian_readdata[24].IN1
avm_lm32_gaussian_readdata[25] => avm_lm32_gaussian_readdata[25].IN1
avm_lm32_gaussian_readdata[26] => avm_lm32_gaussian_readdata[26].IN1
avm_lm32_gaussian_readdata[27] => avm_lm32_gaussian_readdata[27].IN1
avm_lm32_gaussian_readdata[28] => avm_lm32_gaussian_readdata[28].IN1
avm_lm32_gaussian_readdata[29] => avm_lm32_gaussian_readdata[29].IN1
avm_lm32_gaussian_readdata[30] => avm_lm32_gaussian_readdata[30].IN1
avm_lm32_gaussian_readdata[31] => avm_lm32_gaussian_readdata[31].IN1
avm_lm32_gaussian_readdatavalid[0] => avm_lm32_gaussian_readdatavalid[0].IN1
avm_lm32_gaussian_waitrequest[0] => avm_lm32_gaussian_waitrequest[0].IN1
avm_lm32_gaussian_writeack[0] => avm_lm32_gaussian_writeack[0].IN1
avm_lm53_gaussian_readdata[0] => avm_lm53_gaussian_readdata[0].IN1
avm_lm53_gaussian_readdata[1] => avm_lm53_gaussian_readdata[1].IN1
avm_lm53_gaussian_readdata[2] => avm_lm53_gaussian_readdata[2].IN1
avm_lm53_gaussian_readdata[3] => avm_lm53_gaussian_readdata[3].IN1
avm_lm53_gaussian_readdata[4] => avm_lm53_gaussian_readdata[4].IN1
avm_lm53_gaussian_readdata[5] => avm_lm53_gaussian_readdata[5].IN1
avm_lm53_gaussian_readdata[6] => avm_lm53_gaussian_readdata[6].IN1
avm_lm53_gaussian_readdata[7] => avm_lm53_gaussian_readdata[7].IN1
avm_lm53_gaussian_readdata[8] => avm_lm53_gaussian_readdata[8].IN1
avm_lm53_gaussian_readdata[9] => avm_lm53_gaussian_readdata[9].IN1
avm_lm53_gaussian_readdata[10] => avm_lm53_gaussian_readdata[10].IN1
avm_lm53_gaussian_readdata[11] => avm_lm53_gaussian_readdata[11].IN1
avm_lm53_gaussian_readdata[12] => avm_lm53_gaussian_readdata[12].IN1
avm_lm53_gaussian_readdata[13] => avm_lm53_gaussian_readdata[13].IN1
avm_lm53_gaussian_readdata[14] => avm_lm53_gaussian_readdata[14].IN1
avm_lm53_gaussian_readdata[15] => avm_lm53_gaussian_readdata[15].IN1
avm_lm53_gaussian_readdata[16] => avm_lm53_gaussian_readdata[16].IN1
avm_lm53_gaussian_readdata[17] => avm_lm53_gaussian_readdata[17].IN1
avm_lm53_gaussian_readdata[18] => avm_lm53_gaussian_readdata[18].IN1
avm_lm53_gaussian_readdata[19] => avm_lm53_gaussian_readdata[19].IN1
avm_lm53_gaussian_readdata[20] => avm_lm53_gaussian_readdata[20].IN1
avm_lm53_gaussian_readdata[21] => avm_lm53_gaussian_readdata[21].IN1
avm_lm53_gaussian_readdata[22] => avm_lm53_gaussian_readdata[22].IN1
avm_lm53_gaussian_readdata[23] => avm_lm53_gaussian_readdata[23].IN1
avm_lm53_gaussian_readdata[24] => avm_lm53_gaussian_readdata[24].IN1
avm_lm53_gaussian_readdata[25] => avm_lm53_gaussian_readdata[25].IN1
avm_lm53_gaussian_readdata[26] => avm_lm53_gaussian_readdata[26].IN1
avm_lm53_gaussian_readdata[27] => avm_lm53_gaussian_readdata[27].IN1
avm_lm53_gaussian_readdata[28] => avm_lm53_gaussian_readdata[28].IN1
avm_lm53_gaussian_readdata[29] => avm_lm53_gaussian_readdata[29].IN1
avm_lm53_gaussian_readdata[30] => avm_lm53_gaussian_readdata[30].IN1
avm_lm53_gaussian_readdata[31] => avm_lm53_gaussian_readdata[31].IN1
avm_lm53_gaussian_readdatavalid[0] => avm_lm53_gaussian_readdatavalid[0].IN1
avm_lm53_gaussian_waitrequest[0] => avm_lm53_gaussian_waitrequest[0].IN1
avm_lm53_gaussian_writeack[0] => avm_lm53_gaussian_writeack[0].IN1
avm_memdep_gaussian_readdata[0] => avm_memdep_gaussian_readdata[0].IN1
avm_memdep_gaussian_readdata[1] => avm_memdep_gaussian_readdata[1].IN1
avm_memdep_gaussian_readdata[2] => avm_memdep_gaussian_readdata[2].IN1
avm_memdep_gaussian_readdata[3] => avm_memdep_gaussian_readdata[3].IN1
avm_memdep_gaussian_readdata[4] => avm_memdep_gaussian_readdata[4].IN1
avm_memdep_gaussian_readdata[5] => avm_memdep_gaussian_readdata[5].IN1
avm_memdep_gaussian_readdata[6] => avm_memdep_gaussian_readdata[6].IN1
avm_memdep_gaussian_readdata[7] => avm_memdep_gaussian_readdata[7].IN1
avm_memdep_gaussian_readdata[8] => avm_memdep_gaussian_readdata[8].IN1
avm_memdep_gaussian_readdata[9] => avm_memdep_gaussian_readdata[9].IN1
avm_memdep_gaussian_readdata[10] => avm_memdep_gaussian_readdata[10].IN1
avm_memdep_gaussian_readdata[11] => avm_memdep_gaussian_readdata[11].IN1
avm_memdep_gaussian_readdata[12] => avm_memdep_gaussian_readdata[12].IN1
avm_memdep_gaussian_readdata[13] => avm_memdep_gaussian_readdata[13].IN1
avm_memdep_gaussian_readdata[14] => avm_memdep_gaussian_readdata[14].IN1
avm_memdep_gaussian_readdata[15] => avm_memdep_gaussian_readdata[15].IN1
avm_memdep_gaussian_readdata[16] => avm_memdep_gaussian_readdata[16].IN1
avm_memdep_gaussian_readdata[17] => avm_memdep_gaussian_readdata[17].IN1
avm_memdep_gaussian_readdata[18] => avm_memdep_gaussian_readdata[18].IN1
avm_memdep_gaussian_readdata[19] => avm_memdep_gaussian_readdata[19].IN1
avm_memdep_gaussian_readdata[20] => avm_memdep_gaussian_readdata[20].IN1
avm_memdep_gaussian_readdata[21] => avm_memdep_gaussian_readdata[21].IN1
avm_memdep_gaussian_readdata[22] => avm_memdep_gaussian_readdata[22].IN1
avm_memdep_gaussian_readdata[23] => avm_memdep_gaussian_readdata[23].IN1
avm_memdep_gaussian_readdata[24] => avm_memdep_gaussian_readdata[24].IN1
avm_memdep_gaussian_readdata[25] => avm_memdep_gaussian_readdata[25].IN1
avm_memdep_gaussian_readdata[26] => avm_memdep_gaussian_readdata[26].IN1
avm_memdep_gaussian_readdata[27] => avm_memdep_gaussian_readdata[27].IN1
avm_memdep_gaussian_readdata[28] => avm_memdep_gaussian_readdata[28].IN1
avm_memdep_gaussian_readdata[29] => avm_memdep_gaussian_readdata[29].IN1
avm_memdep_gaussian_readdata[30] => avm_memdep_gaussian_readdata[30].IN1
avm_memdep_gaussian_readdata[31] => avm_memdep_gaussian_readdata[31].IN1
avm_memdep_gaussian_readdatavalid[0] => avm_memdep_gaussian_readdatavalid[0].IN1
avm_memdep_gaussian_waitrequest[0] => avm_memdep_gaussian_waitrequest[0].IN1
avm_memdep_gaussian_writeack[0] => avm_memdep_gaussian_writeack[0].IN1
avst_iord_bl_call_gaussian_data[0] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[1] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[2] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[3] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[4] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[5] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[6] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[7] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[8] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[9] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[10] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[11] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[12] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[13] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[14] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[15] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[16] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[17] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[18] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[19] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[20] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[21] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[22] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[23] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[24] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[25] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[26] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[27] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[28] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[29] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[30] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[31] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[32] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[33] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[34] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[35] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[36] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[37] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[38] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[39] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[40] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[41] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[42] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[43] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[44] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[45] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[46] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[47] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[48] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[49] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[50] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[51] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[52] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[53] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[54] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[55] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[56] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[57] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[58] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[59] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[60] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[61] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[62] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[63] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[64] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[65] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[66] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[67] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[68] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[69] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[70] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[71] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[72] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[73] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[74] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[75] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[76] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[77] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[78] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[79] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[80] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[81] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[82] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[83] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[84] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[85] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[86] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[87] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[88] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[89] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[90] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[91] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[92] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[93] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[94] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[95] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[96] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[97] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[98] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[99] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[100] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[101] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[102] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[103] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[104] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[105] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[106] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[107] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[108] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[109] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[110] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[111] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[112] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[113] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[114] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[115] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[116] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[117] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[118] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[119] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[120] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[121] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[122] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[123] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[124] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[125] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[126] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_data[127] => ~NO_FANOUT~
avst_iord_bl_call_gaussian_valid[0] => ~NO_FANOUT~
avst_iowr_bl_return_gaussian_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_return_gaussian_ready[0] => ~NO_FANOUT~
c[0] => implicit_input_q[0].IN1
c[1] => implicit_input_q[1].IN1
c[2] => implicit_input_q[2].IN1
c[3] => implicit_input_q[3].IN1
c[4] => implicit_input_q[4].IN1
c[5] => implicit_input_q[5].IN1
c[6] => implicit_input_q[6].IN1
c[7] => implicit_input_q[7].IN1
c[8] => implicit_input_q[8].IN1
c[9] => implicit_input_q[9].IN1
c[10] => implicit_input_q[10].IN1
c[11] => implicit_input_q[11].IN1
c[12] => implicit_input_q[12].IN1
c[13] => implicit_input_q[13].IN1
c[14] => implicit_input_q[14].IN1
c[15] => implicit_input_q[15].IN1
c[16] => implicit_input_q[16].IN1
c[17] => implicit_input_q[17].IN1
c[18] => implicit_input_q[18].IN1
c[19] => implicit_input_q[19].IN1
c[20] => implicit_input_q[20].IN1
c[21] => implicit_input_q[21].IN1
c[22] => implicit_input_q[22].IN1
c[23] => implicit_input_q[23].IN1
c[24] => implicit_input_q[24].IN1
c[25] => implicit_input_q[25].IN1
c[26] => implicit_input_q[26].IN1
c[27] => implicit_input_q[27].IN1
c[28] => implicit_input_q[28].IN1
c[29] => implicit_input_q[29].IN1
c[30] => implicit_input_q[30].IN1
c[31] => implicit_input_q[31].IN1
c[32] => implicit_input_q[32].IN1
c[33] => implicit_input_q[33].IN1
c[34] => implicit_input_q[34].IN1
c[35] => implicit_input_q[35].IN1
c[36] => implicit_input_q[36].IN1
c[37] => implicit_input_q[37].IN1
c[38] => implicit_input_q[38].IN1
c[39] => implicit_input_q[39].IN1
c[40] => implicit_input_q[40].IN1
c[41] => implicit_input_q[41].IN1
c[42] => implicit_input_q[42].IN1
c[43] => implicit_input_q[43].IN1
c[44] => implicit_input_q[44].IN1
c[45] => implicit_input_q[45].IN1
c[46] => implicit_input_q[46].IN1
c[47] => implicit_input_q[47].IN1
c[48] => implicit_input_q[48].IN1
c[49] => implicit_input_q[49].IN1
c[50] => implicit_input_q[50].IN1
c[51] => implicit_input_q[51].IN1
c[52] => implicit_input_q[52].IN1
c[53] => implicit_input_q[53].IN1
c[54] => implicit_input_q[54].IN1
c[55] => implicit_input_q[55].IN1
c[56] => implicit_input_q[56].IN1
c[57] => implicit_input_q[57].IN1
c[58] => implicit_input_q[58].IN1
c[59] => implicit_input_q[59].IN1
c[60] => implicit_input_q[60].IN1
c[61] => implicit_input_q[61].IN1
c[62] => implicit_input_q[62].IN1
c[63] => implicit_input_q[63].IN1
stall[0] => not_stall_q[0].IN1
stall_in[0] => ~NO_FANOUT~
start[0] => start[0].IN1
valid_in[0] => ~NO_FANOUT~
avm_lm1_gaussian_address[0] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[1] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[2] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[3] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[4] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[5] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[6] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[7] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[8] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[9] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[10] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[11] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[12] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[13] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[14] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[15] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[16] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[17] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[18] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[19] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[20] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[21] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[22] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[23] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[24] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[25] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[26] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[27] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[28] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[29] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[30] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_address[31] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_address
avm_lm1_gaussian_burstcount[0] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_burstcount
avm_lm1_gaussian_byteenable[0] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_byteenable
avm_lm1_gaussian_byteenable[1] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_byteenable
avm_lm1_gaussian_byteenable[2] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_byteenable
avm_lm1_gaussian_byteenable[3] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_byteenable
avm_lm1_gaussian_enable[0] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_enable
avm_lm1_gaussian_read[0] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_read
avm_lm1_gaussian_write[0] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_write
avm_lm1_gaussian_writedata[0] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[1] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[2] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[3] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[4] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[5] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[6] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[7] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[8] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[9] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[10] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[11] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[12] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[13] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[14] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[15] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[16] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[17] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[18] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[19] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[20] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[21] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[22] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[23] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[24] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[25] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[26] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[27] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[28] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[29] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[30] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm1_gaussian_writedata[31] <= gaussian_function:thegaussian_function.out_lm1_gaussian_avm_writedata
avm_lm32_gaussian_address[0] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[1] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[2] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[3] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[4] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[5] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[6] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[7] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[8] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[9] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[10] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[11] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[12] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[13] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[14] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[15] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[16] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[17] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[18] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[19] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[20] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[21] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[22] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[23] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[24] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[25] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[26] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[27] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[28] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[29] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[30] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_address[31] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_address
avm_lm32_gaussian_burstcount[0] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_burstcount
avm_lm32_gaussian_byteenable[0] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_byteenable
avm_lm32_gaussian_byteenable[1] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_byteenable
avm_lm32_gaussian_byteenable[2] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_byteenable
avm_lm32_gaussian_byteenable[3] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_byteenable
avm_lm32_gaussian_enable[0] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_enable
avm_lm32_gaussian_read[0] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_read
avm_lm32_gaussian_write[0] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_write
avm_lm32_gaussian_writedata[0] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[1] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[2] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[3] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[4] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[5] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[6] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[7] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[8] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[9] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[10] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[11] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[12] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[13] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[14] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[15] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[16] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[17] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[18] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[19] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[20] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[21] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[22] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[23] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[24] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[25] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[26] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[27] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[28] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[29] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[30] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm32_gaussian_writedata[31] <= gaussian_function:thegaussian_function.out_lm32_gaussian_avm_writedata
avm_lm53_gaussian_address[0] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[1] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[2] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[3] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[4] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[5] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[6] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[7] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[8] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[9] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[10] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[11] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[12] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[13] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[14] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[15] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[16] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[17] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[18] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[19] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[20] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[21] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[22] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[23] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[24] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[25] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[26] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[27] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[28] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[29] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[30] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_address[31] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_address
avm_lm53_gaussian_burstcount[0] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_burstcount
avm_lm53_gaussian_byteenable[0] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_byteenable
avm_lm53_gaussian_byteenable[1] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_byteenable
avm_lm53_gaussian_byteenable[2] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_byteenable
avm_lm53_gaussian_byteenable[3] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_byteenable
avm_lm53_gaussian_enable[0] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_enable
avm_lm53_gaussian_read[0] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_read
avm_lm53_gaussian_write[0] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_write
avm_lm53_gaussian_writedata[0] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[1] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[2] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[3] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[4] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[5] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[6] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[7] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[8] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[9] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[10] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[11] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[12] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[13] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[14] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[15] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[16] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[17] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[18] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[19] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[20] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[21] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[22] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[23] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[24] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[25] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[26] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[27] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[28] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[29] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[30] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_lm53_gaussian_writedata[31] <= gaussian_function:thegaussian_function.out_lm53_gaussian_avm_writedata
avm_memdep_gaussian_address[0] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[1] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[2] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[3] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[4] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[5] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[6] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[7] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[8] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[9] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[10] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[11] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[12] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[13] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[14] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[15] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[16] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[17] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[18] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[19] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[20] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[21] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[22] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[23] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[24] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[25] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[26] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[27] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[28] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[29] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[30] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_address[31] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_address
avm_memdep_gaussian_burstcount[0] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_burstcount
avm_memdep_gaussian_byteenable[0] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_byteenable
avm_memdep_gaussian_byteenable[1] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_byteenable
avm_memdep_gaussian_byteenable[2] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_byteenable
avm_memdep_gaussian_byteenable[3] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_byteenable
avm_memdep_gaussian_enable[0] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_enable
avm_memdep_gaussian_read[0] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_read
avm_memdep_gaussian_write[0] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_write
avm_memdep_gaussian_writedata[0] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[1] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[2] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[3] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[4] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[5] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[6] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[7] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[8] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[9] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[10] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[11] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[12] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[13] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[14] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[15] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[16] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[17] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[18] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[19] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[20] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[21] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[22] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[23] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[24] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[25] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[26] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[27] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[28] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[29] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[30] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avm_memdep_gaussian_writedata[31] <= gaussian_function:thegaussian_function.out_memdep_gaussian_avm_writedata
avst_iord_bl_call_gaussian_almost_full[0] <= gaussian_function:thegaussian_function.out_iord_bl_call_gaussian_o_fifoalmost_full
avst_iord_bl_call_gaussian_ready[0] <= gaussian_function:thegaussian_function.out_iord_bl_call_gaussian_o_fifoready
avst_iowr_bl_return_gaussian_data[0] <= gaussian_function:thegaussian_function.out_iowr_bl_return_gaussian_o_fifodata
avst_iowr_bl_return_gaussian_valid[0] <= gaussian_function:thegaussian_function.out_iowr_bl_return_gaussian_o_fifovalid
busy[0] <= busy_or_q.DB_MAX_OUTPUT_PORT_TYPE
done[0] <= gaussian_function:thegaussian_function.out_iowr_bl_return_gaussian_o_fifovalid
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function
in_arg_A[0] => ~NO_FANOUT~
in_arg_A[1] => ~NO_FANOUT~
in_arg_A[2] => ~NO_FANOUT~
in_arg_A[3] => ~NO_FANOUT~
in_arg_A[4] => ~NO_FANOUT~
in_arg_A[5] => ~NO_FANOUT~
in_arg_A[6] => ~NO_FANOUT~
in_arg_A[7] => ~NO_FANOUT~
in_arg_A[8] => ~NO_FANOUT~
in_arg_A[9] => ~NO_FANOUT~
in_arg_A[10] => ~NO_FANOUT~
in_arg_A[11] => ~NO_FANOUT~
in_arg_A[12] => ~NO_FANOUT~
in_arg_A[13] => ~NO_FANOUT~
in_arg_A[14] => ~NO_FANOUT~
in_arg_A[15] => ~NO_FANOUT~
in_arg_A[16] => ~NO_FANOUT~
in_arg_A[17] => ~NO_FANOUT~
in_arg_A[18] => ~NO_FANOUT~
in_arg_A[19] => ~NO_FANOUT~
in_arg_A[20] => ~NO_FANOUT~
in_arg_A[21] => ~NO_FANOUT~
in_arg_A[22] => ~NO_FANOUT~
in_arg_A[23] => ~NO_FANOUT~
in_arg_A[24] => ~NO_FANOUT~
in_arg_A[25] => ~NO_FANOUT~
in_arg_A[26] => ~NO_FANOUT~
in_arg_A[27] => ~NO_FANOUT~
in_arg_A[28] => ~NO_FANOUT~
in_arg_A[29] => ~NO_FANOUT~
in_arg_A[30] => ~NO_FANOUT~
in_arg_A[31] => ~NO_FANOUT~
in_arg_A[32] => ~NO_FANOUT~
in_arg_A[33] => ~NO_FANOUT~
in_arg_A[34] => ~NO_FANOUT~
in_arg_A[35] => ~NO_FANOUT~
in_arg_A[36] => ~NO_FANOUT~
in_arg_A[37] => ~NO_FANOUT~
in_arg_A[38] => ~NO_FANOUT~
in_arg_A[39] => ~NO_FANOUT~
in_arg_A[40] => ~NO_FANOUT~
in_arg_A[41] => ~NO_FANOUT~
in_arg_A[42] => ~NO_FANOUT~
in_arg_A[43] => ~NO_FANOUT~
in_arg_A[44] => ~NO_FANOUT~
in_arg_A[45] => ~NO_FANOUT~
in_arg_A[46] => ~NO_FANOUT~
in_arg_A[47] => ~NO_FANOUT~
in_arg_A[48] => ~NO_FANOUT~
in_arg_A[49] => ~NO_FANOUT~
in_arg_A[50] => ~NO_FANOUT~
in_arg_A[51] => ~NO_FANOUT~
in_arg_A[52] => ~NO_FANOUT~
in_arg_A[53] => ~NO_FANOUT~
in_arg_A[54] => ~NO_FANOUT~
in_arg_A[55] => ~NO_FANOUT~
in_arg_A[56] => ~NO_FANOUT~
in_arg_A[57] => ~NO_FANOUT~
in_arg_A[58] => ~NO_FANOUT~
in_arg_A[59] => ~NO_FANOUT~
in_arg_A[60] => ~NO_FANOUT~
in_arg_A[61] => ~NO_FANOUT~
in_arg_A[62] => ~NO_FANOUT~
in_arg_A[63] => ~NO_FANOUT~
in_arg_c[0] => ~NO_FANOUT~
in_arg_c[1] => ~NO_FANOUT~
in_arg_c[2] => ~NO_FANOUT~
in_arg_c[3] => ~NO_FANOUT~
in_arg_c[4] => ~NO_FANOUT~
in_arg_c[5] => ~NO_FANOUT~
in_arg_c[6] => ~NO_FANOUT~
in_arg_c[7] => ~NO_FANOUT~
in_arg_c[8] => ~NO_FANOUT~
in_arg_c[9] => ~NO_FANOUT~
in_arg_c[10] => ~NO_FANOUT~
in_arg_c[11] => ~NO_FANOUT~
in_arg_c[12] => ~NO_FANOUT~
in_arg_c[13] => ~NO_FANOUT~
in_arg_c[14] => ~NO_FANOUT~
in_arg_c[15] => ~NO_FANOUT~
in_arg_c[16] => ~NO_FANOUT~
in_arg_c[17] => ~NO_FANOUT~
in_arg_c[18] => ~NO_FANOUT~
in_arg_c[19] => ~NO_FANOUT~
in_arg_c[20] => ~NO_FANOUT~
in_arg_c[21] => ~NO_FANOUT~
in_arg_c[22] => ~NO_FANOUT~
in_arg_c[23] => ~NO_FANOUT~
in_arg_c[24] => ~NO_FANOUT~
in_arg_c[25] => ~NO_FANOUT~
in_arg_c[26] => ~NO_FANOUT~
in_arg_c[27] => ~NO_FANOUT~
in_arg_c[28] => ~NO_FANOUT~
in_arg_c[29] => ~NO_FANOUT~
in_arg_c[30] => ~NO_FANOUT~
in_arg_c[31] => ~NO_FANOUT~
in_arg_c[32] => ~NO_FANOUT~
in_arg_c[33] => ~NO_FANOUT~
in_arg_c[34] => ~NO_FANOUT~
in_arg_c[35] => ~NO_FANOUT~
in_arg_c[36] => ~NO_FANOUT~
in_arg_c[37] => ~NO_FANOUT~
in_arg_c[38] => ~NO_FANOUT~
in_arg_c[39] => ~NO_FANOUT~
in_arg_c[40] => ~NO_FANOUT~
in_arg_c[41] => ~NO_FANOUT~
in_arg_c[42] => ~NO_FANOUT~
in_arg_c[43] => ~NO_FANOUT~
in_arg_c[44] => ~NO_FANOUT~
in_arg_c[45] => ~NO_FANOUT~
in_arg_c[46] => ~NO_FANOUT~
in_arg_c[47] => ~NO_FANOUT~
in_arg_c[48] => ~NO_FANOUT~
in_arg_c[49] => ~NO_FANOUT~
in_arg_c[50] => ~NO_FANOUT~
in_arg_c[51] => ~NO_FANOUT~
in_arg_c[52] => ~NO_FANOUT~
in_arg_c[53] => ~NO_FANOUT~
in_arg_c[54] => ~NO_FANOUT~
in_arg_c[55] => ~NO_FANOUT~
in_arg_c[56] => ~NO_FANOUT~
in_arg_c[57] => ~NO_FANOUT~
in_arg_c[58] => ~NO_FANOUT~
in_arg_c[59] => ~NO_FANOUT~
in_arg_c[60] => ~NO_FANOUT~
in_arg_c[61] => ~NO_FANOUT~
in_arg_c[62] => ~NO_FANOUT~
in_arg_c[63] => ~NO_FANOUT~
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_iord_bl_call_gaussian_i_fifodata[0] => in_iord_bl_call_gaussian_i_fifodata[0].IN1
in_iord_bl_call_gaussian_i_fifodata[1] => in_iord_bl_call_gaussian_i_fifodata[1].IN1
in_iord_bl_call_gaussian_i_fifodata[2] => in_iord_bl_call_gaussian_i_fifodata[2].IN1
in_iord_bl_call_gaussian_i_fifodata[3] => in_iord_bl_call_gaussian_i_fifodata[3].IN1
in_iord_bl_call_gaussian_i_fifodata[4] => in_iord_bl_call_gaussian_i_fifodata[4].IN1
in_iord_bl_call_gaussian_i_fifodata[5] => in_iord_bl_call_gaussian_i_fifodata[5].IN1
in_iord_bl_call_gaussian_i_fifodata[6] => in_iord_bl_call_gaussian_i_fifodata[6].IN1
in_iord_bl_call_gaussian_i_fifodata[7] => in_iord_bl_call_gaussian_i_fifodata[7].IN1
in_iord_bl_call_gaussian_i_fifodata[8] => in_iord_bl_call_gaussian_i_fifodata[8].IN1
in_iord_bl_call_gaussian_i_fifodata[9] => in_iord_bl_call_gaussian_i_fifodata[9].IN1
in_iord_bl_call_gaussian_i_fifodata[10] => in_iord_bl_call_gaussian_i_fifodata[10].IN1
in_iord_bl_call_gaussian_i_fifodata[11] => in_iord_bl_call_gaussian_i_fifodata[11].IN1
in_iord_bl_call_gaussian_i_fifodata[12] => in_iord_bl_call_gaussian_i_fifodata[12].IN1
in_iord_bl_call_gaussian_i_fifodata[13] => in_iord_bl_call_gaussian_i_fifodata[13].IN1
in_iord_bl_call_gaussian_i_fifodata[14] => in_iord_bl_call_gaussian_i_fifodata[14].IN1
in_iord_bl_call_gaussian_i_fifodata[15] => in_iord_bl_call_gaussian_i_fifodata[15].IN1
in_iord_bl_call_gaussian_i_fifodata[16] => in_iord_bl_call_gaussian_i_fifodata[16].IN1
in_iord_bl_call_gaussian_i_fifodata[17] => in_iord_bl_call_gaussian_i_fifodata[17].IN1
in_iord_bl_call_gaussian_i_fifodata[18] => in_iord_bl_call_gaussian_i_fifodata[18].IN1
in_iord_bl_call_gaussian_i_fifodata[19] => in_iord_bl_call_gaussian_i_fifodata[19].IN1
in_iord_bl_call_gaussian_i_fifodata[20] => in_iord_bl_call_gaussian_i_fifodata[20].IN1
in_iord_bl_call_gaussian_i_fifodata[21] => in_iord_bl_call_gaussian_i_fifodata[21].IN1
in_iord_bl_call_gaussian_i_fifodata[22] => in_iord_bl_call_gaussian_i_fifodata[22].IN1
in_iord_bl_call_gaussian_i_fifodata[23] => in_iord_bl_call_gaussian_i_fifodata[23].IN1
in_iord_bl_call_gaussian_i_fifodata[24] => in_iord_bl_call_gaussian_i_fifodata[24].IN1
in_iord_bl_call_gaussian_i_fifodata[25] => in_iord_bl_call_gaussian_i_fifodata[25].IN1
in_iord_bl_call_gaussian_i_fifodata[26] => in_iord_bl_call_gaussian_i_fifodata[26].IN1
in_iord_bl_call_gaussian_i_fifodata[27] => in_iord_bl_call_gaussian_i_fifodata[27].IN1
in_iord_bl_call_gaussian_i_fifodata[28] => in_iord_bl_call_gaussian_i_fifodata[28].IN1
in_iord_bl_call_gaussian_i_fifodata[29] => in_iord_bl_call_gaussian_i_fifodata[29].IN1
in_iord_bl_call_gaussian_i_fifodata[30] => in_iord_bl_call_gaussian_i_fifodata[30].IN1
in_iord_bl_call_gaussian_i_fifodata[31] => in_iord_bl_call_gaussian_i_fifodata[31].IN1
in_iord_bl_call_gaussian_i_fifodata[32] => in_iord_bl_call_gaussian_i_fifodata[32].IN1
in_iord_bl_call_gaussian_i_fifodata[33] => in_iord_bl_call_gaussian_i_fifodata[33].IN1
in_iord_bl_call_gaussian_i_fifodata[34] => in_iord_bl_call_gaussian_i_fifodata[34].IN1
in_iord_bl_call_gaussian_i_fifodata[35] => in_iord_bl_call_gaussian_i_fifodata[35].IN1
in_iord_bl_call_gaussian_i_fifodata[36] => in_iord_bl_call_gaussian_i_fifodata[36].IN1
in_iord_bl_call_gaussian_i_fifodata[37] => in_iord_bl_call_gaussian_i_fifodata[37].IN1
in_iord_bl_call_gaussian_i_fifodata[38] => in_iord_bl_call_gaussian_i_fifodata[38].IN1
in_iord_bl_call_gaussian_i_fifodata[39] => in_iord_bl_call_gaussian_i_fifodata[39].IN1
in_iord_bl_call_gaussian_i_fifodata[40] => in_iord_bl_call_gaussian_i_fifodata[40].IN1
in_iord_bl_call_gaussian_i_fifodata[41] => in_iord_bl_call_gaussian_i_fifodata[41].IN1
in_iord_bl_call_gaussian_i_fifodata[42] => in_iord_bl_call_gaussian_i_fifodata[42].IN1
in_iord_bl_call_gaussian_i_fifodata[43] => in_iord_bl_call_gaussian_i_fifodata[43].IN1
in_iord_bl_call_gaussian_i_fifodata[44] => in_iord_bl_call_gaussian_i_fifodata[44].IN1
in_iord_bl_call_gaussian_i_fifodata[45] => in_iord_bl_call_gaussian_i_fifodata[45].IN1
in_iord_bl_call_gaussian_i_fifodata[46] => in_iord_bl_call_gaussian_i_fifodata[46].IN1
in_iord_bl_call_gaussian_i_fifodata[47] => in_iord_bl_call_gaussian_i_fifodata[47].IN1
in_iord_bl_call_gaussian_i_fifodata[48] => in_iord_bl_call_gaussian_i_fifodata[48].IN1
in_iord_bl_call_gaussian_i_fifodata[49] => in_iord_bl_call_gaussian_i_fifodata[49].IN1
in_iord_bl_call_gaussian_i_fifodata[50] => in_iord_bl_call_gaussian_i_fifodata[50].IN1
in_iord_bl_call_gaussian_i_fifodata[51] => in_iord_bl_call_gaussian_i_fifodata[51].IN1
in_iord_bl_call_gaussian_i_fifodata[52] => in_iord_bl_call_gaussian_i_fifodata[52].IN1
in_iord_bl_call_gaussian_i_fifodata[53] => in_iord_bl_call_gaussian_i_fifodata[53].IN1
in_iord_bl_call_gaussian_i_fifodata[54] => in_iord_bl_call_gaussian_i_fifodata[54].IN1
in_iord_bl_call_gaussian_i_fifodata[55] => in_iord_bl_call_gaussian_i_fifodata[55].IN1
in_iord_bl_call_gaussian_i_fifodata[56] => in_iord_bl_call_gaussian_i_fifodata[56].IN1
in_iord_bl_call_gaussian_i_fifodata[57] => in_iord_bl_call_gaussian_i_fifodata[57].IN1
in_iord_bl_call_gaussian_i_fifodata[58] => in_iord_bl_call_gaussian_i_fifodata[58].IN1
in_iord_bl_call_gaussian_i_fifodata[59] => in_iord_bl_call_gaussian_i_fifodata[59].IN1
in_iord_bl_call_gaussian_i_fifodata[60] => in_iord_bl_call_gaussian_i_fifodata[60].IN1
in_iord_bl_call_gaussian_i_fifodata[61] => in_iord_bl_call_gaussian_i_fifodata[61].IN1
in_iord_bl_call_gaussian_i_fifodata[62] => in_iord_bl_call_gaussian_i_fifodata[62].IN1
in_iord_bl_call_gaussian_i_fifodata[63] => in_iord_bl_call_gaussian_i_fifodata[63].IN1
in_iord_bl_call_gaussian_i_fifodata[64] => in_iord_bl_call_gaussian_i_fifodata[64].IN1
in_iord_bl_call_gaussian_i_fifodata[65] => in_iord_bl_call_gaussian_i_fifodata[65].IN1
in_iord_bl_call_gaussian_i_fifodata[66] => in_iord_bl_call_gaussian_i_fifodata[66].IN1
in_iord_bl_call_gaussian_i_fifodata[67] => in_iord_bl_call_gaussian_i_fifodata[67].IN1
in_iord_bl_call_gaussian_i_fifodata[68] => in_iord_bl_call_gaussian_i_fifodata[68].IN1
in_iord_bl_call_gaussian_i_fifodata[69] => in_iord_bl_call_gaussian_i_fifodata[69].IN1
in_iord_bl_call_gaussian_i_fifodata[70] => in_iord_bl_call_gaussian_i_fifodata[70].IN1
in_iord_bl_call_gaussian_i_fifodata[71] => in_iord_bl_call_gaussian_i_fifodata[71].IN1
in_iord_bl_call_gaussian_i_fifodata[72] => in_iord_bl_call_gaussian_i_fifodata[72].IN1
in_iord_bl_call_gaussian_i_fifodata[73] => in_iord_bl_call_gaussian_i_fifodata[73].IN1
in_iord_bl_call_gaussian_i_fifodata[74] => in_iord_bl_call_gaussian_i_fifodata[74].IN1
in_iord_bl_call_gaussian_i_fifodata[75] => in_iord_bl_call_gaussian_i_fifodata[75].IN1
in_iord_bl_call_gaussian_i_fifodata[76] => in_iord_bl_call_gaussian_i_fifodata[76].IN1
in_iord_bl_call_gaussian_i_fifodata[77] => in_iord_bl_call_gaussian_i_fifodata[77].IN1
in_iord_bl_call_gaussian_i_fifodata[78] => in_iord_bl_call_gaussian_i_fifodata[78].IN1
in_iord_bl_call_gaussian_i_fifodata[79] => in_iord_bl_call_gaussian_i_fifodata[79].IN1
in_iord_bl_call_gaussian_i_fifodata[80] => in_iord_bl_call_gaussian_i_fifodata[80].IN1
in_iord_bl_call_gaussian_i_fifodata[81] => in_iord_bl_call_gaussian_i_fifodata[81].IN1
in_iord_bl_call_gaussian_i_fifodata[82] => in_iord_bl_call_gaussian_i_fifodata[82].IN1
in_iord_bl_call_gaussian_i_fifodata[83] => in_iord_bl_call_gaussian_i_fifodata[83].IN1
in_iord_bl_call_gaussian_i_fifodata[84] => in_iord_bl_call_gaussian_i_fifodata[84].IN1
in_iord_bl_call_gaussian_i_fifodata[85] => in_iord_bl_call_gaussian_i_fifodata[85].IN1
in_iord_bl_call_gaussian_i_fifodata[86] => in_iord_bl_call_gaussian_i_fifodata[86].IN1
in_iord_bl_call_gaussian_i_fifodata[87] => in_iord_bl_call_gaussian_i_fifodata[87].IN1
in_iord_bl_call_gaussian_i_fifodata[88] => in_iord_bl_call_gaussian_i_fifodata[88].IN1
in_iord_bl_call_gaussian_i_fifodata[89] => in_iord_bl_call_gaussian_i_fifodata[89].IN1
in_iord_bl_call_gaussian_i_fifodata[90] => in_iord_bl_call_gaussian_i_fifodata[90].IN1
in_iord_bl_call_gaussian_i_fifodata[91] => in_iord_bl_call_gaussian_i_fifodata[91].IN1
in_iord_bl_call_gaussian_i_fifodata[92] => in_iord_bl_call_gaussian_i_fifodata[92].IN1
in_iord_bl_call_gaussian_i_fifodata[93] => in_iord_bl_call_gaussian_i_fifodata[93].IN1
in_iord_bl_call_gaussian_i_fifodata[94] => in_iord_bl_call_gaussian_i_fifodata[94].IN1
in_iord_bl_call_gaussian_i_fifodata[95] => in_iord_bl_call_gaussian_i_fifodata[95].IN1
in_iord_bl_call_gaussian_i_fifodata[96] => in_iord_bl_call_gaussian_i_fifodata[96].IN1
in_iord_bl_call_gaussian_i_fifodata[97] => in_iord_bl_call_gaussian_i_fifodata[97].IN1
in_iord_bl_call_gaussian_i_fifodata[98] => in_iord_bl_call_gaussian_i_fifodata[98].IN1
in_iord_bl_call_gaussian_i_fifodata[99] => in_iord_bl_call_gaussian_i_fifodata[99].IN1
in_iord_bl_call_gaussian_i_fifodata[100] => in_iord_bl_call_gaussian_i_fifodata[100].IN1
in_iord_bl_call_gaussian_i_fifodata[101] => in_iord_bl_call_gaussian_i_fifodata[101].IN1
in_iord_bl_call_gaussian_i_fifodata[102] => in_iord_bl_call_gaussian_i_fifodata[102].IN1
in_iord_bl_call_gaussian_i_fifodata[103] => in_iord_bl_call_gaussian_i_fifodata[103].IN1
in_iord_bl_call_gaussian_i_fifodata[104] => in_iord_bl_call_gaussian_i_fifodata[104].IN1
in_iord_bl_call_gaussian_i_fifodata[105] => in_iord_bl_call_gaussian_i_fifodata[105].IN1
in_iord_bl_call_gaussian_i_fifodata[106] => in_iord_bl_call_gaussian_i_fifodata[106].IN1
in_iord_bl_call_gaussian_i_fifodata[107] => in_iord_bl_call_gaussian_i_fifodata[107].IN1
in_iord_bl_call_gaussian_i_fifodata[108] => in_iord_bl_call_gaussian_i_fifodata[108].IN1
in_iord_bl_call_gaussian_i_fifodata[109] => in_iord_bl_call_gaussian_i_fifodata[109].IN1
in_iord_bl_call_gaussian_i_fifodata[110] => in_iord_bl_call_gaussian_i_fifodata[110].IN1
in_iord_bl_call_gaussian_i_fifodata[111] => in_iord_bl_call_gaussian_i_fifodata[111].IN1
in_iord_bl_call_gaussian_i_fifodata[112] => in_iord_bl_call_gaussian_i_fifodata[112].IN1
in_iord_bl_call_gaussian_i_fifodata[113] => in_iord_bl_call_gaussian_i_fifodata[113].IN1
in_iord_bl_call_gaussian_i_fifodata[114] => in_iord_bl_call_gaussian_i_fifodata[114].IN1
in_iord_bl_call_gaussian_i_fifodata[115] => in_iord_bl_call_gaussian_i_fifodata[115].IN1
in_iord_bl_call_gaussian_i_fifodata[116] => in_iord_bl_call_gaussian_i_fifodata[116].IN1
in_iord_bl_call_gaussian_i_fifodata[117] => in_iord_bl_call_gaussian_i_fifodata[117].IN1
in_iord_bl_call_gaussian_i_fifodata[118] => in_iord_bl_call_gaussian_i_fifodata[118].IN1
in_iord_bl_call_gaussian_i_fifodata[119] => in_iord_bl_call_gaussian_i_fifodata[119].IN1
in_iord_bl_call_gaussian_i_fifodata[120] => in_iord_bl_call_gaussian_i_fifodata[120].IN1
in_iord_bl_call_gaussian_i_fifodata[121] => in_iord_bl_call_gaussian_i_fifodata[121].IN1
in_iord_bl_call_gaussian_i_fifodata[122] => in_iord_bl_call_gaussian_i_fifodata[122].IN1
in_iord_bl_call_gaussian_i_fifodata[123] => in_iord_bl_call_gaussian_i_fifodata[123].IN1
in_iord_bl_call_gaussian_i_fifodata[124] => in_iord_bl_call_gaussian_i_fifodata[124].IN1
in_iord_bl_call_gaussian_i_fifodata[125] => in_iord_bl_call_gaussian_i_fifodata[125].IN1
in_iord_bl_call_gaussian_i_fifodata[126] => in_iord_bl_call_gaussian_i_fifodata[126].IN1
in_iord_bl_call_gaussian_i_fifodata[127] => in_iord_bl_call_gaussian_i_fifodata[127].IN1
in_iord_bl_call_gaussian_i_fifovalid[0] => in_iord_bl_call_gaussian_i_fifovalid[0].IN1
in_iowr_bl_return_gaussian_i_fifoready[0] => in_iowr_bl_return_gaussian_i_fifoready[0].IN1
in_lm1_gaussian_avm_readdata[0] => in_lm1_gaussian_avm_readdata[0].IN1
in_lm1_gaussian_avm_readdata[1] => in_lm1_gaussian_avm_readdata[1].IN1
in_lm1_gaussian_avm_readdata[2] => in_lm1_gaussian_avm_readdata[2].IN1
in_lm1_gaussian_avm_readdata[3] => in_lm1_gaussian_avm_readdata[3].IN1
in_lm1_gaussian_avm_readdata[4] => in_lm1_gaussian_avm_readdata[4].IN1
in_lm1_gaussian_avm_readdata[5] => in_lm1_gaussian_avm_readdata[5].IN1
in_lm1_gaussian_avm_readdata[6] => in_lm1_gaussian_avm_readdata[6].IN1
in_lm1_gaussian_avm_readdata[7] => in_lm1_gaussian_avm_readdata[7].IN1
in_lm1_gaussian_avm_readdata[8] => in_lm1_gaussian_avm_readdata[8].IN1
in_lm1_gaussian_avm_readdata[9] => in_lm1_gaussian_avm_readdata[9].IN1
in_lm1_gaussian_avm_readdata[10] => in_lm1_gaussian_avm_readdata[10].IN1
in_lm1_gaussian_avm_readdata[11] => in_lm1_gaussian_avm_readdata[11].IN1
in_lm1_gaussian_avm_readdata[12] => in_lm1_gaussian_avm_readdata[12].IN1
in_lm1_gaussian_avm_readdata[13] => in_lm1_gaussian_avm_readdata[13].IN1
in_lm1_gaussian_avm_readdata[14] => in_lm1_gaussian_avm_readdata[14].IN1
in_lm1_gaussian_avm_readdata[15] => in_lm1_gaussian_avm_readdata[15].IN1
in_lm1_gaussian_avm_readdata[16] => in_lm1_gaussian_avm_readdata[16].IN1
in_lm1_gaussian_avm_readdata[17] => in_lm1_gaussian_avm_readdata[17].IN1
in_lm1_gaussian_avm_readdata[18] => in_lm1_gaussian_avm_readdata[18].IN1
in_lm1_gaussian_avm_readdata[19] => in_lm1_gaussian_avm_readdata[19].IN1
in_lm1_gaussian_avm_readdata[20] => in_lm1_gaussian_avm_readdata[20].IN1
in_lm1_gaussian_avm_readdata[21] => in_lm1_gaussian_avm_readdata[21].IN1
in_lm1_gaussian_avm_readdata[22] => in_lm1_gaussian_avm_readdata[22].IN1
in_lm1_gaussian_avm_readdata[23] => in_lm1_gaussian_avm_readdata[23].IN1
in_lm1_gaussian_avm_readdata[24] => in_lm1_gaussian_avm_readdata[24].IN1
in_lm1_gaussian_avm_readdata[25] => in_lm1_gaussian_avm_readdata[25].IN1
in_lm1_gaussian_avm_readdata[26] => in_lm1_gaussian_avm_readdata[26].IN1
in_lm1_gaussian_avm_readdata[27] => in_lm1_gaussian_avm_readdata[27].IN1
in_lm1_gaussian_avm_readdata[28] => in_lm1_gaussian_avm_readdata[28].IN1
in_lm1_gaussian_avm_readdata[29] => in_lm1_gaussian_avm_readdata[29].IN1
in_lm1_gaussian_avm_readdata[30] => in_lm1_gaussian_avm_readdata[30].IN1
in_lm1_gaussian_avm_readdata[31] => in_lm1_gaussian_avm_readdata[31].IN1
in_lm1_gaussian_avm_readdatavalid[0] => in_lm1_gaussian_avm_readdatavalid[0].IN1
in_lm1_gaussian_avm_waitrequest[0] => in_lm1_gaussian_avm_waitrequest[0].IN1
in_lm1_gaussian_avm_writeack[0] => in_lm1_gaussian_avm_writeack[0].IN1
in_lm32_gaussian_avm_readdata[0] => in_lm32_gaussian_avm_readdata[0].IN1
in_lm32_gaussian_avm_readdata[1] => in_lm32_gaussian_avm_readdata[1].IN1
in_lm32_gaussian_avm_readdata[2] => in_lm32_gaussian_avm_readdata[2].IN1
in_lm32_gaussian_avm_readdata[3] => in_lm32_gaussian_avm_readdata[3].IN1
in_lm32_gaussian_avm_readdata[4] => in_lm32_gaussian_avm_readdata[4].IN1
in_lm32_gaussian_avm_readdata[5] => in_lm32_gaussian_avm_readdata[5].IN1
in_lm32_gaussian_avm_readdata[6] => in_lm32_gaussian_avm_readdata[6].IN1
in_lm32_gaussian_avm_readdata[7] => in_lm32_gaussian_avm_readdata[7].IN1
in_lm32_gaussian_avm_readdata[8] => in_lm32_gaussian_avm_readdata[8].IN1
in_lm32_gaussian_avm_readdata[9] => in_lm32_gaussian_avm_readdata[9].IN1
in_lm32_gaussian_avm_readdata[10] => in_lm32_gaussian_avm_readdata[10].IN1
in_lm32_gaussian_avm_readdata[11] => in_lm32_gaussian_avm_readdata[11].IN1
in_lm32_gaussian_avm_readdata[12] => in_lm32_gaussian_avm_readdata[12].IN1
in_lm32_gaussian_avm_readdata[13] => in_lm32_gaussian_avm_readdata[13].IN1
in_lm32_gaussian_avm_readdata[14] => in_lm32_gaussian_avm_readdata[14].IN1
in_lm32_gaussian_avm_readdata[15] => in_lm32_gaussian_avm_readdata[15].IN1
in_lm32_gaussian_avm_readdata[16] => in_lm32_gaussian_avm_readdata[16].IN1
in_lm32_gaussian_avm_readdata[17] => in_lm32_gaussian_avm_readdata[17].IN1
in_lm32_gaussian_avm_readdata[18] => in_lm32_gaussian_avm_readdata[18].IN1
in_lm32_gaussian_avm_readdata[19] => in_lm32_gaussian_avm_readdata[19].IN1
in_lm32_gaussian_avm_readdata[20] => in_lm32_gaussian_avm_readdata[20].IN1
in_lm32_gaussian_avm_readdata[21] => in_lm32_gaussian_avm_readdata[21].IN1
in_lm32_gaussian_avm_readdata[22] => in_lm32_gaussian_avm_readdata[22].IN1
in_lm32_gaussian_avm_readdata[23] => in_lm32_gaussian_avm_readdata[23].IN1
in_lm32_gaussian_avm_readdata[24] => in_lm32_gaussian_avm_readdata[24].IN1
in_lm32_gaussian_avm_readdata[25] => in_lm32_gaussian_avm_readdata[25].IN1
in_lm32_gaussian_avm_readdata[26] => in_lm32_gaussian_avm_readdata[26].IN1
in_lm32_gaussian_avm_readdata[27] => in_lm32_gaussian_avm_readdata[27].IN1
in_lm32_gaussian_avm_readdata[28] => in_lm32_gaussian_avm_readdata[28].IN1
in_lm32_gaussian_avm_readdata[29] => in_lm32_gaussian_avm_readdata[29].IN1
in_lm32_gaussian_avm_readdata[30] => in_lm32_gaussian_avm_readdata[30].IN1
in_lm32_gaussian_avm_readdata[31] => in_lm32_gaussian_avm_readdata[31].IN1
in_lm32_gaussian_avm_readdatavalid[0] => in_lm32_gaussian_avm_readdatavalid[0].IN1
in_lm32_gaussian_avm_waitrequest[0] => in_lm32_gaussian_avm_waitrequest[0].IN1
in_lm32_gaussian_avm_writeack[0] => in_lm32_gaussian_avm_writeack[0].IN1
in_lm53_gaussian_avm_readdata[0] => in_lm53_gaussian_avm_readdata[0].IN1
in_lm53_gaussian_avm_readdata[1] => in_lm53_gaussian_avm_readdata[1].IN1
in_lm53_gaussian_avm_readdata[2] => in_lm53_gaussian_avm_readdata[2].IN1
in_lm53_gaussian_avm_readdata[3] => in_lm53_gaussian_avm_readdata[3].IN1
in_lm53_gaussian_avm_readdata[4] => in_lm53_gaussian_avm_readdata[4].IN1
in_lm53_gaussian_avm_readdata[5] => in_lm53_gaussian_avm_readdata[5].IN1
in_lm53_gaussian_avm_readdata[6] => in_lm53_gaussian_avm_readdata[6].IN1
in_lm53_gaussian_avm_readdata[7] => in_lm53_gaussian_avm_readdata[7].IN1
in_lm53_gaussian_avm_readdata[8] => in_lm53_gaussian_avm_readdata[8].IN1
in_lm53_gaussian_avm_readdata[9] => in_lm53_gaussian_avm_readdata[9].IN1
in_lm53_gaussian_avm_readdata[10] => in_lm53_gaussian_avm_readdata[10].IN1
in_lm53_gaussian_avm_readdata[11] => in_lm53_gaussian_avm_readdata[11].IN1
in_lm53_gaussian_avm_readdata[12] => in_lm53_gaussian_avm_readdata[12].IN1
in_lm53_gaussian_avm_readdata[13] => in_lm53_gaussian_avm_readdata[13].IN1
in_lm53_gaussian_avm_readdata[14] => in_lm53_gaussian_avm_readdata[14].IN1
in_lm53_gaussian_avm_readdata[15] => in_lm53_gaussian_avm_readdata[15].IN1
in_lm53_gaussian_avm_readdata[16] => in_lm53_gaussian_avm_readdata[16].IN1
in_lm53_gaussian_avm_readdata[17] => in_lm53_gaussian_avm_readdata[17].IN1
in_lm53_gaussian_avm_readdata[18] => in_lm53_gaussian_avm_readdata[18].IN1
in_lm53_gaussian_avm_readdata[19] => in_lm53_gaussian_avm_readdata[19].IN1
in_lm53_gaussian_avm_readdata[20] => in_lm53_gaussian_avm_readdata[20].IN1
in_lm53_gaussian_avm_readdata[21] => in_lm53_gaussian_avm_readdata[21].IN1
in_lm53_gaussian_avm_readdata[22] => in_lm53_gaussian_avm_readdata[22].IN1
in_lm53_gaussian_avm_readdata[23] => in_lm53_gaussian_avm_readdata[23].IN1
in_lm53_gaussian_avm_readdata[24] => in_lm53_gaussian_avm_readdata[24].IN1
in_lm53_gaussian_avm_readdata[25] => in_lm53_gaussian_avm_readdata[25].IN1
in_lm53_gaussian_avm_readdata[26] => in_lm53_gaussian_avm_readdata[26].IN1
in_lm53_gaussian_avm_readdata[27] => in_lm53_gaussian_avm_readdata[27].IN1
in_lm53_gaussian_avm_readdata[28] => in_lm53_gaussian_avm_readdata[28].IN1
in_lm53_gaussian_avm_readdata[29] => in_lm53_gaussian_avm_readdata[29].IN1
in_lm53_gaussian_avm_readdata[30] => in_lm53_gaussian_avm_readdata[30].IN1
in_lm53_gaussian_avm_readdata[31] => in_lm53_gaussian_avm_readdata[31].IN1
in_lm53_gaussian_avm_readdatavalid[0] => in_lm53_gaussian_avm_readdatavalid[0].IN1
in_lm53_gaussian_avm_waitrequest[0] => in_lm53_gaussian_avm_waitrequest[0].IN1
in_lm53_gaussian_avm_writeack[0] => in_lm53_gaussian_avm_writeack[0].IN1
in_memdep_gaussian_avm_readdata[0] => in_memdep_gaussian_avm_readdata[0].IN1
in_memdep_gaussian_avm_readdata[1] => in_memdep_gaussian_avm_readdata[1].IN1
in_memdep_gaussian_avm_readdata[2] => in_memdep_gaussian_avm_readdata[2].IN1
in_memdep_gaussian_avm_readdata[3] => in_memdep_gaussian_avm_readdata[3].IN1
in_memdep_gaussian_avm_readdata[4] => in_memdep_gaussian_avm_readdata[4].IN1
in_memdep_gaussian_avm_readdata[5] => in_memdep_gaussian_avm_readdata[5].IN1
in_memdep_gaussian_avm_readdata[6] => in_memdep_gaussian_avm_readdata[6].IN1
in_memdep_gaussian_avm_readdata[7] => in_memdep_gaussian_avm_readdata[7].IN1
in_memdep_gaussian_avm_readdata[8] => in_memdep_gaussian_avm_readdata[8].IN1
in_memdep_gaussian_avm_readdata[9] => in_memdep_gaussian_avm_readdata[9].IN1
in_memdep_gaussian_avm_readdata[10] => in_memdep_gaussian_avm_readdata[10].IN1
in_memdep_gaussian_avm_readdata[11] => in_memdep_gaussian_avm_readdata[11].IN1
in_memdep_gaussian_avm_readdata[12] => in_memdep_gaussian_avm_readdata[12].IN1
in_memdep_gaussian_avm_readdata[13] => in_memdep_gaussian_avm_readdata[13].IN1
in_memdep_gaussian_avm_readdata[14] => in_memdep_gaussian_avm_readdata[14].IN1
in_memdep_gaussian_avm_readdata[15] => in_memdep_gaussian_avm_readdata[15].IN1
in_memdep_gaussian_avm_readdata[16] => in_memdep_gaussian_avm_readdata[16].IN1
in_memdep_gaussian_avm_readdata[17] => in_memdep_gaussian_avm_readdata[17].IN1
in_memdep_gaussian_avm_readdata[18] => in_memdep_gaussian_avm_readdata[18].IN1
in_memdep_gaussian_avm_readdata[19] => in_memdep_gaussian_avm_readdata[19].IN1
in_memdep_gaussian_avm_readdata[20] => in_memdep_gaussian_avm_readdata[20].IN1
in_memdep_gaussian_avm_readdata[21] => in_memdep_gaussian_avm_readdata[21].IN1
in_memdep_gaussian_avm_readdata[22] => in_memdep_gaussian_avm_readdata[22].IN1
in_memdep_gaussian_avm_readdata[23] => in_memdep_gaussian_avm_readdata[23].IN1
in_memdep_gaussian_avm_readdata[24] => in_memdep_gaussian_avm_readdata[24].IN1
in_memdep_gaussian_avm_readdata[25] => in_memdep_gaussian_avm_readdata[25].IN1
in_memdep_gaussian_avm_readdata[26] => in_memdep_gaussian_avm_readdata[26].IN1
in_memdep_gaussian_avm_readdata[27] => in_memdep_gaussian_avm_readdata[27].IN1
in_memdep_gaussian_avm_readdata[28] => in_memdep_gaussian_avm_readdata[28].IN1
in_memdep_gaussian_avm_readdata[29] => in_memdep_gaussian_avm_readdata[29].IN1
in_memdep_gaussian_avm_readdata[30] => in_memdep_gaussian_avm_readdata[30].IN1
in_memdep_gaussian_avm_readdata[31] => in_memdep_gaussian_avm_readdata[31].IN1
in_memdep_gaussian_avm_readdatavalid[0] => in_memdep_gaussian_avm_readdatavalid[0].IN1
in_memdep_gaussian_avm_waitrequest[0] => in_memdep_gaussian_avm_waitrequest[0].IN1
in_memdep_gaussian_avm_writeack[0] => in_memdep_gaussian_avm_writeack[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_start[0] => in_start[0].IN1
in_valid_in[0] => in_valid_in[0].IN2
out_iord_bl_call_gaussian_o_fifoalmost_full[0] <= gaussian_bb_B1_start:thebb_gaussian_B1_start.out_iord_bl_call_gaussian_o_fifoalmost_full
out_iord_bl_call_gaussian_o_fifoready[0] <= gaussian_bb_B1_start:thebb_gaussian_B1_start.out_iord_bl_call_gaussian_o_fifoready
out_iowr_bl_return_gaussian_o_fifodata[0] <= gaussian_bb_B3:thebb_gaussian_B3.out_iowr_bl_return_gaussian_o_fifodata
out_iowr_bl_return_gaussian_o_fifovalid[0] <= gaussian_bb_B3:thebb_gaussian_B3.out_iowr_bl_return_gaussian_o_fifovalid
out_lm1_gaussian_avm_address[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_burstcount[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_burstcount
out_lm1_gaussian_avm_byteenable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_enable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_enable
out_lm1_gaussian_avm_read[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_read
out_lm1_gaussian_avm_write[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_write
out_lm1_gaussian_avm_writedata[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm1_gaussian_avm_writedata
out_lm32_gaussian_avm_address[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_burstcount[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_burstcount
out_lm32_gaussian_avm_byteenable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_enable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_enable
out_lm32_gaussian_avm_read[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_read
out_lm32_gaussian_avm_write[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_write
out_lm32_gaussian_avm_writedata[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm32_gaussian_avm_writedata
out_lm53_gaussian_avm_address[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_burstcount[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_burstcount
out_lm53_gaussian_avm_byteenable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_enable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_enable
out_lm53_gaussian_avm_read[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_read
out_lm53_gaussian_avm_write[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_write
out_lm53_gaussian_avm_writedata[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_lm53_gaussian_avm_writedata
out_memdep_gaussian_avm_address[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_burstcount[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_burstcount
out_memdep_gaussian_avm_byteenable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_enable[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_enable
out_memdep_gaussian_avm_read[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_read
out_memdep_gaussian_avm_write[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_write
out_memdep_gaussian_avm_writedata[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[1] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[2] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[3] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[4] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[5] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[6] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[7] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[8] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[9] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[10] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[11] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[12] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[13] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[14] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[15] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[16] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[17] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[18] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[19] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[20] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[21] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[22] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[23] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[24] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[25] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[26] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[27] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[28] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[29] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[30] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[31] <= gaussian_bb_B7:thebb_gaussian_B7.out_memdep_gaussian_avm_writedata
out_o_active_memdep[0] <= gaussian_bb_B7:thebb_gaussian_B7.out_lsu_memdep_o_active
out_stall_out[0] <= gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN27
resetn => resetn.IN27


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going40_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going40_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going40_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4_sr_0:thebb_gaussian_B4_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_0_tpl[1] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[1] => sr_0_x_q[1].DATAIN
in_i_data_0_tpl[2] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[2] => sr_0_x_q[2].DATAIN
in_i_data_0_tpl[3] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[3] => sr_0_x_q[3].DATAIN
in_i_data_0_tpl[4] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[4] => sr_0_x_q[4].DATAIN
in_i_data_0_tpl[5] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[5] => sr_0_x_q[5].DATAIN
in_i_data_0_tpl[6] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[6] => sr_0_x_q[6].DATAIN
in_i_data_0_tpl[7] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[7] => sr_0_x_q[7].DATAIN
in_i_data_0_tpl[8] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[8] => sr_0_x_q[8].DATAIN
in_i_data_0_tpl[9] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[9] => sr_0_x_q[9].DATAIN
in_i_data_0_tpl[10] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[10] => sr_0_x_q[10].DATAIN
in_i_data_0_tpl[11] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[11] => sr_0_x_q[11].DATAIN
in_i_data_0_tpl[12] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[12] => sr_0_x_q[12].DATAIN
in_i_data_0_tpl[13] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[13] => sr_0_x_q[13].DATAIN
in_i_data_0_tpl[14] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[14] => sr_0_x_q[14].DATAIN
in_i_data_0_tpl[15] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[15] => sr_0_x_q[15].DATAIN
in_i_data_0_tpl[16] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[16] => sr_0_x_q[16].DATAIN
in_i_data_0_tpl[17] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[17] => sr_0_x_q[17].DATAIN
in_i_data_0_tpl[18] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[18] => sr_0_x_q[18].DATAIN
in_i_data_0_tpl[19] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[19] => sr_0_x_q[19].DATAIN
in_i_data_0_tpl[20] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[20] => sr_0_x_q[20].DATAIN
in_i_data_0_tpl[21] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[21] => sr_0_x_q[21].DATAIN
in_i_data_0_tpl[22] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[22] => sr_0_x_q[22].DATAIN
in_i_data_0_tpl[23] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[23] => sr_0_x_q[23].DATAIN
in_i_data_0_tpl[24] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[24] => sr_0_x_q[24].DATAIN
in_i_data_0_tpl[25] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[25] => sr_0_x_q[25].DATAIN
in_i_data_0_tpl[26] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[26] => sr_0_x_q[26].DATAIN
in_i_data_0_tpl[27] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[27] => sr_0_x_q[27].DATAIN
in_i_data_0_tpl[28] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[28] => sr_0_x_q[28].DATAIN
in_i_data_0_tpl[29] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[29] => sr_0_x_q[29].DATAIN
in_i_data_0_tpl[30] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[30] => sr_0_x_q[30].DATAIN
in_i_data_0_tpl[31] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[31] => sr_0_x_q[31].DATAIN
in_i_data_1_tpl[0] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[0] => sr_1_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[1] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[2] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[3] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[4] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[5] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[6] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[7] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[8] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[9] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[10] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[11] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[12] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[13] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[14] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[15] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[16] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[17] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[18] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[19] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[20] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[21] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[22] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[23] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[24] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[25] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[26] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[27] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[28] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[29] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[30] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[31] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_1_x_q[0].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
clock => sr_0_x_q[1].CLK
clock => sr_0_x_q[2].CLK
clock => sr_0_x_q[3].CLK
clock => sr_0_x_q[4].CLK
clock => sr_0_x_q[5].CLK
clock => sr_0_x_q[6].CLK
clock => sr_0_x_q[7].CLK
clock => sr_0_x_q[8].CLK
clock => sr_0_x_q[9].CLK
clock => sr_0_x_q[10].CLK
clock => sr_0_x_q[11].CLK
clock => sr_0_x_q[12].CLK
clock => sr_0_x_q[13].CLK
clock => sr_0_x_q[14].CLK
clock => sr_0_x_q[15].CLK
clock => sr_0_x_q[16].CLK
clock => sr_0_x_q[17].CLK
clock => sr_0_x_q[18].CLK
clock => sr_0_x_q[19].CLK
clock => sr_0_x_q[20].CLK
clock => sr_0_x_q[21].CLK
clock => sr_0_x_q[22].CLK
clock => sr_0_x_q[23].CLK
clock => sr_0_x_q[24].CLK
clock => sr_0_x_q[25].CLK
clock => sr_0_x_q[26].CLK
clock => sr_0_x_q[27].CLK
clock => sr_0_x_q[28].CLK
clock => sr_0_x_q[29].CLK
clock => sr_0_x_q[30].CLK
clock => sr_0_x_q[31].CLK
resetn => sr_0_x_q[0].ACLR
resetn => sr_0_x_q[1].ACLR
resetn => sr_0_x_q[2].ACLR
resetn => sr_0_x_q[3].ACLR
resetn => sr_0_x_q[4].ACLR
resetn => sr_0_x_q[5].ACLR
resetn => sr_0_x_q[6].ACLR
resetn => sr_0_x_q[7].ACLR
resetn => sr_0_x_q[8].ACLR
resetn => sr_0_x_q[9].ACLR
resetn => sr_0_x_q[10].ACLR
resetn => sr_0_x_q[11].ACLR
resetn => sr_0_x_q[12].ACLR
resetn => sr_0_x_q[13].ACLR
resetn => sr_0_x_q[14].ACLR
resetn => sr_0_x_q[15].ACLR
resetn => sr_0_x_q[16].ACLR
resetn => sr_0_x_q[17].ACLR
resetn => sr_0_x_q[18].ACLR
resetn => sr_0_x_q[19].ACLR
resetn => sr_0_x_q[20].ACLR
resetn => sr_0_x_q[21].ACLR
resetn => sr_0_x_q[22].ACLR
resetn => sr_0_x_q[23].ACLR
resetn => sr_0_x_q[24].ACLR
resetn => sr_0_x_q[25].ACLR
resetn => sr_0_x_q[26].ACLR
resetn => sr_0_x_q[27].ACLR
resetn => sr_0_x_q[28].ACLR
resetn => sr_0_x_q[29].ACLR
resetn => sr_0_x_q[30].ACLR
resetn => sr_0_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR
resetn => sr_1_x_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going36_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going36_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going36_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6_sr_0:thebb_gaussian_B6_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_1_tpl[0] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[0] => sr_1_x_q[0].DATAIN
in_i_data_1_tpl[1] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[1] => sr_1_x_q[1].DATAIN
in_i_data_1_tpl[2] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[2] => sr_1_x_q[2].DATAIN
in_i_data_1_tpl[3] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[3] => sr_1_x_q[3].DATAIN
in_i_data_1_tpl[4] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[4] => sr_1_x_q[4].DATAIN
in_i_data_1_tpl[5] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[5] => sr_1_x_q[5].DATAIN
in_i_data_1_tpl[6] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[6] => sr_1_x_q[6].DATAIN
in_i_data_1_tpl[7] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[7] => sr_1_x_q[7].DATAIN
in_i_data_1_tpl[8] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[8] => sr_1_x_q[8].DATAIN
in_i_data_1_tpl[9] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[9] => sr_1_x_q[9].DATAIN
in_i_data_1_tpl[10] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[10] => sr_1_x_q[10].DATAIN
in_i_data_1_tpl[11] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[11] => sr_1_x_q[11].DATAIN
in_i_data_1_tpl[12] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[12] => sr_1_x_q[12].DATAIN
in_i_data_1_tpl[13] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[13] => sr_1_x_q[13].DATAIN
in_i_data_1_tpl[14] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[14] => sr_1_x_q[14].DATAIN
in_i_data_1_tpl[15] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[15] => sr_1_x_q[15].DATAIN
in_i_data_1_tpl[16] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[16] => sr_1_x_q[16].DATAIN
in_i_data_1_tpl[17] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[17] => sr_1_x_q[17].DATAIN
in_i_data_1_tpl[18] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[18] => sr_1_x_q[18].DATAIN
in_i_data_1_tpl[19] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[19] => sr_1_x_q[19].DATAIN
in_i_data_1_tpl[20] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[20] => sr_1_x_q[20].DATAIN
in_i_data_1_tpl[21] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[21] => sr_1_x_q[21].DATAIN
in_i_data_1_tpl[22] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[22] => sr_1_x_q[22].DATAIN
in_i_data_1_tpl[23] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[23] => sr_1_x_q[23].DATAIN
in_i_data_1_tpl[24] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[24] => sr_1_x_q[24].DATAIN
in_i_data_1_tpl[25] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[25] => sr_1_x_q[25].DATAIN
in_i_data_1_tpl[26] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[26] => sr_1_x_q[26].DATAIN
in_i_data_1_tpl[27] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[27] => sr_1_x_q[27].DATAIN
in_i_data_1_tpl[28] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[28] => sr_1_x_q[28].DATAIN
in_i_data_1_tpl[29] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[29] => sr_1_x_q[29].DATAIN
in_i_data_1_tpl[30] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[30] => sr_1_x_q[30].DATAIN
in_i_data_1_tpl[31] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[31] => sr_1_x_q[31].DATAIN
in_i_data_2_tpl[0] => data_mux_2_x_q.DATAA
in_i_data_2_tpl[0] => sr_2_x_q[0].DATAIN
in_i_data_3_tpl[0] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[0] => sr_3_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[1] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[2] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[3] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[4] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[5] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[6] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[7] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[8] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[9] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[10] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[11] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[12] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[13] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[14] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[15] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[16] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[17] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[18] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[19] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[20] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[21] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[22] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[23] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[24] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[25] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[26] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[27] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[28] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[29] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[30] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[31] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_2_tpl[0] <= data_mux_2_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[0] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_3_x_q[0].CLK
clock => sr_2_x_q[0].CLK
clock => sr_1_x_q[0].CLK
clock => sr_1_x_q[1].CLK
clock => sr_1_x_q[2].CLK
clock => sr_1_x_q[3].CLK
clock => sr_1_x_q[4].CLK
clock => sr_1_x_q[5].CLK
clock => sr_1_x_q[6].CLK
clock => sr_1_x_q[7].CLK
clock => sr_1_x_q[8].CLK
clock => sr_1_x_q[9].CLK
clock => sr_1_x_q[10].CLK
clock => sr_1_x_q[11].CLK
clock => sr_1_x_q[12].CLK
clock => sr_1_x_q[13].CLK
clock => sr_1_x_q[14].CLK
clock => sr_1_x_q[15].CLK
clock => sr_1_x_q[16].CLK
clock => sr_1_x_q[17].CLK
clock => sr_1_x_q[18].CLK
clock => sr_1_x_q[19].CLK
clock => sr_1_x_q[20].CLK
clock => sr_1_x_q[21].CLK
clock => sr_1_x_q[22].CLK
clock => sr_1_x_q[23].CLK
clock => sr_1_x_q[24].CLK
clock => sr_1_x_q[25].CLK
clock => sr_1_x_q[26].CLK
clock => sr_1_x_q[27].CLK
clock => sr_1_x_q[28].CLK
clock => sr_1_x_q[29].CLK
clock => sr_1_x_q[30].CLK
clock => sr_1_x_q[31].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_1_x_q[0].ACLR
resetn => sr_1_x_q[1].ACLR
resetn => sr_1_x_q[2].ACLR
resetn => sr_1_x_q[3].ACLR
resetn => sr_1_x_q[4].ACLR
resetn => sr_1_x_q[5].ACLR
resetn => sr_1_x_q[6].ACLR
resetn => sr_1_x_q[7].ACLR
resetn => sr_1_x_q[8].ACLR
resetn => sr_1_x_q[9].ACLR
resetn => sr_1_x_q[10].ACLR
resetn => sr_1_x_q[11].ACLR
resetn => sr_1_x_q[12].ACLR
resetn => sr_1_x_q[13].ACLR
resetn => sr_1_x_q[14].ACLR
resetn => sr_1_x_q[15].ACLR
resetn => sr_1_x_q[16].ACLR
resetn => sr_1_x_q[17].ACLR
resetn => sr_1_x_q[18].ACLR
resetn => sr_1_x_q[19].ACLR
resetn => sr_1_x_q[20].ACLR
resetn => sr_1_x_q[21].ACLR
resetn => sr_1_x_q[22].ACLR
resetn => sr_1_x_q[23].ACLR
resetn => sr_1_x_q[24].ACLR
resetn => sr_1_x_q[25].ACLR
resetn => sr_1_x_q[26].ACLR
resetn => sr_1_x_q[27].ACLR
resetn => sr_1_x_q[28].ACLR
resetn => sr_1_x_q[29].ACLR
resetn => sr_1_x_q[30].ACLR
resetn => sr_1_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR
resetn => sr_3_x_q[0].ACLR
resetn => sr_2_x_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_gaussian4_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7
in_add43_pop1154_0[0] => in_add43_pop1154_0[0].IN1
in_add43_pop1154_0[1] => in_add43_pop1154_0[1].IN1
in_add43_pop1154_0[2] => in_add43_pop1154_0[2].IN1
in_add43_pop1154_0[3] => in_add43_pop1154_0[3].IN1
in_add43_pop1154_0[4] => in_add43_pop1154_0[4].IN1
in_add43_pop1154_0[5] => in_add43_pop1154_0[5].IN1
in_add43_pop1154_0[6] => in_add43_pop1154_0[6].IN1
in_add43_pop1154_0[7] => in_add43_pop1154_0[7].IN1
in_add43_pop1154_0[8] => in_add43_pop1154_0[8].IN1
in_add43_pop1154_0[9] => in_add43_pop1154_0[9].IN1
in_add43_pop1154_0[10] => in_add43_pop1154_0[10].IN1
in_add43_pop1154_0[11] => in_add43_pop1154_0[11].IN1
in_add43_pop1154_0[12] => in_add43_pop1154_0[12].IN1
in_add43_pop1154_0[13] => in_add43_pop1154_0[13].IN1
in_add43_pop1154_0[14] => in_add43_pop1154_0[14].IN1
in_add43_pop1154_0[15] => in_add43_pop1154_0[15].IN1
in_add43_pop1154_0[16] => in_add43_pop1154_0[16].IN1
in_add43_pop1154_0[17] => in_add43_pop1154_0[17].IN1
in_add43_pop1154_0[18] => in_add43_pop1154_0[18].IN1
in_add43_pop1154_0[19] => in_add43_pop1154_0[19].IN1
in_add43_pop1154_0[20] => in_add43_pop1154_0[20].IN1
in_add43_pop1154_0[21] => in_add43_pop1154_0[21].IN1
in_add43_pop1154_0[22] => in_add43_pop1154_0[22].IN1
in_add43_pop1154_0[23] => in_add43_pop1154_0[23].IN1
in_add43_pop1154_0[24] => in_add43_pop1154_0[24].IN1
in_add43_pop1154_0[25] => in_add43_pop1154_0[25].IN1
in_add43_pop1154_0[26] => in_add43_pop1154_0[26].IN1
in_add43_pop1154_0[27] => in_add43_pop1154_0[27].IN1
in_add43_pop1154_0[28] => in_add43_pop1154_0[28].IN1
in_add43_pop1154_0[29] => in_add43_pop1154_0[29].IN1
in_add43_pop1154_0[30] => in_add43_pop1154_0[30].IN1
in_add43_pop1154_0[31] => in_add43_pop1154_0[31].IN1
in_add43_pop1154_1[0] => in_add43_pop1154_1[0].IN1
in_add43_pop1154_1[1] => in_add43_pop1154_1[1].IN1
in_add43_pop1154_1[2] => in_add43_pop1154_1[2].IN1
in_add43_pop1154_1[3] => in_add43_pop1154_1[3].IN1
in_add43_pop1154_1[4] => in_add43_pop1154_1[4].IN1
in_add43_pop1154_1[5] => in_add43_pop1154_1[5].IN1
in_add43_pop1154_1[6] => in_add43_pop1154_1[6].IN1
in_add43_pop1154_1[7] => in_add43_pop1154_1[7].IN1
in_add43_pop1154_1[8] => in_add43_pop1154_1[8].IN1
in_add43_pop1154_1[9] => in_add43_pop1154_1[9].IN1
in_add43_pop1154_1[10] => in_add43_pop1154_1[10].IN1
in_add43_pop1154_1[11] => in_add43_pop1154_1[11].IN1
in_add43_pop1154_1[12] => in_add43_pop1154_1[12].IN1
in_add43_pop1154_1[13] => in_add43_pop1154_1[13].IN1
in_add43_pop1154_1[14] => in_add43_pop1154_1[14].IN1
in_add43_pop1154_1[15] => in_add43_pop1154_1[15].IN1
in_add43_pop1154_1[16] => in_add43_pop1154_1[16].IN1
in_add43_pop1154_1[17] => in_add43_pop1154_1[17].IN1
in_add43_pop1154_1[18] => in_add43_pop1154_1[18].IN1
in_add43_pop1154_1[19] => in_add43_pop1154_1[19].IN1
in_add43_pop1154_1[20] => in_add43_pop1154_1[20].IN1
in_add43_pop1154_1[21] => in_add43_pop1154_1[21].IN1
in_add43_pop1154_1[22] => in_add43_pop1154_1[22].IN1
in_add43_pop1154_1[23] => in_add43_pop1154_1[23].IN1
in_add43_pop1154_1[24] => in_add43_pop1154_1[24].IN1
in_add43_pop1154_1[25] => in_add43_pop1154_1[25].IN1
in_add43_pop1154_1[26] => in_add43_pop1154_1[26].IN1
in_add43_pop1154_1[27] => in_add43_pop1154_1[27].IN1
in_add43_pop1154_1[28] => in_add43_pop1154_1[28].IN1
in_add43_pop1154_1[29] => in_add43_pop1154_1[29].IN1
in_add43_pop1154_1[30] => in_add43_pop1154_1[30].IN1
in_add43_pop1154_1[31] => in_add43_pop1154_1[31].IN1
in_flush[0] => in_flush[0].IN1
in_forked31_0[0] => in_forked31_0[0].IN1
in_forked31_1[0] => in_forked31_1[0].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_0_0[1] => in_intel_reserved_ffwd_0_0[1].IN1
in_intel_reserved_ffwd_0_0[2] => in_intel_reserved_ffwd_0_0[2].IN1
in_intel_reserved_ffwd_0_0[3] => in_intel_reserved_ffwd_0_0[3].IN1
in_intel_reserved_ffwd_0_0[4] => in_intel_reserved_ffwd_0_0[4].IN1
in_intel_reserved_ffwd_0_0[5] => in_intel_reserved_ffwd_0_0[5].IN1
in_intel_reserved_ffwd_0_0[6] => in_intel_reserved_ffwd_0_0[6].IN1
in_intel_reserved_ffwd_0_0[7] => in_intel_reserved_ffwd_0_0[7].IN1
in_intel_reserved_ffwd_0_0[8] => in_intel_reserved_ffwd_0_0[8].IN1
in_intel_reserved_ffwd_0_0[9] => in_intel_reserved_ffwd_0_0[9].IN1
in_intel_reserved_ffwd_0_0[10] => in_intel_reserved_ffwd_0_0[10].IN1
in_intel_reserved_ffwd_0_0[11] => in_intel_reserved_ffwd_0_0[11].IN1
in_intel_reserved_ffwd_0_0[12] => in_intel_reserved_ffwd_0_0[12].IN1
in_intel_reserved_ffwd_0_0[13] => in_intel_reserved_ffwd_0_0[13].IN1
in_intel_reserved_ffwd_0_0[14] => in_intel_reserved_ffwd_0_0[14].IN1
in_intel_reserved_ffwd_0_0[15] => in_intel_reserved_ffwd_0_0[15].IN1
in_intel_reserved_ffwd_0_0[16] => in_intel_reserved_ffwd_0_0[16].IN1
in_intel_reserved_ffwd_0_0[17] => in_intel_reserved_ffwd_0_0[17].IN1
in_intel_reserved_ffwd_0_0[18] => in_intel_reserved_ffwd_0_0[18].IN1
in_intel_reserved_ffwd_0_0[19] => in_intel_reserved_ffwd_0_0[19].IN1
in_intel_reserved_ffwd_0_0[20] => in_intel_reserved_ffwd_0_0[20].IN1
in_intel_reserved_ffwd_0_0[21] => in_intel_reserved_ffwd_0_0[21].IN1
in_intel_reserved_ffwd_0_0[22] => in_intel_reserved_ffwd_0_0[22].IN1
in_intel_reserved_ffwd_0_0[23] => in_intel_reserved_ffwd_0_0[23].IN1
in_intel_reserved_ffwd_0_0[24] => in_intel_reserved_ffwd_0_0[24].IN1
in_intel_reserved_ffwd_0_0[25] => in_intel_reserved_ffwd_0_0[25].IN1
in_intel_reserved_ffwd_0_0[26] => in_intel_reserved_ffwd_0_0[26].IN1
in_intel_reserved_ffwd_0_0[27] => in_intel_reserved_ffwd_0_0[27].IN1
in_intel_reserved_ffwd_0_0[28] => in_intel_reserved_ffwd_0_0[28].IN1
in_intel_reserved_ffwd_0_0[29] => in_intel_reserved_ffwd_0_0[29].IN1
in_intel_reserved_ffwd_0_0[30] => in_intel_reserved_ffwd_0_0[30].IN1
in_intel_reserved_ffwd_0_0[31] => in_intel_reserved_ffwd_0_0[31].IN1
in_intel_reserved_ffwd_0_0[32] => in_intel_reserved_ffwd_0_0[32].IN1
in_intel_reserved_ffwd_0_0[33] => in_intel_reserved_ffwd_0_0[33].IN1
in_intel_reserved_ffwd_0_0[34] => in_intel_reserved_ffwd_0_0[34].IN1
in_intel_reserved_ffwd_0_0[35] => in_intel_reserved_ffwd_0_0[35].IN1
in_intel_reserved_ffwd_0_0[36] => in_intel_reserved_ffwd_0_0[36].IN1
in_intel_reserved_ffwd_0_0[37] => in_intel_reserved_ffwd_0_0[37].IN1
in_intel_reserved_ffwd_0_0[38] => in_intel_reserved_ffwd_0_0[38].IN1
in_intel_reserved_ffwd_0_0[39] => in_intel_reserved_ffwd_0_0[39].IN1
in_intel_reserved_ffwd_0_0[40] => in_intel_reserved_ffwd_0_0[40].IN1
in_intel_reserved_ffwd_0_0[41] => in_intel_reserved_ffwd_0_0[41].IN1
in_intel_reserved_ffwd_0_0[42] => in_intel_reserved_ffwd_0_0[42].IN1
in_intel_reserved_ffwd_0_0[43] => in_intel_reserved_ffwd_0_0[43].IN1
in_intel_reserved_ffwd_0_0[44] => in_intel_reserved_ffwd_0_0[44].IN1
in_intel_reserved_ffwd_0_0[45] => in_intel_reserved_ffwd_0_0[45].IN1
in_intel_reserved_ffwd_0_0[46] => in_intel_reserved_ffwd_0_0[46].IN1
in_intel_reserved_ffwd_0_0[47] => in_intel_reserved_ffwd_0_0[47].IN1
in_intel_reserved_ffwd_0_0[48] => in_intel_reserved_ffwd_0_0[48].IN1
in_intel_reserved_ffwd_0_0[49] => in_intel_reserved_ffwd_0_0[49].IN1
in_intel_reserved_ffwd_0_0[50] => in_intel_reserved_ffwd_0_0[50].IN1
in_intel_reserved_ffwd_0_0[51] => in_intel_reserved_ffwd_0_0[51].IN1
in_intel_reserved_ffwd_0_0[52] => in_intel_reserved_ffwd_0_0[52].IN1
in_intel_reserved_ffwd_0_0[53] => in_intel_reserved_ffwd_0_0[53].IN1
in_intel_reserved_ffwd_0_0[54] => in_intel_reserved_ffwd_0_0[54].IN1
in_intel_reserved_ffwd_0_0[55] => in_intel_reserved_ffwd_0_0[55].IN1
in_intel_reserved_ffwd_0_0[56] => in_intel_reserved_ffwd_0_0[56].IN1
in_intel_reserved_ffwd_0_0[57] => in_intel_reserved_ffwd_0_0[57].IN1
in_intel_reserved_ffwd_0_0[58] => in_intel_reserved_ffwd_0_0[58].IN1
in_intel_reserved_ffwd_0_0[59] => in_intel_reserved_ffwd_0_0[59].IN1
in_intel_reserved_ffwd_0_0[60] => in_intel_reserved_ffwd_0_0[60].IN1
in_intel_reserved_ffwd_0_0[61] => in_intel_reserved_ffwd_0_0[61].IN1
in_intel_reserved_ffwd_0_0[62] => in_intel_reserved_ffwd_0_0[62].IN1
in_intel_reserved_ffwd_0_0[63] => in_intel_reserved_ffwd_0_0[63].IN1
in_intel_reserved_ffwd_10_0[0] => in_intel_reserved_ffwd_10_0[0].IN1
in_intel_reserved_ffwd_10_0[1] => in_intel_reserved_ffwd_10_0[1].IN1
in_intel_reserved_ffwd_10_0[2] => in_intel_reserved_ffwd_10_0[2].IN1
in_intel_reserved_ffwd_10_0[3] => in_intel_reserved_ffwd_10_0[3].IN1
in_intel_reserved_ffwd_10_0[4] => in_intel_reserved_ffwd_10_0[4].IN1
in_intel_reserved_ffwd_10_0[5] => in_intel_reserved_ffwd_10_0[5].IN1
in_intel_reserved_ffwd_10_0[6] => in_intel_reserved_ffwd_10_0[6].IN1
in_intel_reserved_ffwd_10_0[7] => in_intel_reserved_ffwd_10_0[7].IN1
in_intel_reserved_ffwd_10_0[8] => in_intel_reserved_ffwd_10_0[8].IN1
in_intel_reserved_ffwd_10_0[9] => in_intel_reserved_ffwd_10_0[9].IN1
in_intel_reserved_ffwd_10_0[10] => in_intel_reserved_ffwd_10_0[10].IN1
in_intel_reserved_ffwd_10_0[11] => in_intel_reserved_ffwd_10_0[11].IN1
in_intel_reserved_ffwd_10_0[12] => in_intel_reserved_ffwd_10_0[12].IN1
in_intel_reserved_ffwd_10_0[13] => in_intel_reserved_ffwd_10_0[13].IN1
in_intel_reserved_ffwd_10_0[14] => in_intel_reserved_ffwd_10_0[14].IN1
in_intel_reserved_ffwd_10_0[15] => in_intel_reserved_ffwd_10_0[15].IN1
in_intel_reserved_ffwd_10_0[16] => in_intel_reserved_ffwd_10_0[16].IN1
in_intel_reserved_ffwd_10_0[17] => in_intel_reserved_ffwd_10_0[17].IN1
in_intel_reserved_ffwd_10_0[18] => in_intel_reserved_ffwd_10_0[18].IN1
in_intel_reserved_ffwd_10_0[19] => in_intel_reserved_ffwd_10_0[19].IN1
in_intel_reserved_ffwd_10_0[20] => in_intel_reserved_ffwd_10_0[20].IN1
in_intel_reserved_ffwd_10_0[21] => in_intel_reserved_ffwd_10_0[21].IN1
in_intel_reserved_ffwd_10_0[22] => in_intel_reserved_ffwd_10_0[22].IN1
in_intel_reserved_ffwd_10_0[23] => in_intel_reserved_ffwd_10_0[23].IN1
in_intel_reserved_ffwd_10_0[24] => in_intel_reserved_ffwd_10_0[24].IN1
in_intel_reserved_ffwd_10_0[25] => in_intel_reserved_ffwd_10_0[25].IN1
in_intel_reserved_ffwd_10_0[26] => in_intel_reserved_ffwd_10_0[26].IN1
in_intel_reserved_ffwd_10_0[27] => in_intel_reserved_ffwd_10_0[27].IN1
in_intel_reserved_ffwd_10_0[28] => in_intel_reserved_ffwd_10_0[28].IN1
in_intel_reserved_ffwd_10_0[29] => in_intel_reserved_ffwd_10_0[29].IN1
in_intel_reserved_ffwd_10_0[30] => in_intel_reserved_ffwd_10_0[30].IN1
in_intel_reserved_ffwd_10_0[31] => in_intel_reserved_ffwd_10_0[31].IN1
in_intel_reserved_ffwd_10_0[32] => in_intel_reserved_ffwd_10_0[32].IN1
in_intel_reserved_ffwd_10_0[33] => in_intel_reserved_ffwd_10_0[33].IN1
in_intel_reserved_ffwd_10_0[34] => in_intel_reserved_ffwd_10_0[34].IN1
in_intel_reserved_ffwd_10_0[35] => in_intel_reserved_ffwd_10_0[35].IN1
in_intel_reserved_ffwd_10_0[36] => in_intel_reserved_ffwd_10_0[36].IN1
in_intel_reserved_ffwd_10_0[37] => in_intel_reserved_ffwd_10_0[37].IN1
in_intel_reserved_ffwd_10_0[38] => in_intel_reserved_ffwd_10_0[38].IN1
in_intel_reserved_ffwd_10_0[39] => in_intel_reserved_ffwd_10_0[39].IN1
in_intel_reserved_ffwd_10_0[40] => in_intel_reserved_ffwd_10_0[40].IN1
in_intel_reserved_ffwd_10_0[41] => in_intel_reserved_ffwd_10_0[41].IN1
in_intel_reserved_ffwd_10_0[42] => in_intel_reserved_ffwd_10_0[42].IN1
in_intel_reserved_ffwd_10_0[43] => in_intel_reserved_ffwd_10_0[43].IN1
in_intel_reserved_ffwd_10_0[44] => in_intel_reserved_ffwd_10_0[44].IN1
in_intel_reserved_ffwd_10_0[45] => in_intel_reserved_ffwd_10_0[45].IN1
in_intel_reserved_ffwd_10_0[46] => in_intel_reserved_ffwd_10_0[46].IN1
in_intel_reserved_ffwd_10_0[47] => in_intel_reserved_ffwd_10_0[47].IN1
in_intel_reserved_ffwd_10_0[48] => in_intel_reserved_ffwd_10_0[48].IN1
in_intel_reserved_ffwd_10_0[49] => in_intel_reserved_ffwd_10_0[49].IN1
in_intel_reserved_ffwd_10_0[50] => in_intel_reserved_ffwd_10_0[50].IN1
in_intel_reserved_ffwd_10_0[51] => in_intel_reserved_ffwd_10_0[51].IN1
in_intel_reserved_ffwd_10_0[52] => in_intel_reserved_ffwd_10_0[52].IN1
in_intel_reserved_ffwd_10_0[53] => in_intel_reserved_ffwd_10_0[53].IN1
in_intel_reserved_ffwd_10_0[54] => in_intel_reserved_ffwd_10_0[54].IN1
in_intel_reserved_ffwd_10_0[55] => in_intel_reserved_ffwd_10_0[55].IN1
in_intel_reserved_ffwd_10_0[56] => in_intel_reserved_ffwd_10_0[56].IN1
in_intel_reserved_ffwd_10_0[57] => in_intel_reserved_ffwd_10_0[57].IN1
in_intel_reserved_ffwd_10_0[58] => in_intel_reserved_ffwd_10_0[58].IN1
in_intel_reserved_ffwd_10_0[59] => in_intel_reserved_ffwd_10_0[59].IN1
in_intel_reserved_ffwd_10_0[60] => in_intel_reserved_ffwd_10_0[60].IN1
in_intel_reserved_ffwd_10_0[61] => in_intel_reserved_ffwd_10_0[61].IN1
in_intel_reserved_ffwd_10_0[62] => in_intel_reserved_ffwd_10_0[62].IN1
in_intel_reserved_ffwd_10_0[63] => in_intel_reserved_ffwd_10_0[63].IN1
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN1
in_intel_reserved_ffwd_9_0[0] => in_intel_reserved_ffwd_9_0[0].IN1
in_intel_reserved_ffwd_9_0[1] => in_intel_reserved_ffwd_9_0[1].IN1
in_intel_reserved_ffwd_9_0[2] => in_intel_reserved_ffwd_9_0[2].IN1
in_intel_reserved_ffwd_9_0[3] => in_intel_reserved_ffwd_9_0[3].IN1
in_intel_reserved_ffwd_9_0[4] => in_intel_reserved_ffwd_9_0[4].IN1
in_intel_reserved_ffwd_9_0[5] => in_intel_reserved_ffwd_9_0[5].IN1
in_intel_reserved_ffwd_9_0[6] => in_intel_reserved_ffwd_9_0[6].IN1
in_intel_reserved_ffwd_9_0[7] => in_intel_reserved_ffwd_9_0[7].IN1
in_intel_reserved_ffwd_9_0[8] => in_intel_reserved_ffwd_9_0[8].IN1
in_intel_reserved_ffwd_9_0[9] => in_intel_reserved_ffwd_9_0[9].IN1
in_intel_reserved_ffwd_9_0[10] => in_intel_reserved_ffwd_9_0[10].IN1
in_intel_reserved_ffwd_9_0[11] => in_intel_reserved_ffwd_9_0[11].IN1
in_intel_reserved_ffwd_9_0[12] => in_intel_reserved_ffwd_9_0[12].IN1
in_intel_reserved_ffwd_9_0[13] => in_intel_reserved_ffwd_9_0[13].IN1
in_intel_reserved_ffwd_9_0[14] => in_intel_reserved_ffwd_9_0[14].IN1
in_intel_reserved_ffwd_9_0[15] => in_intel_reserved_ffwd_9_0[15].IN1
in_intel_reserved_ffwd_9_0[16] => in_intel_reserved_ffwd_9_0[16].IN1
in_intel_reserved_ffwd_9_0[17] => in_intel_reserved_ffwd_9_0[17].IN1
in_intel_reserved_ffwd_9_0[18] => in_intel_reserved_ffwd_9_0[18].IN1
in_intel_reserved_ffwd_9_0[19] => in_intel_reserved_ffwd_9_0[19].IN1
in_intel_reserved_ffwd_9_0[20] => in_intel_reserved_ffwd_9_0[20].IN1
in_intel_reserved_ffwd_9_0[21] => in_intel_reserved_ffwd_9_0[21].IN1
in_intel_reserved_ffwd_9_0[22] => in_intel_reserved_ffwd_9_0[22].IN1
in_intel_reserved_ffwd_9_0[23] => in_intel_reserved_ffwd_9_0[23].IN1
in_intel_reserved_ffwd_9_0[24] => in_intel_reserved_ffwd_9_0[24].IN1
in_intel_reserved_ffwd_9_0[25] => in_intel_reserved_ffwd_9_0[25].IN1
in_intel_reserved_ffwd_9_0[26] => in_intel_reserved_ffwd_9_0[26].IN1
in_intel_reserved_ffwd_9_0[27] => in_intel_reserved_ffwd_9_0[27].IN1
in_intel_reserved_ffwd_9_0[28] => in_intel_reserved_ffwd_9_0[28].IN1
in_intel_reserved_ffwd_9_0[29] => in_intel_reserved_ffwd_9_0[29].IN1
in_intel_reserved_ffwd_9_0[30] => in_intel_reserved_ffwd_9_0[30].IN1
in_intel_reserved_ffwd_9_0[31] => in_intel_reserved_ffwd_9_0[31].IN1
in_lm1_gaussian_avm_readdata[0] => in_lm1_gaussian_avm_readdata[0].IN1
in_lm1_gaussian_avm_readdata[1] => in_lm1_gaussian_avm_readdata[1].IN1
in_lm1_gaussian_avm_readdata[2] => in_lm1_gaussian_avm_readdata[2].IN1
in_lm1_gaussian_avm_readdata[3] => in_lm1_gaussian_avm_readdata[3].IN1
in_lm1_gaussian_avm_readdata[4] => in_lm1_gaussian_avm_readdata[4].IN1
in_lm1_gaussian_avm_readdata[5] => in_lm1_gaussian_avm_readdata[5].IN1
in_lm1_gaussian_avm_readdata[6] => in_lm1_gaussian_avm_readdata[6].IN1
in_lm1_gaussian_avm_readdata[7] => in_lm1_gaussian_avm_readdata[7].IN1
in_lm1_gaussian_avm_readdata[8] => in_lm1_gaussian_avm_readdata[8].IN1
in_lm1_gaussian_avm_readdata[9] => in_lm1_gaussian_avm_readdata[9].IN1
in_lm1_gaussian_avm_readdata[10] => in_lm1_gaussian_avm_readdata[10].IN1
in_lm1_gaussian_avm_readdata[11] => in_lm1_gaussian_avm_readdata[11].IN1
in_lm1_gaussian_avm_readdata[12] => in_lm1_gaussian_avm_readdata[12].IN1
in_lm1_gaussian_avm_readdata[13] => in_lm1_gaussian_avm_readdata[13].IN1
in_lm1_gaussian_avm_readdata[14] => in_lm1_gaussian_avm_readdata[14].IN1
in_lm1_gaussian_avm_readdata[15] => in_lm1_gaussian_avm_readdata[15].IN1
in_lm1_gaussian_avm_readdata[16] => in_lm1_gaussian_avm_readdata[16].IN1
in_lm1_gaussian_avm_readdata[17] => in_lm1_gaussian_avm_readdata[17].IN1
in_lm1_gaussian_avm_readdata[18] => in_lm1_gaussian_avm_readdata[18].IN1
in_lm1_gaussian_avm_readdata[19] => in_lm1_gaussian_avm_readdata[19].IN1
in_lm1_gaussian_avm_readdata[20] => in_lm1_gaussian_avm_readdata[20].IN1
in_lm1_gaussian_avm_readdata[21] => in_lm1_gaussian_avm_readdata[21].IN1
in_lm1_gaussian_avm_readdata[22] => in_lm1_gaussian_avm_readdata[22].IN1
in_lm1_gaussian_avm_readdata[23] => in_lm1_gaussian_avm_readdata[23].IN1
in_lm1_gaussian_avm_readdata[24] => in_lm1_gaussian_avm_readdata[24].IN1
in_lm1_gaussian_avm_readdata[25] => in_lm1_gaussian_avm_readdata[25].IN1
in_lm1_gaussian_avm_readdata[26] => in_lm1_gaussian_avm_readdata[26].IN1
in_lm1_gaussian_avm_readdata[27] => in_lm1_gaussian_avm_readdata[27].IN1
in_lm1_gaussian_avm_readdata[28] => in_lm1_gaussian_avm_readdata[28].IN1
in_lm1_gaussian_avm_readdata[29] => in_lm1_gaussian_avm_readdata[29].IN1
in_lm1_gaussian_avm_readdata[30] => in_lm1_gaussian_avm_readdata[30].IN1
in_lm1_gaussian_avm_readdata[31] => in_lm1_gaussian_avm_readdata[31].IN1
in_lm1_gaussian_avm_readdatavalid[0] => in_lm1_gaussian_avm_readdatavalid[0].IN1
in_lm1_gaussian_avm_waitrequest[0] => in_lm1_gaussian_avm_waitrequest[0].IN1
in_lm1_gaussian_avm_writeack[0] => in_lm1_gaussian_avm_writeack[0].IN1
in_lm32_gaussian_avm_readdata[0] => in_lm32_gaussian_avm_readdata[0].IN1
in_lm32_gaussian_avm_readdata[1] => in_lm32_gaussian_avm_readdata[1].IN1
in_lm32_gaussian_avm_readdata[2] => in_lm32_gaussian_avm_readdata[2].IN1
in_lm32_gaussian_avm_readdata[3] => in_lm32_gaussian_avm_readdata[3].IN1
in_lm32_gaussian_avm_readdata[4] => in_lm32_gaussian_avm_readdata[4].IN1
in_lm32_gaussian_avm_readdata[5] => in_lm32_gaussian_avm_readdata[5].IN1
in_lm32_gaussian_avm_readdata[6] => in_lm32_gaussian_avm_readdata[6].IN1
in_lm32_gaussian_avm_readdata[7] => in_lm32_gaussian_avm_readdata[7].IN1
in_lm32_gaussian_avm_readdata[8] => in_lm32_gaussian_avm_readdata[8].IN1
in_lm32_gaussian_avm_readdata[9] => in_lm32_gaussian_avm_readdata[9].IN1
in_lm32_gaussian_avm_readdata[10] => in_lm32_gaussian_avm_readdata[10].IN1
in_lm32_gaussian_avm_readdata[11] => in_lm32_gaussian_avm_readdata[11].IN1
in_lm32_gaussian_avm_readdata[12] => in_lm32_gaussian_avm_readdata[12].IN1
in_lm32_gaussian_avm_readdata[13] => in_lm32_gaussian_avm_readdata[13].IN1
in_lm32_gaussian_avm_readdata[14] => in_lm32_gaussian_avm_readdata[14].IN1
in_lm32_gaussian_avm_readdata[15] => in_lm32_gaussian_avm_readdata[15].IN1
in_lm32_gaussian_avm_readdata[16] => in_lm32_gaussian_avm_readdata[16].IN1
in_lm32_gaussian_avm_readdata[17] => in_lm32_gaussian_avm_readdata[17].IN1
in_lm32_gaussian_avm_readdata[18] => in_lm32_gaussian_avm_readdata[18].IN1
in_lm32_gaussian_avm_readdata[19] => in_lm32_gaussian_avm_readdata[19].IN1
in_lm32_gaussian_avm_readdata[20] => in_lm32_gaussian_avm_readdata[20].IN1
in_lm32_gaussian_avm_readdata[21] => in_lm32_gaussian_avm_readdata[21].IN1
in_lm32_gaussian_avm_readdata[22] => in_lm32_gaussian_avm_readdata[22].IN1
in_lm32_gaussian_avm_readdata[23] => in_lm32_gaussian_avm_readdata[23].IN1
in_lm32_gaussian_avm_readdata[24] => in_lm32_gaussian_avm_readdata[24].IN1
in_lm32_gaussian_avm_readdata[25] => in_lm32_gaussian_avm_readdata[25].IN1
in_lm32_gaussian_avm_readdata[26] => in_lm32_gaussian_avm_readdata[26].IN1
in_lm32_gaussian_avm_readdata[27] => in_lm32_gaussian_avm_readdata[27].IN1
in_lm32_gaussian_avm_readdata[28] => in_lm32_gaussian_avm_readdata[28].IN1
in_lm32_gaussian_avm_readdata[29] => in_lm32_gaussian_avm_readdata[29].IN1
in_lm32_gaussian_avm_readdata[30] => in_lm32_gaussian_avm_readdata[30].IN1
in_lm32_gaussian_avm_readdata[31] => in_lm32_gaussian_avm_readdata[31].IN1
in_lm32_gaussian_avm_readdatavalid[0] => in_lm32_gaussian_avm_readdatavalid[0].IN1
in_lm32_gaussian_avm_waitrequest[0] => in_lm32_gaussian_avm_waitrequest[0].IN1
in_lm32_gaussian_avm_writeack[0] => in_lm32_gaussian_avm_writeack[0].IN1
in_lm53_gaussian_avm_readdata[0] => in_lm53_gaussian_avm_readdata[0].IN1
in_lm53_gaussian_avm_readdata[1] => in_lm53_gaussian_avm_readdata[1].IN1
in_lm53_gaussian_avm_readdata[2] => in_lm53_gaussian_avm_readdata[2].IN1
in_lm53_gaussian_avm_readdata[3] => in_lm53_gaussian_avm_readdata[3].IN1
in_lm53_gaussian_avm_readdata[4] => in_lm53_gaussian_avm_readdata[4].IN1
in_lm53_gaussian_avm_readdata[5] => in_lm53_gaussian_avm_readdata[5].IN1
in_lm53_gaussian_avm_readdata[6] => in_lm53_gaussian_avm_readdata[6].IN1
in_lm53_gaussian_avm_readdata[7] => in_lm53_gaussian_avm_readdata[7].IN1
in_lm53_gaussian_avm_readdata[8] => in_lm53_gaussian_avm_readdata[8].IN1
in_lm53_gaussian_avm_readdata[9] => in_lm53_gaussian_avm_readdata[9].IN1
in_lm53_gaussian_avm_readdata[10] => in_lm53_gaussian_avm_readdata[10].IN1
in_lm53_gaussian_avm_readdata[11] => in_lm53_gaussian_avm_readdata[11].IN1
in_lm53_gaussian_avm_readdata[12] => in_lm53_gaussian_avm_readdata[12].IN1
in_lm53_gaussian_avm_readdata[13] => in_lm53_gaussian_avm_readdata[13].IN1
in_lm53_gaussian_avm_readdata[14] => in_lm53_gaussian_avm_readdata[14].IN1
in_lm53_gaussian_avm_readdata[15] => in_lm53_gaussian_avm_readdata[15].IN1
in_lm53_gaussian_avm_readdata[16] => in_lm53_gaussian_avm_readdata[16].IN1
in_lm53_gaussian_avm_readdata[17] => in_lm53_gaussian_avm_readdata[17].IN1
in_lm53_gaussian_avm_readdata[18] => in_lm53_gaussian_avm_readdata[18].IN1
in_lm53_gaussian_avm_readdata[19] => in_lm53_gaussian_avm_readdata[19].IN1
in_lm53_gaussian_avm_readdata[20] => in_lm53_gaussian_avm_readdata[20].IN1
in_lm53_gaussian_avm_readdata[21] => in_lm53_gaussian_avm_readdata[21].IN1
in_lm53_gaussian_avm_readdata[22] => in_lm53_gaussian_avm_readdata[22].IN1
in_lm53_gaussian_avm_readdata[23] => in_lm53_gaussian_avm_readdata[23].IN1
in_lm53_gaussian_avm_readdata[24] => in_lm53_gaussian_avm_readdata[24].IN1
in_lm53_gaussian_avm_readdata[25] => in_lm53_gaussian_avm_readdata[25].IN1
in_lm53_gaussian_avm_readdata[26] => in_lm53_gaussian_avm_readdata[26].IN1
in_lm53_gaussian_avm_readdata[27] => in_lm53_gaussian_avm_readdata[27].IN1
in_lm53_gaussian_avm_readdata[28] => in_lm53_gaussian_avm_readdata[28].IN1
in_lm53_gaussian_avm_readdata[29] => in_lm53_gaussian_avm_readdata[29].IN1
in_lm53_gaussian_avm_readdata[30] => in_lm53_gaussian_avm_readdata[30].IN1
in_lm53_gaussian_avm_readdata[31] => in_lm53_gaussian_avm_readdata[31].IN1
in_lm53_gaussian_avm_readdatavalid[0] => in_lm53_gaussian_avm_readdatavalid[0].IN1
in_lm53_gaussian_avm_waitrequest[0] => in_lm53_gaussian_avm_waitrequest[0].IN1
in_lm53_gaussian_avm_writeack[0] => in_lm53_gaussian_avm_writeack[0].IN1
in_memdep_gaussian_avm_readdata[0] => in_memdep_gaussian_avm_readdata[0].IN1
in_memdep_gaussian_avm_readdata[1] => in_memdep_gaussian_avm_readdata[1].IN1
in_memdep_gaussian_avm_readdata[2] => in_memdep_gaussian_avm_readdata[2].IN1
in_memdep_gaussian_avm_readdata[3] => in_memdep_gaussian_avm_readdata[3].IN1
in_memdep_gaussian_avm_readdata[4] => in_memdep_gaussian_avm_readdata[4].IN1
in_memdep_gaussian_avm_readdata[5] => in_memdep_gaussian_avm_readdata[5].IN1
in_memdep_gaussian_avm_readdata[6] => in_memdep_gaussian_avm_readdata[6].IN1
in_memdep_gaussian_avm_readdata[7] => in_memdep_gaussian_avm_readdata[7].IN1
in_memdep_gaussian_avm_readdata[8] => in_memdep_gaussian_avm_readdata[8].IN1
in_memdep_gaussian_avm_readdata[9] => in_memdep_gaussian_avm_readdata[9].IN1
in_memdep_gaussian_avm_readdata[10] => in_memdep_gaussian_avm_readdata[10].IN1
in_memdep_gaussian_avm_readdata[11] => in_memdep_gaussian_avm_readdata[11].IN1
in_memdep_gaussian_avm_readdata[12] => in_memdep_gaussian_avm_readdata[12].IN1
in_memdep_gaussian_avm_readdata[13] => in_memdep_gaussian_avm_readdata[13].IN1
in_memdep_gaussian_avm_readdata[14] => in_memdep_gaussian_avm_readdata[14].IN1
in_memdep_gaussian_avm_readdata[15] => in_memdep_gaussian_avm_readdata[15].IN1
in_memdep_gaussian_avm_readdata[16] => in_memdep_gaussian_avm_readdata[16].IN1
in_memdep_gaussian_avm_readdata[17] => in_memdep_gaussian_avm_readdata[17].IN1
in_memdep_gaussian_avm_readdata[18] => in_memdep_gaussian_avm_readdata[18].IN1
in_memdep_gaussian_avm_readdata[19] => in_memdep_gaussian_avm_readdata[19].IN1
in_memdep_gaussian_avm_readdata[20] => in_memdep_gaussian_avm_readdata[20].IN1
in_memdep_gaussian_avm_readdata[21] => in_memdep_gaussian_avm_readdata[21].IN1
in_memdep_gaussian_avm_readdata[22] => in_memdep_gaussian_avm_readdata[22].IN1
in_memdep_gaussian_avm_readdata[23] => in_memdep_gaussian_avm_readdata[23].IN1
in_memdep_gaussian_avm_readdata[24] => in_memdep_gaussian_avm_readdata[24].IN1
in_memdep_gaussian_avm_readdata[25] => in_memdep_gaussian_avm_readdata[25].IN1
in_memdep_gaussian_avm_readdata[26] => in_memdep_gaussian_avm_readdata[26].IN1
in_memdep_gaussian_avm_readdata[27] => in_memdep_gaussian_avm_readdata[27].IN1
in_memdep_gaussian_avm_readdata[28] => in_memdep_gaussian_avm_readdata[28].IN1
in_memdep_gaussian_avm_readdata[29] => in_memdep_gaussian_avm_readdata[29].IN1
in_memdep_gaussian_avm_readdata[30] => in_memdep_gaussian_avm_readdata[30].IN1
in_memdep_gaussian_avm_readdata[31] => in_memdep_gaussian_avm_readdata[31].IN1
in_memdep_gaussian_avm_readdatavalid[0] => in_memdep_gaussian_avm_readdatavalid[0].IN1
in_memdep_gaussian_avm_waitrequest[0] => in_memdep_gaussian_avm_waitrequest[0].IN1
in_memdep_gaussian_avm_writeack[0] => in_memdep_gaussian_avm_writeack[0].IN1
in_memdep_phi_pop1053_0[0] => in_memdep_phi_pop1053_0[0].IN1
in_memdep_phi_pop1053_1[0] => in_memdep_phi_pop1053_1[0].IN1
in_mul_add1651_0[0] => in_mul_add1651_0[0].IN1
in_mul_add1651_0[1] => in_mul_add1651_0[1].IN1
in_mul_add1651_0[2] => in_mul_add1651_0[2].IN1
in_mul_add1651_0[3] => in_mul_add1651_0[3].IN1
in_mul_add1651_0[4] => in_mul_add1651_0[4].IN1
in_mul_add1651_0[5] => in_mul_add1651_0[5].IN1
in_mul_add1651_0[6] => in_mul_add1651_0[6].IN1
in_mul_add1651_0[7] => in_mul_add1651_0[7].IN1
in_mul_add1651_0[8] => in_mul_add1651_0[8].IN1
in_mul_add1651_0[9] => in_mul_add1651_0[9].IN1
in_mul_add1651_0[10] => in_mul_add1651_0[10].IN1
in_mul_add1651_0[11] => in_mul_add1651_0[11].IN1
in_mul_add1651_0[12] => in_mul_add1651_0[12].IN1
in_mul_add1651_0[13] => in_mul_add1651_0[13].IN1
in_mul_add1651_0[14] => in_mul_add1651_0[14].IN1
in_mul_add1651_0[15] => in_mul_add1651_0[15].IN1
in_mul_add1651_0[16] => in_mul_add1651_0[16].IN1
in_mul_add1651_0[17] => in_mul_add1651_0[17].IN1
in_mul_add1651_0[18] => in_mul_add1651_0[18].IN1
in_mul_add1651_0[19] => in_mul_add1651_0[19].IN1
in_mul_add1651_0[20] => in_mul_add1651_0[20].IN1
in_mul_add1651_0[21] => in_mul_add1651_0[21].IN1
in_mul_add1651_0[22] => in_mul_add1651_0[22].IN1
in_mul_add1651_0[23] => in_mul_add1651_0[23].IN1
in_mul_add1651_0[24] => in_mul_add1651_0[24].IN1
in_mul_add1651_0[25] => in_mul_add1651_0[25].IN1
in_mul_add1651_0[26] => in_mul_add1651_0[26].IN1
in_mul_add1651_0[27] => in_mul_add1651_0[27].IN1
in_mul_add1651_0[28] => in_mul_add1651_0[28].IN1
in_mul_add1651_0[29] => in_mul_add1651_0[29].IN1
in_mul_add1651_0[30] => in_mul_add1651_0[30].IN1
in_mul_add1651_0[31] => in_mul_add1651_0[31].IN1
in_mul_add1651_1[0] => in_mul_add1651_1[0].IN1
in_mul_add1651_1[1] => in_mul_add1651_1[1].IN1
in_mul_add1651_1[2] => in_mul_add1651_1[2].IN1
in_mul_add1651_1[3] => in_mul_add1651_1[3].IN1
in_mul_add1651_1[4] => in_mul_add1651_1[4].IN1
in_mul_add1651_1[5] => in_mul_add1651_1[5].IN1
in_mul_add1651_1[6] => in_mul_add1651_1[6].IN1
in_mul_add1651_1[7] => in_mul_add1651_1[7].IN1
in_mul_add1651_1[8] => in_mul_add1651_1[8].IN1
in_mul_add1651_1[9] => in_mul_add1651_1[9].IN1
in_mul_add1651_1[10] => in_mul_add1651_1[10].IN1
in_mul_add1651_1[11] => in_mul_add1651_1[11].IN1
in_mul_add1651_1[12] => in_mul_add1651_1[12].IN1
in_mul_add1651_1[13] => in_mul_add1651_1[13].IN1
in_mul_add1651_1[14] => in_mul_add1651_1[14].IN1
in_mul_add1651_1[15] => in_mul_add1651_1[15].IN1
in_mul_add1651_1[16] => in_mul_add1651_1[16].IN1
in_mul_add1651_1[17] => in_mul_add1651_1[17].IN1
in_mul_add1651_1[18] => in_mul_add1651_1[18].IN1
in_mul_add1651_1[19] => in_mul_add1651_1[19].IN1
in_mul_add1651_1[20] => in_mul_add1651_1[20].IN1
in_mul_add1651_1[21] => in_mul_add1651_1[21].IN1
in_mul_add1651_1[22] => in_mul_add1651_1[22].IN1
in_mul_add1651_1[23] => in_mul_add1651_1[23].IN1
in_mul_add1651_1[24] => in_mul_add1651_1[24].IN1
in_mul_add1651_1[25] => in_mul_add1651_1[25].IN1
in_mul_add1651_1[26] => in_mul_add1651_1[26].IN1
in_mul_add1651_1[27] => in_mul_add1651_1[27].IN1
in_mul_add1651_1[28] => in_mul_add1651_1[28].IN1
in_mul_add1651_1[29] => in_mul_add1651_1[29].IN1
in_mul_add1651_1[30] => in_mul_add1651_1[30].IN1
in_mul_add1651_1[31] => in_mul_add1651_1[31].IN1
in_notcmp3552_0[0] => in_notcmp3552_0[0].IN1
in_notcmp3552_1[0] => in_notcmp3552_1[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_stall_in_1[0] => in_stall_in_1[0].IN1
in_unnamed_gaussian17_0[0] => in_unnamed_gaussian17_0[0].IN1
in_unnamed_gaussian17_1[0] => in_unnamed_gaussian17_1[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_add44_push17[0] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[1] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[2] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[3] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[4] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[5] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[6] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[7] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[8] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[9] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[10] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[11] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[12] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[13] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[14] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[15] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[16] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[17] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[18] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[19] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[20] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[21] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[22] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[23] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[24] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[25] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[26] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[27] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[28] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[29] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[30] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_add44_push17[31] <= gaussian_B7_branch:thegaussian_B7_branch.out_add44_push17
out_exiting_stall_out[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_gaussian4_exiting_stall_out
out_exiting_valid_out[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_gaussian4_exiting_valid_out
out_lm1_gaussian_avm_address[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_burstcount[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_burstcount
out_lm1_gaussian_avm_byteenable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_enable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_enable
out_lm1_gaussian_avm_read[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_read
out_lm1_gaussian_avm_write[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_write
out_lm1_gaussian_avm_writedata[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm1_gaussian_avm_writedata
out_lm32_gaussian_avm_address[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_burstcount[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_burstcount
out_lm32_gaussian_avm_byteenable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_enable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_enable
out_lm32_gaussian_avm_read[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_read
out_lm32_gaussian_avm_write[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_write
out_lm32_gaussian_avm_writedata[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm32_gaussian_avm_writedata
out_lm53_gaussian_avm_address[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_burstcount[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_burstcount
out_lm53_gaussian_avm_byteenable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_enable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_enable
out_lm53_gaussian_avm_read[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_read
out_lm53_gaussian_avm_write[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_write
out_lm53_gaussian_avm_writedata[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lm53_gaussian_avm_writedata
out_lsu_memdep_o_active[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_lsu_memdep_o_active
out_memdep[0] <= gaussian_B7_branch:thegaussian_B7_branch.out_memdep
out_memdep_gaussian_avm_address[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_burstcount[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_burstcount
out_memdep_gaussian_avm_byteenable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_enable[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_enable
out_memdep_gaussian_avm_read[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_read
out_memdep_gaussian_avm_write[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_write
out_memdep_gaussian_avm_writedata[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[1] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[2] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[3] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[4] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[5] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[6] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[7] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[8] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[9] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[10] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[11] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[12] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[13] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[14] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[15] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[16] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[17] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[18] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[19] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[20] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[21] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[22] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[23] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[24] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[25] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[26] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[27] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[28] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[29] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[30] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[31] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_memdep_gaussian_avm_writedata
out_notcmp3546_pop20[0] <= gaussian_B7_branch:thegaussian_B7_branch.out_notcmp3546_pop20
out_pop19[0] <= gaussian_B7_branch:thegaussian_B7_branch.out_pop19
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= gaussian_B7_merge:thegaussian_B7_merge.out_stall_out_0
out_stall_out_1[0] <= gaussian_B7_merge:thegaussian_B7_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= gaussian_B7_branch:thegaussian_B7_branch.out_valid_out_0
out_valid_out_1[0] <= gaussian_B7_branch:thegaussian_B7_branch.out_valid_out_1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_B7_merge:thegaussian_B7_merge
in_add43_pop1154_0[0] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[1] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[2] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[3] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[4] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[5] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[6] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[7] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[8] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[9] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[10] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[11] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[12] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[13] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[14] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[15] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[16] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[17] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[18] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[19] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[20] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[21] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[22] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[23] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[24] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[25] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[26] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[27] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[28] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[29] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[30] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_0[31] => add43_pop1154_mux_q.DATAB
in_add43_pop1154_1[0] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[1] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[2] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[3] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[4] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[5] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[6] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[7] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[8] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[9] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[10] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[11] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[12] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[13] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[14] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[15] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[16] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[17] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[18] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[19] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[20] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[21] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[22] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[23] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[24] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[25] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[26] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[27] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[28] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[29] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[30] => add43_pop1154_mux_q.DATAA
in_add43_pop1154_1[31] => add43_pop1154_mux_q.DATAA
in_forked31_0[0] => forked31_mux_q.DATAB
in_forked31_1[0] => forked31_mux_q.DATAA
in_memdep_phi_pop1053_0[0] => memdep_phi_pop1053_mux_q.DATAB
in_memdep_phi_pop1053_1[0] => memdep_phi_pop1053_mux_q.DATAA
in_mul_add1651_0[0] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[1] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[2] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[3] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[4] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[5] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[6] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[7] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[8] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[9] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[10] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[11] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[12] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[13] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[14] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[15] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[16] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[17] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[18] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[19] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[20] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[21] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[22] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[23] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[24] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[25] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[26] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[27] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[28] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[29] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[30] => mul_add1651_mux_q.DATAB
in_mul_add1651_0[31] => mul_add1651_mux_q.DATAB
in_mul_add1651_1[0] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[1] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[2] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[3] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[4] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[5] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[6] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[7] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[8] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[9] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[10] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[11] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[12] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[13] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[14] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[15] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[16] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[17] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[18] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[19] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[20] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[21] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[22] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[23] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[24] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[25] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[26] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[27] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[28] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[29] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[30] => mul_add1651_mux_q.DATAA
in_mul_add1651_1[31] => mul_add1651_mux_q.DATAA
in_notcmp3552_0[0] => notcmp3552_mux_q.DATAB
in_notcmp3552_1[0] => notcmp3552_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_unnamed_gaussian17_0[0] => unnamed_gaussian17_mux_q.DATAB
in_unnamed_gaussian17_1[0] => unnamed_gaussian17_mux_q.DATAA
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_add43_pop1154[0] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[1] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[2] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[3] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[4] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[5] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[6] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[7] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[8] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[9] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[10] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[11] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[12] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[13] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[14] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[15] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[16] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[17] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[18] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[19] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[20] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[21] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[22] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[23] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[24] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[25] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[26] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[27] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[28] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[29] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[30] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add43_pop1154[31] <= add43_pop1154_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_forked31[0] <= forked31_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_memdep_phi_pop1053[0] <= memdep_phi_pop1053_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[0] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[1] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[2] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[3] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[4] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[5] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[6] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[7] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[8] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[9] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[10] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[11] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[12] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[13] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[14] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[15] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[16] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[17] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[18] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[19] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[20] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[21] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[22] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[23] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[24] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[25] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[26] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[27] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[28] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[29] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[30] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_mul_add1651[31] <= mul_add1651_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_notcmp3552[0] <= notcmp3552_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_gaussian17[0] <= unnamed_gaussian17_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region
in_lm32_gaussian_avm_readdata[0] => in_lm32_gaussian_avm_readdata[0].IN1
in_lm32_gaussian_avm_readdata[1] => in_lm32_gaussian_avm_readdata[1].IN1
in_lm32_gaussian_avm_readdata[2] => in_lm32_gaussian_avm_readdata[2].IN1
in_lm32_gaussian_avm_readdata[3] => in_lm32_gaussian_avm_readdata[3].IN1
in_lm32_gaussian_avm_readdata[4] => in_lm32_gaussian_avm_readdata[4].IN1
in_lm32_gaussian_avm_readdata[5] => in_lm32_gaussian_avm_readdata[5].IN1
in_lm32_gaussian_avm_readdata[6] => in_lm32_gaussian_avm_readdata[6].IN1
in_lm32_gaussian_avm_readdata[7] => in_lm32_gaussian_avm_readdata[7].IN1
in_lm32_gaussian_avm_readdata[8] => in_lm32_gaussian_avm_readdata[8].IN1
in_lm32_gaussian_avm_readdata[9] => in_lm32_gaussian_avm_readdata[9].IN1
in_lm32_gaussian_avm_readdata[10] => in_lm32_gaussian_avm_readdata[10].IN1
in_lm32_gaussian_avm_readdata[11] => in_lm32_gaussian_avm_readdata[11].IN1
in_lm32_gaussian_avm_readdata[12] => in_lm32_gaussian_avm_readdata[12].IN1
in_lm32_gaussian_avm_readdata[13] => in_lm32_gaussian_avm_readdata[13].IN1
in_lm32_gaussian_avm_readdata[14] => in_lm32_gaussian_avm_readdata[14].IN1
in_lm32_gaussian_avm_readdata[15] => in_lm32_gaussian_avm_readdata[15].IN1
in_lm32_gaussian_avm_readdata[16] => in_lm32_gaussian_avm_readdata[16].IN1
in_lm32_gaussian_avm_readdata[17] => in_lm32_gaussian_avm_readdata[17].IN1
in_lm32_gaussian_avm_readdata[18] => in_lm32_gaussian_avm_readdata[18].IN1
in_lm32_gaussian_avm_readdata[19] => in_lm32_gaussian_avm_readdata[19].IN1
in_lm32_gaussian_avm_readdata[20] => in_lm32_gaussian_avm_readdata[20].IN1
in_lm32_gaussian_avm_readdata[21] => in_lm32_gaussian_avm_readdata[21].IN1
in_lm32_gaussian_avm_readdata[22] => in_lm32_gaussian_avm_readdata[22].IN1
in_lm32_gaussian_avm_readdata[23] => in_lm32_gaussian_avm_readdata[23].IN1
in_lm32_gaussian_avm_readdata[24] => in_lm32_gaussian_avm_readdata[24].IN1
in_lm32_gaussian_avm_readdata[25] => in_lm32_gaussian_avm_readdata[25].IN1
in_lm32_gaussian_avm_readdata[26] => in_lm32_gaussian_avm_readdata[26].IN1
in_lm32_gaussian_avm_readdata[27] => in_lm32_gaussian_avm_readdata[27].IN1
in_lm32_gaussian_avm_readdata[28] => in_lm32_gaussian_avm_readdata[28].IN1
in_lm32_gaussian_avm_readdata[29] => in_lm32_gaussian_avm_readdata[29].IN1
in_lm32_gaussian_avm_readdata[30] => in_lm32_gaussian_avm_readdata[30].IN1
in_lm32_gaussian_avm_readdata[31] => in_lm32_gaussian_avm_readdata[31].IN1
in_lm32_gaussian_avm_writeack[0] => in_lm32_gaussian_avm_writeack[0].IN1
in_lm32_gaussian_avm_waitrequest[0] => in_lm32_gaussian_avm_waitrequest[0].IN1
in_lm32_gaussian_avm_readdatavalid[0] => in_lm32_gaussian_avm_readdatavalid[0].IN1
out_lm1_gaussian_avm_address[0] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[1] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[2] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[3] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[4] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[5] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[6] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[7] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[8] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[9] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[10] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[11] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[12] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[13] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[14] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[15] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[16] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[17] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[18] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[19] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[20] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[21] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[22] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[23] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[24] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[25] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[26] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[27] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[28] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[29] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[30] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_address[31] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_address
out_lm1_gaussian_avm_enable[0] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_enable
out_lm1_gaussian_avm_read[0] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_read
out_lm1_gaussian_avm_write[0] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_write
out_lm1_gaussian_avm_writedata[0] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[1] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[2] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[3] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[4] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[5] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[6] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[7] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[8] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[9] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[10] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[11] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[12] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[13] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[14] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[15] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[16] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[17] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[18] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[19] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[20] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[21] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[22] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[23] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[24] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[25] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[26] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[27] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[28] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[29] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[30] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_writedata[31] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_writedata
out_lm1_gaussian_avm_byteenable[0] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[1] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[2] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_byteenable[3] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_byteenable
out_lm1_gaussian_avm_burstcount[0] <= gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23.out_lm1_gaussian_avm_burstcount
out_add44_push17[0] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[1] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[2] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[3] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[4] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[5] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[6] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[7] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[8] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[9] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[10] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[11] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[12] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[13] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[14] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[15] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[16] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[17] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[18] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[19] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[20] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[21] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[22] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[23] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[24] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[25] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[26] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[27] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[28] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[29] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[30] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_add44_push17[31] <= gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53.out_data_out
out_masked[0] <= redist10_i_masked_gaussian51_q_3_1_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_memdep[0] <= bubble_select_i_llvm_fpga_mem_memdep_gaussian35_b[0].DB_MAX_OUTPUT_PORT_TYPE
out_notcmp3546_pop20[0] <= bubble_select_i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_b[0].DB_MAX_OUTPUT_PORT_TYPE
out_pop19[0] <= bubble_select_i_llvm_fpga_pop_i1_pop19_gaussian54_b[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= SE_out_bubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_1_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_lm53_gaussian_avm_readdata[0] => in_lm53_gaussian_avm_readdata[0].IN1
in_lm53_gaussian_avm_readdata[1] => in_lm53_gaussian_avm_readdata[1].IN1
in_lm53_gaussian_avm_readdata[2] => in_lm53_gaussian_avm_readdata[2].IN1
in_lm53_gaussian_avm_readdata[3] => in_lm53_gaussian_avm_readdata[3].IN1
in_lm53_gaussian_avm_readdata[4] => in_lm53_gaussian_avm_readdata[4].IN1
in_lm53_gaussian_avm_readdata[5] => in_lm53_gaussian_avm_readdata[5].IN1
in_lm53_gaussian_avm_readdata[6] => in_lm53_gaussian_avm_readdata[6].IN1
in_lm53_gaussian_avm_readdata[7] => in_lm53_gaussian_avm_readdata[7].IN1
in_lm53_gaussian_avm_readdata[8] => in_lm53_gaussian_avm_readdata[8].IN1
in_lm53_gaussian_avm_readdata[9] => in_lm53_gaussian_avm_readdata[9].IN1
in_lm53_gaussian_avm_readdata[10] => in_lm53_gaussian_avm_readdata[10].IN1
in_lm53_gaussian_avm_readdata[11] => in_lm53_gaussian_avm_readdata[11].IN1
in_lm53_gaussian_avm_readdata[12] => in_lm53_gaussian_avm_readdata[12].IN1
in_lm53_gaussian_avm_readdata[13] => in_lm53_gaussian_avm_readdata[13].IN1
in_lm53_gaussian_avm_readdata[14] => in_lm53_gaussian_avm_readdata[14].IN1
in_lm53_gaussian_avm_readdata[15] => in_lm53_gaussian_avm_readdata[15].IN1
in_lm53_gaussian_avm_readdata[16] => in_lm53_gaussian_avm_readdata[16].IN1
in_lm53_gaussian_avm_readdata[17] => in_lm53_gaussian_avm_readdata[17].IN1
in_lm53_gaussian_avm_readdata[18] => in_lm53_gaussian_avm_readdata[18].IN1
in_lm53_gaussian_avm_readdata[19] => in_lm53_gaussian_avm_readdata[19].IN1
in_lm53_gaussian_avm_readdata[20] => in_lm53_gaussian_avm_readdata[20].IN1
in_lm53_gaussian_avm_readdata[21] => in_lm53_gaussian_avm_readdata[21].IN1
in_lm53_gaussian_avm_readdata[22] => in_lm53_gaussian_avm_readdata[22].IN1
in_lm53_gaussian_avm_readdata[23] => in_lm53_gaussian_avm_readdata[23].IN1
in_lm53_gaussian_avm_readdata[24] => in_lm53_gaussian_avm_readdata[24].IN1
in_lm53_gaussian_avm_readdata[25] => in_lm53_gaussian_avm_readdata[25].IN1
in_lm53_gaussian_avm_readdata[26] => in_lm53_gaussian_avm_readdata[26].IN1
in_lm53_gaussian_avm_readdata[27] => in_lm53_gaussian_avm_readdata[27].IN1
in_lm53_gaussian_avm_readdata[28] => in_lm53_gaussian_avm_readdata[28].IN1
in_lm53_gaussian_avm_readdata[29] => in_lm53_gaussian_avm_readdata[29].IN1
in_lm53_gaussian_avm_readdata[30] => in_lm53_gaussian_avm_readdata[30].IN1
in_lm53_gaussian_avm_readdata[31] => in_lm53_gaussian_avm_readdata[31].IN1
in_lm53_gaussian_avm_writeack[0] => in_lm53_gaussian_avm_writeack[0].IN1
in_lm53_gaussian_avm_waitrequest[0] => in_lm53_gaussian_avm_waitrequest[0].IN1
in_lm53_gaussian_avm_readdatavalid[0] => in_lm53_gaussian_avm_readdatavalid[0].IN1
out_lm32_gaussian_avm_address[0] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[1] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[2] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[3] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[4] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[5] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[6] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[7] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[8] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[9] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[10] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[11] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[12] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[13] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[14] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[15] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[16] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[17] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[18] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[19] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[20] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[21] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[22] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[23] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[24] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[25] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[26] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[27] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[28] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[29] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[30] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_address[31] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_address
out_lm32_gaussian_avm_enable[0] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_enable
out_lm32_gaussian_avm_read[0] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_read
out_lm32_gaussian_avm_write[0] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_write
out_lm32_gaussian_avm_writedata[0] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[1] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[2] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[3] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[4] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[5] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[6] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[7] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[8] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[9] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[10] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[11] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[12] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[13] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[14] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[15] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[16] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[17] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[18] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[19] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[20] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[21] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[22] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[23] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[24] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[25] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[26] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[27] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[28] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[29] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[30] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_writedata[31] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_writedata
out_lm32_gaussian_avm_byteenable[0] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[1] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[2] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_byteenable[3] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_byteenable
out_lm32_gaussian_avm_burstcount[0] <= gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27.out_lm32_gaussian_avm_burstcount
in_memdep_gaussian_avm_readdata[0] => in_memdep_gaussian_avm_readdata[0].IN1
in_memdep_gaussian_avm_readdata[1] => in_memdep_gaussian_avm_readdata[1].IN1
in_memdep_gaussian_avm_readdata[2] => in_memdep_gaussian_avm_readdata[2].IN1
in_memdep_gaussian_avm_readdata[3] => in_memdep_gaussian_avm_readdata[3].IN1
in_memdep_gaussian_avm_readdata[4] => in_memdep_gaussian_avm_readdata[4].IN1
in_memdep_gaussian_avm_readdata[5] => in_memdep_gaussian_avm_readdata[5].IN1
in_memdep_gaussian_avm_readdata[6] => in_memdep_gaussian_avm_readdata[6].IN1
in_memdep_gaussian_avm_readdata[7] => in_memdep_gaussian_avm_readdata[7].IN1
in_memdep_gaussian_avm_readdata[8] => in_memdep_gaussian_avm_readdata[8].IN1
in_memdep_gaussian_avm_readdata[9] => in_memdep_gaussian_avm_readdata[9].IN1
in_memdep_gaussian_avm_readdata[10] => in_memdep_gaussian_avm_readdata[10].IN1
in_memdep_gaussian_avm_readdata[11] => in_memdep_gaussian_avm_readdata[11].IN1
in_memdep_gaussian_avm_readdata[12] => in_memdep_gaussian_avm_readdata[12].IN1
in_memdep_gaussian_avm_readdata[13] => in_memdep_gaussian_avm_readdata[13].IN1
in_memdep_gaussian_avm_readdata[14] => in_memdep_gaussian_avm_readdata[14].IN1
in_memdep_gaussian_avm_readdata[15] => in_memdep_gaussian_avm_readdata[15].IN1
in_memdep_gaussian_avm_readdata[16] => in_memdep_gaussian_avm_readdata[16].IN1
in_memdep_gaussian_avm_readdata[17] => in_memdep_gaussian_avm_readdata[17].IN1
in_memdep_gaussian_avm_readdata[18] => in_memdep_gaussian_avm_readdata[18].IN1
in_memdep_gaussian_avm_readdata[19] => in_memdep_gaussian_avm_readdata[19].IN1
in_memdep_gaussian_avm_readdata[20] => in_memdep_gaussian_avm_readdata[20].IN1
in_memdep_gaussian_avm_readdata[21] => in_memdep_gaussian_avm_readdata[21].IN1
in_memdep_gaussian_avm_readdata[22] => in_memdep_gaussian_avm_readdata[22].IN1
in_memdep_gaussian_avm_readdata[23] => in_memdep_gaussian_avm_readdata[23].IN1
in_memdep_gaussian_avm_readdata[24] => in_memdep_gaussian_avm_readdata[24].IN1
in_memdep_gaussian_avm_readdata[25] => in_memdep_gaussian_avm_readdata[25].IN1
in_memdep_gaussian_avm_readdata[26] => in_memdep_gaussian_avm_readdata[26].IN1
in_memdep_gaussian_avm_readdata[27] => in_memdep_gaussian_avm_readdata[27].IN1
in_memdep_gaussian_avm_readdata[28] => in_memdep_gaussian_avm_readdata[28].IN1
in_memdep_gaussian_avm_readdata[29] => in_memdep_gaussian_avm_readdata[29].IN1
in_memdep_gaussian_avm_readdata[30] => in_memdep_gaussian_avm_readdata[30].IN1
in_memdep_gaussian_avm_readdata[31] => in_memdep_gaussian_avm_readdata[31].IN1
in_memdep_gaussian_avm_writeack[0] => in_memdep_gaussian_avm_writeack[0].IN1
in_memdep_gaussian_avm_waitrequest[0] => in_memdep_gaussian_avm_waitrequest[0].IN1
in_memdep_gaussian_avm_readdatavalid[0] => in_memdep_gaussian_avm_readdatavalid[0].IN1
out_lm53_gaussian_avm_address[0] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[1] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[2] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[3] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[4] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[5] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[6] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[7] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[8] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[9] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[10] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[11] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[12] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[13] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[14] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[15] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[16] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[17] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[18] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[19] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[20] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[21] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[22] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[23] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[24] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[25] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[26] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[27] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[28] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[29] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[30] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_address[31] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_address
out_lm53_gaussian_avm_enable[0] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_enable
out_lm53_gaussian_avm_read[0] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_read
out_lm53_gaussian_avm_write[0] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_write
out_lm53_gaussian_avm_writedata[0] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[1] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[2] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[3] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[4] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[5] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[6] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[7] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[8] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[9] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[10] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[11] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[12] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[13] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[14] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[15] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[16] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[17] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[18] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[19] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[20] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[21] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[22] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[23] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[24] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[25] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[26] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[27] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[28] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[29] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[30] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_writedata[31] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_writedata
out_lm53_gaussian_avm_byteenable[0] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[1] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[2] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_byteenable[3] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_byteenable
out_lm53_gaussian_avm_burstcount[0] <= gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32.out_lm53_gaussian_avm_burstcount
out_memdep_gaussian_avm_address[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[1] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[2] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[3] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[4] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[5] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[6] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[7] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[8] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[9] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[10] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[11] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[12] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[13] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[14] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[15] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[16] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[17] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[18] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[19] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[20] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[21] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[22] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[23] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[24] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[25] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[26] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[27] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[28] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[29] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[30] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_address[31] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_address
out_memdep_gaussian_avm_enable[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_enable
out_memdep_gaussian_avm_read[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_read
out_memdep_gaussian_avm_write[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_write
out_memdep_gaussian_avm_writedata[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[1] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[2] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[3] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[4] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[5] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[6] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[7] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[8] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[9] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[10] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[11] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[12] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[13] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[14] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[15] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[16] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[17] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[18] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[19] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[20] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[21] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[22] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[23] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[24] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[25] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[26] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[27] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[28] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[29] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[30] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_writedata[31] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_writedata
out_memdep_gaussian_avm_byteenable[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[1] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[2] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_byteenable[3] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_byteenable
out_memdep_gaussian_avm_burstcount[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_memdep_gaussian_avm_burstcount
out_lsu_memdep_o_active[0] <= gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35.out_lsu_memdep_o_active
in_lm1_gaussian_avm_readdata[0] => in_lm1_gaussian_avm_readdata[0].IN1
in_lm1_gaussian_avm_readdata[1] => in_lm1_gaussian_avm_readdata[1].IN1
in_lm1_gaussian_avm_readdata[2] => in_lm1_gaussian_avm_readdata[2].IN1
in_lm1_gaussian_avm_readdata[3] => in_lm1_gaussian_avm_readdata[3].IN1
in_lm1_gaussian_avm_readdata[4] => in_lm1_gaussian_avm_readdata[4].IN1
in_lm1_gaussian_avm_readdata[5] => in_lm1_gaussian_avm_readdata[5].IN1
in_lm1_gaussian_avm_readdata[6] => in_lm1_gaussian_avm_readdata[6].IN1
in_lm1_gaussian_avm_readdata[7] => in_lm1_gaussian_avm_readdata[7].IN1
in_lm1_gaussian_avm_readdata[8] => in_lm1_gaussian_avm_readdata[8].IN1
in_lm1_gaussian_avm_readdata[9] => in_lm1_gaussian_avm_readdata[9].IN1
in_lm1_gaussian_avm_readdata[10] => in_lm1_gaussian_avm_readdata[10].IN1
in_lm1_gaussian_avm_readdata[11] => in_lm1_gaussian_avm_readdata[11].IN1
in_lm1_gaussian_avm_readdata[12] => in_lm1_gaussian_avm_readdata[12].IN1
in_lm1_gaussian_avm_readdata[13] => in_lm1_gaussian_avm_readdata[13].IN1
in_lm1_gaussian_avm_readdata[14] => in_lm1_gaussian_avm_readdata[14].IN1
in_lm1_gaussian_avm_readdata[15] => in_lm1_gaussian_avm_readdata[15].IN1
in_lm1_gaussian_avm_readdata[16] => in_lm1_gaussian_avm_readdata[16].IN1
in_lm1_gaussian_avm_readdata[17] => in_lm1_gaussian_avm_readdata[17].IN1
in_lm1_gaussian_avm_readdata[18] => in_lm1_gaussian_avm_readdata[18].IN1
in_lm1_gaussian_avm_readdata[19] => in_lm1_gaussian_avm_readdata[19].IN1
in_lm1_gaussian_avm_readdata[20] => in_lm1_gaussian_avm_readdata[20].IN1
in_lm1_gaussian_avm_readdata[21] => in_lm1_gaussian_avm_readdata[21].IN1
in_lm1_gaussian_avm_readdata[22] => in_lm1_gaussian_avm_readdata[22].IN1
in_lm1_gaussian_avm_readdata[23] => in_lm1_gaussian_avm_readdata[23].IN1
in_lm1_gaussian_avm_readdata[24] => in_lm1_gaussian_avm_readdata[24].IN1
in_lm1_gaussian_avm_readdata[25] => in_lm1_gaussian_avm_readdata[25].IN1
in_lm1_gaussian_avm_readdata[26] => in_lm1_gaussian_avm_readdata[26].IN1
in_lm1_gaussian_avm_readdata[27] => in_lm1_gaussian_avm_readdata[27].IN1
in_lm1_gaussian_avm_readdata[28] => in_lm1_gaussian_avm_readdata[28].IN1
in_lm1_gaussian_avm_readdata[29] => in_lm1_gaussian_avm_readdata[29].IN1
in_lm1_gaussian_avm_readdata[30] => in_lm1_gaussian_avm_readdata[30].IN1
in_lm1_gaussian_avm_readdata[31] => in_lm1_gaussian_avm_readdata[31].IN1
in_lm1_gaussian_avm_writeack[0] => in_lm1_gaussian_avm_writeack[0].IN1
in_lm1_gaussian_avm_waitrequest[0] => in_lm1_gaussian_avm_waitrequest[0].IN1
in_lm1_gaussian_avm_readdatavalid[0] => in_lm1_gaussian_avm_readdatavalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_gaussian4_exiting_valid_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_gaussian4_exiting_stall_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4.out_pipeline_valid_out
in_flush[0] => in_flush[0].IN4
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_0_0[1] => in_intel_reserved_ffwd_0_0[1].IN1
in_intel_reserved_ffwd_0_0[2] => in_intel_reserved_ffwd_0_0[2].IN1
in_intel_reserved_ffwd_0_0[3] => in_intel_reserved_ffwd_0_0[3].IN1
in_intel_reserved_ffwd_0_0[4] => in_intel_reserved_ffwd_0_0[4].IN1
in_intel_reserved_ffwd_0_0[5] => in_intel_reserved_ffwd_0_0[5].IN1
in_intel_reserved_ffwd_0_0[6] => in_intel_reserved_ffwd_0_0[6].IN1
in_intel_reserved_ffwd_0_0[7] => in_intel_reserved_ffwd_0_0[7].IN1
in_intel_reserved_ffwd_0_0[8] => in_intel_reserved_ffwd_0_0[8].IN1
in_intel_reserved_ffwd_0_0[9] => in_intel_reserved_ffwd_0_0[9].IN1
in_intel_reserved_ffwd_0_0[10] => in_intel_reserved_ffwd_0_0[10].IN1
in_intel_reserved_ffwd_0_0[11] => in_intel_reserved_ffwd_0_0[11].IN1
in_intel_reserved_ffwd_0_0[12] => in_intel_reserved_ffwd_0_0[12].IN1
in_intel_reserved_ffwd_0_0[13] => in_intel_reserved_ffwd_0_0[13].IN1
in_intel_reserved_ffwd_0_0[14] => in_intel_reserved_ffwd_0_0[14].IN1
in_intel_reserved_ffwd_0_0[15] => in_intel_reserved_ffwd_0_0[15].IN1
in_intel_reserved_ffwd_0_0[16] => in_intel_reserved_ffwd_0_0[16].IN1
in_intel_reserved_ffwd_0_0[17] => in_intel_reserved_ffwd_0_0[17].IN1
in_intel_reserved_ffwd_0_0[18] => in_intel_reserved_ffwd_0_0[18].IN1
in_intel_reserved_ffwd_0_0[19] => in_intel_reserved_ffwd_0_0[19].IN1
in_intel_reserved_ffwd_0_0[20] => in_intel_reserved_ffwd_0_0[20].IN1
in_intel_reserved_ffwd_0_0[21] => in_intel_reserved_ffwd_0_0[21].IN1
in_intel_reserved_ffwd_0_0[22] => in_intel_reserved_ffwd_0_0[22].IN1
in_intel_reserved_ffwd_0_0[23] => in_intel_reserved_ffwd_0_0[23].IN1
in_intel_reserved_ffwd_0_0[24] => in_intel_reserved_ffwd_0_0[24].IN1
in_intel_reserved_ffwd_0_0[25] => in_intel_reserved_ffwd_0_0[25].IN1
in_intel_reserved_ffwd_0_0[26] => in_intel_reserved_ffwd_0_0[26].IN1
in_intel_reserved_ffwd_0_0[27] => in_intel_reserved_ffwd_0_0[27].IN1
in_intel_reserved_ffwd_0_0[28] => in_intel_reserved_ffwd_0_0[28].IN1
in_intel_reserved_ffwd_0_0[29] => in_intel_reserved_ffwd_0_0[29].IN1
in_intel_reserved_ffwd_0_0[30] => in_intel_reserved_ffwd_0_0[30].IN1
in_intel_reserved_ffwd_0_0[31] => in_intel_reserved_ffwd_0_0[31].IN1
in_intel_reserved_ffwd_0_0[32] => in_intel_reserved_ffwd_0_0[32].IN1
in_intel_reserved_ffwd_0_0[33] => in_intel_reserved_ffwd_0_0[33].IN1
in_intel_reserved_ffwd_0_0[34] => in_intel_reserved_ffwd_0_0[34].IN1
in_intel_reserved_ffwd_0_0[35] => in_intel_reserved_ffwd_0_0[35].IN1
in_intel_reserved_ffwd_0_0[36] => in_intel_reserved_ffwd_0_0[36].IN1
in_intel_reserved_ffwd_0_0[37] => in_intel_reserved_ffwd_0_0[37].IN1
in_intel_reserved_ffwd_0_0[38] => in_intel_reserved_ffwd_0_0[38].IN1
in_intel_reserved_ffwd_0_0[39] => in_intel_reserved_ffwd_0_0[39].IN1
in_intel_reserved_ffwd_0_0[40] => in_intel_reserved_ffwd_0_0[40].IN1
in_intel_reserved_ffwd_0_0[41] => in_intel_reserved_ffwd_0_0[41].IN1
in_intel_reserved_ffwd_0_0[42] => in_intel_reserved_ffwd_0_0[42].IN1
in_intel_reserved_ffwd_0_0[43] => in_intel_reserved_ffwd_0_0[43].IN1
in_intel_reserved_ffwd_0_0[44] => in_intel_reserved_ffwd_0_0[44].IN1
in_intel_reserved_ffwd_0_0[45] => in_intel_reserved_ffwd_0_0[45].IN1
in_intel_reserved_ffwd_0_0[46] => in_intel_reserved_ffwd_0_0[46].IN1
in_intel_reserved_ffwd_0_0[47] => in_intel_reserved_ffwd_0_0[47].IN1
in_intel_reserved_ffwd_0_0[48] => in_intel_reserved_ffwd_0_0[48].IN1
in_intel_reserved_ffwd_0_0[49] => in_intel_reserved_ffwd_0_0[49].IN1
in_intel_reserved_ffwd_0_0[50] => in_intel_reserved_ffwd_0_0[50].IN1
in_intel_reserved_ffwd_0_0[51] => in_intel_reserved_ffwd_0_0[51].IN1
in_intel_reserved_ffwd_0_0[52] => in_intel_reserved_ffwd_0_0[52].IN1
in_intel_reserved_ffwd_0_0[53] => in_intel_reserved_ffwd_0_0[53].IN1
in_intel_reserved_ffwd_0_0[54] => in_intel_reserved_ffwd_0_0[54].IN1
in_intel_reserved_ffwd_0_0[55] => in_intel_reserved_ffwd_0_0[55].IN1
in_intel_reserved_ffwd_0_0[56] => in_intel_reserved_ffwd_0_0[56].IN1
in_intel_reserved_ffwd_0_0[57] => in_intel_reserved_ffwd_0_0[57].IN1
in_intel_reserved_ffwd_0_0[58] => in_intel_reserved_ffwd_0_0[58].IN1
in_intel_reserved_ffwd_0_0[59] => in_intel_reserved_ffwd_0_0[59].IN1
in_intel_reserved_ffwd_0_0[60] => in_intel_reserved_ffwd_0_0[60].IN1
in_intel_reserved_ffwd_0_0[61] => in_intel_reserved_ffwd_0_0[61].IN1
in_intel_reserved_ffwd_0_0[62] => in_intel_reserved_ffwd_0_0[62].IN1
in_intel_reserved_ffwd_0_0[63] => in_intel_reserved_ffwd_0_0[63].IN1
in_intel_reserved_ffwd_10_0[0] => in_intel_reserved_ffwd_10_0[0].IN1
in_intel_reserved_ffwd_10_0[1] => in_intel_reserved_ffwd_10_0[1].IN1
in_intel_reserved_ffwd_10_0[2] => in_intel_reserved_ffwd_10_0[2].IN1
in_intel_reserved_ffwd_10_0[3] => in_intel_reserved_ffwd_10_0[3].IN1
in_intel_reserved_ffwd_10_0[4] => in_intel_reserved_ffwd_10_0[4].IN1
in_intel_reserved_ffwd_10_0[5] => in_intel_reserved_ffwd_10_0[5].IN1
in_intel_reserved_ffwd_10_0[6] => in_intel_reserved_ffwd_10_0[6].IN1
in_intel_reserved_ffwd_10_0[7] => in_intel_reserved_ffwd_10_0[7].IN1
in_intel_reserved_ffwd_10_0[8] => in_intel_reserved_ffwd_10_0[8].IN1
in_intel_reserved_ffwd_10_0[9] => in_intel_reserved_ffwd_10_0[9].IN1
in_intel_reserved_ffwd_10_0[10] => in_intel_reserved_ffwd_10_0[10].IN1
in_intel_reserved_ffwd_10_0[11] => in_intel_reserved_ffwd_10_0[11].IN1
in_intel_reserved_ffwd_10_0[12] => in_intel_reserved_ffwd_10_0[12].IN1
in_intel_reserved_ffwd_10_0[13] => in_intel_reserved_ffwd_10_0[13].IN1
in_intel_reserved_ffwd_10_0[14] => in_intel_reserved_ffwd_10_0[14].IN1
in_intel_reserved_ffwd_10_0[15] => in_intel_reserved_ffwd_10_0[15].IN1
in_intel_reserved_ffwd_10_0[16] => in_intel_reserved_ffwd_10_0[16].IN1
in_intel_reserved_ffwd_10_0[17] => in_intel_reserved_ffwd_10_0[17].IN1
in_intel_reserved_ffwd_10_0[18] => in_intel_reserved_ffwd_10_0[18].IN1
in_intel_reserved_ffwd_10_0[19] => in_intel_reserved_ffwd_10_0[19].IN1
in_intel_reserved_ffwd_10_0[20] => in_intel_reserved_ffwd_10_0[20].IN1
in_intel_reserved_ffwd_10_0[21] => in_intel_reserved_ffwd_10_0[21].IN1
in_intel_reserved_ffwd_10_0[22] => in_intel_reserved_ffwd_10_0[22].IN1
in_intel_reserved_ffwd_10_0[23] => in_intel_reserved_ffwd_10_0[23].IN1
in_intel_reserved_ffwd_10_0[24] => in_intel_reserved_ffwd_10_0[24].IN1
in_intel_reserved_ffwd_10_0[25] => in_intel_reserved_ffwd_10_0[25].IN1
in_intel_reserved_ffwd_10_0[26] => in_intel_reserved_ffwd_10_0[26].IN1
in_intel_reserved_ffwd_10_0[27] => in_intel_reserved_ffwd_10_0[27].IN1
in_intel_reserved_ffwd_10_0[28] => in_intel_reserved_ffwd_10_0[28].IN1
in_intel_reserved_ffwd_10_0[29] => in_intel_reserved_ffwd_10_0[29].IN1
in_intel_reserved_ffwd_10_0[30] => in_intel_reserved_ffwd_10_0[30].IN1
in_intel_reserved_ffwd_10_0[31] => in_intel_reserved_ffwd_10_0[31].IN1
in_intel_reserved_ffwd_10_0[32] => in_intel_reserved_ffwd_10_0[32].IN1
in_intel_reserved_ffwd_10_0[33] => in_intel_reserved_ffwd_10_0[33].IN1
in_intel_reserved_ffwd_10_0[34] => in_intel_reserved_ffwd_10_0[34].IN1
in_intel_reserved_ffwd_10_0[35] => in_intel_reserved_ffwd_10_0[35].IN1
in_intel_reserved_ffwd_10_0[36] => in_intel_reserved_ffwd_10_0[36].IN1
in_intel_reserved_ffwd_10_0[37] => in_intel_reserved_ffwd_10_0[37].IN1
in_intel_reserved_ffwd_10_0[38] => in_intel_reserved_ffwd_10_0[38].IN1
in_intel_reserved_ffwd_10_0[39] => in_intel_reserved_ffwd_10_0[39].IN1
in_intel_reserved_ffwd_10_0[40] => in_intel_reserved_ffwd_10_0[40].IN1
in_intel_reserved_ffwd_10_0[41] => in_intel_reserved_ffwd_10_0[41].IN1
in_intel_reserved_ffwd_10_0[42] => in_intel_reserved_ffwd_10_0[42].IN1
in_intel_reserved_ffwd_10_0[43] => in_intel_reserved_ffwd_10_0[43].IN1
in_intel_reserved_ffwd_10_0[44] => in_intel_reserved_ffwd_10_0[44].IN1
in_intel_reserved_ffwd_10_0[45] => in_intel_reserved_ffwd_10_0[45].IN1
in_intel_reserved_ffwd_10_0[46] => in_intel_reserved_ffwd_10_0[46].IN1
in_intel_reserved_ffwd_10_0[47] => in_intel_reserved_ffwd_10_0[47].IN1
in_intel_reserved_ffwd_10_0[48] => in_intel_reserved_ffwd_10_0[48].IN1
in_intel_reserved_ffwd_10_0[49] => in_intel_reserved_ffwd_10_0[49].IN1
in_intel_reserved_ffwd_10_0[50] => in_intel_reserved_ffwd_10_0[50].IN1
in_intel_reserved_ffwd_10_0[51] => in_intel_reserved_ffwd_10_0[51].IN1
in_intel_reserved_ffwd_10_0[52] => in_intel_reserved_ffwd_10_0[52].IN1
in_intel_reserved_ffwd_10_0[53] => in_intel_reserved_ffwd_10_0[53].IN1
in_intel_reserved_ffwd_10_0[54] => in_intel_reserved_ffwd_10_0[54].IN1
in_intel_reserved_ffwd_10_0[55] => in_intel_reserved_ffwd_10_0[55].IN1
in_intel_reserved_ffwd_10_0[56] => in_intel_reserved_ffwd_10_0[56].IN1
in_intel_reserved_ffwd_10_0[57] => in_intel_reserved_ffwd_10_0[57].IN1
in_intel_reserved_ffwd_10_0[58] => in_intel_reserved_ffwd_10_0[58].IN1
in_intel_reserved_ffwd_10_0[59] => in_intel_reserved_ffwd_10_0[59].IN1
in_intel_reserved_ffwd_10_0[60] => in_intel_reserved_ffwd_10_0[60].IN1
in_intel_reserved_ffwd_10_0[61] => in_intel_reserved_ffwd_10_0[61].IN1
in_intel_reserved_ffwd_10_0[62] => in_intel_reserved_ffwd_10_0[62].IN1
in_intel_reserved_ffwd_10_0[63] => in_intel_reserved_ffwd_10_0[63].IN1
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN2
in_intel_reserved_ffwd_9_0[0] => in_intel_reserved_ffwd_9_0[0].IN1
in_intel_reserved_ffwd_9_0[1] => in_intel_reserved_ffwd_9_0[1].IN1
in_intel_reserved_ffwd_9_0[2] => in_intel_reserved_ffwd_9_0[2].IN1
in_intel_reserved_ffwd_9_0[3] => in_intel_reserved_ffwd_9_0[3].IN1
in_intel_reserved_ffwd_9_0[4] => in_intel_reserved_ffwd_9_0[4].IN1
in_intel_reserved_ffwd_9_0[5] => in_intel_reserved_ffwd_9_0[5].IN1
in_intel_reserved_ffwd_9_0[6] => in_intel_reserved_ffwd_9_0[6].IN1
in_intel_reserved_ffwd_9_0[7] => in_intel_reserved_ffwd_9_0[7].IN1
in_intel_reserved_ffwd_9_0[8] => in_intel_reserved_ffwd_9_0[8].IN1
in_intel_reserved_ffwd_9_0[9] => in_intel_reserved_ffwd_9_0[9].IN1
in_intel_reserved_ffwd_9_0[10] => in_intel_reserved_ffwd_9_0[10].IN1
in_intel_reserved_ffwd_9_0[11] => in_intel_reserved_ffwd_9_0[11].IN1
in_intel_reserved_ffwd_9_0[12] => in_intel_reserved_ffwd_9_0[12].IN1
in_intel_reserved_ffwd_9_0[13] => in_intel_reserved_ffwd_9_0[13].IN1
in_intel_reserved_ffwd_9_0[14] => in_intel_reserved_ffwd_9_0[14].IN1
in_intel_reserved_ffwd_9_0[15] => in_intel_reserved_ffwd_9_0[15].IN1
in_intel_reserved_ffwd_9_0[16] => in_intel_reserved_ffwd_9_0[16].IN1
in_intel_reserved_ffwd_9_0[17] => in_intel_reserved_ffwd_9_0[17].IN1
in_intel_reserved_ffwd_9_0[18] => in_intel_reserved_ffwd_9_0[18].IN1
in_intel_reserved_ffwd_9_0[19] => in_intel_reserved_ffwd_9_0[19].IN1
in_intel_reserved_ffwd_9_0[20] => in_intel_reserved_ffwd_9_0[20].IN1
in_intel_reserved_ffwd_9_0[21] => in_intel_reserved_ffwd_9_0[21].IN1
in_intel_reserved_ffwd_9_0[22] => in_intel_reserved_ffwd_9_0[22].IN1
in_intel_reserved_ffwd_9_0[23] => in_intel_reserved_ffwd_9_0[23].IN1
in_intel_reserved_ffwd_9_0[24] => in_intel_reserved_ffwd_9_0[24].IN1
in_intel_reserved_ffwd_9_0[25] => in_intel_reserved_ffwd_9_0[25].IN1
in_intel_reserved_ffwd_9_0[26] => in_intel_reserved_ffwd_9_0[26].IN1
in_intel_reserved_ffwd_9_0[27] => in_intel_reserved_ffwd_9_0[27].IN1
in_intel_reserved_ffwd_9_0[28] => in_intel_reserved_ffwd_9_0[28].IN1
in_intel_reserved_ffwd_9_0[29] => in_intel_reserved_ffwd_9_0[29].IN1
in_intel_reserved_ffwd_9_0[30] => in_intel_reserved_ffwd_9_0[30].IN1
in_intel_reserved_ffwd_9_0[31] => in_intel_reserved_ffwd_9_0[31].IN1
in_stall_in[0] => SE_out_bubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_1_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_add43_pop1154[0] => bubble_select_stall_entry_b[0].IN1
in_add43_pop1154[1] => bubble_select_stall_entry_b[1].IN1
in_add43_pop1154[2] => bubble_select_stall_entry_b[2].IN1
in_add43_pop1154[3] => bubble_select_stall_entry_b[3].IN1
in_add43_pop1154[4] => bubble_select_stall_entry_b[4].IN1
in_add43_pop1154[5] => bubble_select_stall_entry_b[5].IN1
in_add43_pop1154[6] => bubble_select_stall_entry_b[6].IN1
in_add43_pop1154[7] => bubble_select_stall_entry_b[7].IN1
in_add43_pop1154[8] => bubble_select_stall_entry_b[8].IN1
in_add43_pop1154[9] => bubble_select_stall_entry_b[9].IN1
in_add43_pop1154[10] => bubble_select_stall_entry_b[10].IN1
in_add43_pop1154[11] => bubble_select_stall_entry_b[11].IN1
in_add43_pop1154[12] => bubble_select_stall_entry_b[12].IN1
in_add43_pop1154[13] => bubble_select_stall_entry_b[13].IN1
in_add43_pop1154[14] => bubble_select_stall_entry_b[14].IN1
in_add43_pop1154[15] => bubble_select_stall_entry_b[15].IN1
in_add43_pop1154[16] => bubble_select_stall_entry_b[16].IN1
in_add43_pop1154[17] => bubble_select_stall_entry_b[17].IN1
in_add43_pop1154[18] => bubble_select_stall_entry_b[18].IN1
in_add43_pop1154[19] => bubble_select_stall_entry_b[19].IN1
in_add43_pop1154[20] => bubble_select_stall_entry_b[20].IN1
in_add43_pop1154[21] => bubble_select_stall_entry_b[21].IN1
in_add43_pop1154[22] => bubble_select_stall_entry_b[22].IN1
in_add43_pop1154[23] => bubble_select_stall_entry_b[23].IN1
in_add43_pop1154[24] => bubble_select_stall_entry_b[24].IN1
in_add43_pop1154[25] => bubble_select_stall_entry_b[25].IN1
in_add43_pop1154[26] => bubble_select_stall_entry_b[26].IN1
in_add43_pop1154[27] => bubble_select_stall_entry_b[27].IN1
in_add43_pop1154[28] => bubble_select_stall_entry_b[28].IN1
in_add43_pop1154[29] => bubble_select_stall_entry_b[29].IN1
in_add43_pop1154[30] => bubble_select_stall_entry_b[30].IN1
in_add43_pop1154[31] => bubble_select_stall_entry_b[31].IN1
in_forked31[0] => bubble_select_stall_entry_c[0].IN1
in_memdep_phi_pop1053[0] => bubble_select_stall_entry_d[0].IN1
in_mul_add1651[0] => bubble_select_stall_entry_e[0].IN1
in_mul_add1651[1] => bubble_select_stall_entry_e[1].IN1
in_mul_add1651[2] => bubble_select_stall_entry_e[2].IN1
in_mul_add1651[3] => bubble_select_stall_entry_e[3].IN1
in_mul_add1651[4] => bubble_select_stall_entry_e[4].IN1
in_mul_add1651[5] => bubble_select_stall_entry_e[5].IN1
in_mul_add1651[6] => bubble_select_stall_entry_e[6].IN1
in_mul_add1651[7] => bubble_select_stall_entry_e[7].IN1
in_mul_add1651[8] => bubble_select_stall_entry_e[8].IN1
in_mul_add1651[9] => bubble_select_stall_entry_e[9].IN1
in_mul_add1651[10] => bubble_select_stall_entry_e[10].IN1
in_mul_add1651[11] => bubble_select_stall_entry_e[11].IN1
in_mul_add1651[12] => bubble_select_stall_entry_e[12].IN1
in_mul_add1651[13] => bubble_select_stall_entry_e[13].IN1
in_mul_add1651[14] => bubble_select_stall_entry_e[14].IN1
in_mul_add1651[15] => bubble_select_stall_entry_e[15].IN1
in_mul_add1651[16] => bubble_select_stall_entry_e[16].IN1
in_mul_add1651[17] => bubble_select_stall_entry_e[17].IN1
in_mul_add1651[18] => bubble_select_stall_entry_e[18].IN1
in_mul_add1651[19] => bubble_select_stall_entry_e[19].IN1
in_mul_add1651[20] => bubble_select_stall_entry_e[20].IN1
in_mul_add1651[21] => bubble_select_stall_entry_e[21].IN1
in_mul_add1651[22] => bubble_select_stall_entry_e[22].IN1
in_mul_add1651[23] => bubble_select_stall_entry_e[23].IN1
in_mul_add1651[24] => bubble_select_stall_entry_e[24].IN1
in_mul_add1651[25] => bubble_select_stall_entry_e[25].IN1
in_mul_add1651[26] => bubble_select_stall_entry_e[26].IN1
in_mul_add1651[27] => bubble_select_stall_entry_e[27].IN1
in_mul_add1651[28] => bubble_select_stall_entry_e[28].IN1
in_mul_add1651[29] => bubble_select_stall_entry_e[29].IN1
in_mul_add1651[30] => bubble_select_stall_entry_e[30].IN1
in_mul_add1651[31] => bubble_select_stall_entry_e[31].IN1
in_notcmp3552[0] => bubble_select_stall_entry_f[0].IN1
in_unnamed_gaussian17[0] => bubble_select_stall_entry_g[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN55
resetn => resetn.IN55


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
data_out[32] <= acl_fifo:fifo.data_out
data_out[33] <= acl_fifo:fifo.data_out
data_out[34] <= acl_fifo:fifo.data_out
data_out[35] <= acl_fifo:fifo.data_out
data_out[36] <= acl_fifo:fifo.data_out
data_out[37] <= acl_fifo:fifo.data_out
data_out[38] <= acl_fifo:fifo.data_out
data_out[39] <= acl_fifo:fifo.data_out
data_out[40] <= acl_fifo:fifo.data_out
data_out[41] <= acl_fifo:fifo.data_out
data_out[42] <= acl_fifo:fifo.data_out
data_out[43] <= acl_fifo:fifo.data_out
data_out[44] <= acl_fifo:fifo.data_out
data_out[45] <= acl_fifo:fifo.data_out
data_out[46] <= acl_fifo:fifo.data_out
data_out[47] <= acl_fifo:fifo.data_out
data_out[48] <= acl_fifo:fifo.data_out
data_out[49] <= acl_fifo:fifo.data_out
data_out[50] <= acl_fifo:fifo.data_out
data_out[51] <= acl_fifo:fifo.data_out
data_out[52] <= acl_fifo:fifo.data_out
data_out[53] <= acl_fifo:fifo.data_out
data_out[54] <= acl_fifo:fifo.data_out
data_out[55] <= acl_fifo:fifo.data_out
data_out[56] <= acl_fifo:fifo.data_out
data_out[57] <= acl_fifo:fifo.data_out
data_out[58] <= acl_fifo:fifo.data_out
data_out[59] <= acl_fifo:fifo.data_out
data_out[60] <= acl_fifo:fifo.data_out
data_out[61] <= acl_fifo:fifo.data_out
data_out[62] <= acl_fifo:fifo.data_out
data_out[63] <= acl_fifo:fifo.data_out
data_out[64] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
data_out[32] <= hld_fifo:hld_fifo_inst.o_data
data_out[33] <= hld_fifo:hld_fifo_inst.o_data
data_out[34] <= hld_fifo:hld_fifo_inst.o_data
data_out[35] <= hld_fifo:hld_fifo_inst.o_data
data_out[36] <= hld_fifo:hld_fifo_inst.o_data
data_out[37] <= hld_fifo:hld_fifo_inst.o_data
data_out[38] <= hld_fifo:hld_fifo_inst.o_data
data_out[39] <= hld_fifo:hld_fifo_inst.o_data
data_out[40] <= hld_fifo:hld_fifo_inst.o_data
data_out[41] <= hld_fifo:hld_fifo_inst.o_data
data_out[42] <= hld_fifo:hld_fifo_inst.o_data
data_out[43] <= hld_fifo:hld_fifo_inst.o_data
data_out[44] <= hld_fifo:hld_fifo_inst.o_data
data_out[45] <= hld_fifo:hld_fifo_inst.o_data
data_out[46] <= hld_fifo:hld_fifo_inst.o_data
data_out[47] <= hld_fifo:hld_fifo_inst.o_data
data_out[48] <= hld_fifo:hld_fifo_inst.o_data
data_out[49] <= hld_fifo:hld_fifo_inst.o_data
data_out[50] <= hld_fifo:hld_fifo_inst.o_data
data_out[51] <= hld_fifo:hld_fifo_inst.o_data
data_out[52] <= hld_fifo:hld_fifo_inst.o_data
data_out[53] <= hld_fifo:hld_fifo_inst.o_data
data_out[54] <= hld_fifo:hld_fifo_inst.o_data
data_out[55] <= hld_fifo:hld_fifo_inst.o_data
data_out[56] <= hld_fifo:hld_fifo_inst.o_data
data_out[57] <= hld_fifo:hld_fifo_inst.o_data
data_out[58] <= hld_fifo:hld_fifo_inst.o_data
data_out[59] <= hld_fifo:hld_fifo_inst.o_data
data_out[60] <= hld_fifo:hld_fifo_inst.o_data
data_out[61] <= hld_fifo:hld_fifo_inst.o_data
data_out[62] <= hld_fifo:hld_fifo_inst.o_data
data_out[63] <= hld_fifo:hld_fifo_inst.o_data
data_out[64] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
i_data[35] => data_in[35].IN1
i_data[36] => data_in[36].IN1
i_data[37] => data_in[37].IN1
i_data[38] => data_in[38].IN1
i_data[39] => data_in[39].IN1
i_data[40] => data_in[40].IN1
i_data[41] => data_in[41].IN1
i_data[42] => data_in[42].IN1
i_data[43] => data_in[43].IN1
i_data[44] => data_in[44].IN1
i_data[45] => data_in[45].IN1
i_data[46] => data_in[46].IN1
i_data[47] => data_in[47].IN1
i_data[48] => data_in[48].IN1
i_data[49] => data_in[49].IN1
i_data[50] => data_in[50].IN1
i_data[51] => data_in[51].IN1
i_data[52] => data_in[52].IN1
i_data[53] => data_in[53].IN1
i_data[54] => data_in[54].IN1
i_data[55] => data_in[55].IN1
i_data[56] => data_in[56].IN1
i_data[57] => data_in[57].IN1
i_data[58] => data_in[58].IN1
i_data[59] => data_in[59].IN1
i_data[60] => data_in[60].IN1
i_data[61] => data_in[61].IN1
i_data[62] => data_in[62].IN1
i_data[63] => data_in[63].IN1
i_data[64] => data_in[64].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[35] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[36] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[37] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[38] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[39] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[40] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[41] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[42] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[43] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[44] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[45] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[46] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[47] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[48] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[49] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[50] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[51] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[52] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[53] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[54] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[55] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[56] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[57] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[58] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[59] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[60] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[61] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[62] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[63] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[64] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[32] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[33] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[34] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[35] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[36] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[37] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[38] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[39] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[40] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[41] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[42] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[43] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[44] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[45] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[46] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[47] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[48] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[49] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[50] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[51] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[52] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[53] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[54] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[55] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[56] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[57] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[58] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[59] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[60] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[61] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[62] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[63] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[64] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_o272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_o272:auto_generated.address_a[0]
address_a[1] => altera_syncram_o272:auto_generated.address_a[1]
address_a[2] => altera_syncram_o272:auto_generated.address_a[2]
address_a[3] => altera_syncram_o272:auto_generated.address_a[3]
address_a[4] => altera_syncram_o272:auto_generated.address_a[4]
address_a[5] => altera_syncram_o272:auto_generated.address_a[5]
address_b[0] => altera_syncram_o272:auto_generated.address_b[0]
address_b[1] => altera_syncram_o272:auto_generated.address_b[1]
address_b[2] => altera_syncram_o272:auto_generated.address_b[2]
address_b[3] => altera_syncram_o272:auto_generated.address_b[3]
address_b[4] => altera_syncram_o272:auto_generated.address_b[4]
address_b[5] => altera_syncram_o272:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_o272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_o272:auto_generated.clock0
clock1 => altera_syncram_o272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_o272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_o272:auto_generated.data_a[0]
data_a[1] => altera_syncram_o272:auto_generated.data_a[1]
data_a[2] => altera_syncram_o272:auto_generated.data_a[2]
data_a[3] => altera_syncram_o272:auto_generated.data_a[3]
data_a[4] => altera_syncram_o272:auto_generated.data_a[4]
data_a[5] => altera_syncram_o272:auto_generated.data_a[5]
data_a[6] => altera_syncram_o272:auto_generated.data_a[6]
data_a[7] => altera_syncram_o272:auto_generated.data_a[7]
data_a[8] => altera_syncram_o272:auto_generated.data_a[8]
data_a[9] => altera_syncram_o272:auto_generated.data_a[9]
data_a[10] => altera_syncram_o272:auto_generated.data_a[10]
data_a[11] => altera_syncram_o272:auto_generated.data_a[11]
data_a[12] => altera_syncram_o272:auto_generated.data_a[12]
data_a[13] => altera_syncram_o272:auto_generated.data_a[13]
data_a[14] => altera_syncram_o272:auto_generated.data_a[14]
data_a[15] => altera_syncram_o272:auto_generated.data_a[15]
data_a[16] => altera_syncram_o272:auto_generated.data_a[16]
data_a[17] => altera_syncram_o272:auto_generated.data_a[17]
data_a[18] => altera_syncram_o272:auto_generated.data_a[18]
data_a[19] => altera_syncram_o272:auto_generated.data_a[19]
data_a[20] => altera_syncram_o272:auto_generated.data_a[20]
data_a[21] => altera_syncram_o272:auto_generated.data_a[21]
data_a[22] => altera_syncram_o272:auto_generated.data_a[22]
data_a[23] => altera_syncram_o272:auto_generated.data_a[23]
data_a[24] => altera_syncram_o272:auto_generated.data_a[24]
data_a[25] => altera_syncram_o272:auto_generated.data_a[25]
data_a[26] => altera_syncram_o272:auto_generated.data_a[26]
data_a[27] => altera_syncram_o272:auto_generated.data_a[27]
data_a[28] => altera_syncram_o272:auto_generated.data_a[28]
data_a[29] => altera_syncram_o272:auto_generated.data_a[29]
data_a[30] => altera_syncram_o272:auto_generated.data_a[30]
data_a[31] => altera_syncram_o272:auto_generated.data_a[31]
data_a[32] => altera_syncram_o272:auto_generated.data_a[32]
data_a[33] => altera_syncram_o272:auto_generated.data_a[33]
data_a[34] => altera_syncram_o272:auto_generated.data_a[34]
data_a[35] => altera_syncram_o272:auto_generated.data_a[35]
data_a[36] => altera_syncram_o272:auto_generated.data_a[36]
data_a[37] => altera_syncram_o272:auto_generated.data_a[37]
data_a[38] => altera_syncram_o272:auto_generated.data_a[38]
data_a[39] => altera_syncram_o272:auto_generated.data_a[39]
data_a[40] => altera_syncram_o272:auto_generated.data_a[40]
data_a[41] => altera_syncram_o272:auto_generated.data_a[41]
data_a[42] => altera_syncram_o272:auto_generated.data_a[42]
data_a[43] => altera_syncram_o272:auto_generated.data_a[43]
data_a[44] => altera_syncram_o272:auto_generated.data_a[44]
data_a[45] => altera_syncram_o272:auto_generated.data_a[45]
data_a[46] => altera_syncram_o272:auto_generated.data_a[46]
data_a[47] => altera_syncram_o272:auto_generated.data_a[47]
data_a[48] => altera_syncram_o272:auto_generated.data_a[48]
data_a[49] => altera_syncram_o272:auto_generated.data_a[49]
data_a[50] => altera_syncram_o272:auto_generated.data_a[50]
data_a[51] => altera_syncram_o272:auto_generated.data_a[51]
data_a[52] => altera_syncram_o272:auto_generated.data_a[52]
data_a[53] => altera_syncram_o272:auto_generated.data_a[53]
data_a[54] => altera_syncram_o272:auto_generated.data_a[54]
data_a[55] => altera_syncram_o272:auto_generated.data_a[55]
data_a[56] => altera_syncram_o272:auto_generated.data_a[56]
data_a[57] => altera_syncram_o272:auto_generated.data_a[57]
data_a[58] => altera_syncram_o272:auto_generated.data_a[58]
data_a[59] => altera_syncram_o272:auto_generated.data_a[59]
data_a[60] => altera_syncram_o272:auto_generated.data_a[60]
data_a[61] => altera_syncram_o272:auto_generated.data_a[61]
data_a[62] => altera_syncram_o272:auto_generated.data_a[62]
data_a[63] => altera_syncram_o272:auto_generated.data_a[63]
data_a[64] => altera_syncram_o272:auto_generated.data_a[64]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_b[0] <= altera_syncram_o272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_o272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_o272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_o272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_o272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_o272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_o272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_o272:auto_generated.q_b[7]
q_b[8] <= altera_syncram_o272:auto_generated.q_b[8]
q_b[9] <= altera_syncram_o272:auto_generated.q_b[9]
q_b[10] <= altera_syncram_o272:auto_generated.q_b[10]
q_b[11] <= altera_syncram_o272:auto_generated.q_b[11]
q_b[12] <= altera_syncram_o272:auto_generated.q_b[12]
q_b[13] <= altera_syncram_o272:auto_generated.q_b[13]
q_b[14] <= altera_syncram_o272:auto_generated.q_b[14]
q_b[15] <= altera_syncram_o272:auto_generated.q_b[15]
q_b[16] <= altera_syncram_o272:auto_generated.q_b[16]
q_b[17] <= altera_syncram_o272:auto_generated.q_b[17]
q_b[18] <= altera_syncram_o272:auto_generated.q_b[18]
q_b[19] <= altera_syncram_o272:auto_generated.q_b[19]
q_b[20] <= altera_syncram_o272:auto_generated.q_b[20]
q_b[21] <= altera_syncram_o272:auto_generated.q_b[21]
q_b[22] <= altera_syncram_o272:auto_generated.q_b[22]
q_b[23] <= altera_syncram_o272:auto_generated.q_b[23]
q_b[24] <= altera_syncram_o272:auto_generated.q_b[24]
q_b[25] <= altera_syncram_o272:auto_generated.q_b[25]
q_b[26] <= altera_syncram_o272:auto_generated.q_b[26]
q_b[27] <= altera_syncram_o272:auto_generated.q_b[27]
q_b[28] <= altera_syncram_o272:auto_generated.q_b[28]
q_b[29] <= altera_syncram_o272:auto_generated.q_b[29]
q_b[30] <= altera_syncram_o272:auto_generated.q_b[30]
q_b[31] <= altera_syncram_o272:auto_generated.q_b[31]
q_b[32] <= altera_syncram_o272:auto_generated.q_b[32]
q_b[33] <= altera_syncram_o272:auto_generated.q_b[33]
q_b[34] <= altera_syncram_o272:auto_generated.q_b[34]
q_b[35] <= altera_syncram_o272:auto_generated.q_b[35]
q_b[36] <= altera_syncram_o272:auto_generated.q_b[36]
q_b[37] <= altera_syncram_o272:auto_generated.q_b[37]
q_b[38] <= altera_syncram_o272:auto_generated.q_b[38]
q_b[39] <= altera_syncram_o272:auto_generated.q_b[39]
q_b[40] <= altera_syncram_o272:auto_generated.q_b[40]
q_b[41] <= altera_syncram_o272:auto_generated.q_b[41]
q_b[42] <= altera_syncram_o272:auto_generated.q_b[42]
q_b[43] <= altera_syncram_o272:auto_generated.q_b[43]
q_b[44] <= altera_syncram_o272:auto_generated.q_b[44]
q_b[45] <= altera_syncram_o272:auto_generated.q_b[45]
q_b[46] <= altera_syncram_o272:auto_generated.q_b[46]
q_b[47] <= altera_syncram_o272:auto_generated.q_b[47]
q_b[48] <= altera_syncram_o272:auto_generated.q_b[48]
q_b[49] <= altera_syncram_o272:auto_generated.q_b[49]
q_b[50] <= altera_syncram_o272:auto_generated.q_b[50]
q_b[51] <= altera_syncram_o272:auto_generated.q_b[51]
q_b[52] <= altera_syncram_o272:auto_generated.q_b[52]
q_b[53] <= altera_syncram_o272:auto_generated.q_b[53]
q_b[54] <= altera_syncram_o272:auto_generated.q_b[54]
q_b[55] <= altera_syncram_o272:auto_generated.q_b[55]
q_b[56] <= altera_syncram_o272:auto_generated.q_b[56]
q_b[57] <= altera_syncram_o272:auto_generated.q_b[57]
q_b[58] <= altera_syncram_o272:auto_generated.q_b[58]
q_b[59] <= altera_syncram_o272:auto_generated.q_b[59]
q_b[60] <= altera_syncram_o272:auto_generated.q_b[60]
q_b[61] <= altera_syncram_o272:auto_generated.q_b[61]
q_b[62] <= altera_syncram_o272:auto_generated.q_b[62]
q_b[63] <= altera_syncram_o272:auto_generated.q_b[63]
q_b[64] <= altera_syncram_o272:auto_generated.q_b[64]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_o272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated
aclr1 => altsyncram_38b4:altsyncram1.aclr1
address_a[0] => altsyncram_38b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_38b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_38b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_38b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_38b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_38b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_38b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_38b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_38b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_38b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_38b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_38b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_38b4:altsyncram1.addressstall_b
clock0 => altsyncram_38b4:altsyncram1.clock0
clock1 => altsyncram_38b4:altsyncram1.clock1
clocken1 => altsyncram_38b4:altsyncram1.clocken1
data_a[0] => altsyncram_38b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_38b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_38b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_38b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_38b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_38b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_38b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_38b4:altsyncram1.data_a[7]
data_a[8] => altsyncram_38b4:altsyncram1.data_a[8]
data_a[9] => altsyncram_38b4:altsyncram1.data_a[9]
data_a[10] => altsyncram_38b4:altsyncram1.data_a[10]
data_a[11] => altsyncram_38b4:altsyncram1.data_a[11]
data_a[12] => altsyncram_38b4:altsyncram1.data_a[12]
data_a[13] => altsyncram_38b4:altsyncram1.data_a[13]
data_a[14] => altsyncram_38b4:altsyncram1.data_a[14]
data_a[15] => altsyncram_38b4:altsyncram1.data_a[15]
data_a[16] => altsyncram_38b4:altsyncram1.data_a[16]
data_a[17] => altsyncram_38b4:altsyncram1.data_a[17]
data_a[18] => altsyncram_38b4:altsyncram1.data_a[18]
data_a[19] => altsyncram_38b4:altsyncram1.data_a[19]
data_a[20] => altsyncram_38b4:altsyncram1.data_a[20]
data_a[21] => altsyncram_38b4:altsyncram1.data_a[21]
data_a[22] => altsyncram_38b4:altsyncram1.data_a[22]
data_a[23] => altsyncram_38b4:altsyncram1.data_a[23]
data_a[24] => altsyncram_38b4:altsyncram1.data_a[24]
data_a[25] => altsyncram_38b4:altsyncram1.data_a[25]
data_a[26] => altsyncram_38b4:altsyncram1.data_a[26]
data_a[27] => altsyncram_38b4:altsyncram1.data_a[27]
data_a[28] => altsyncram_38b4:altsyncram1.data_a[28]
data_a[29] => altsyncram_38b4:altsyncram1.data_a[29]
data_a[30] => altsyncram_38b4:altsyncram1.data_a[30]
data_a[31] => altsyncram_38b4:altsyncram1.data_a[31]
data_a[32] => altsyncram_38b4:altsyncram1.data_a[32]
data_a[33] => altsyncram_38b4:altsyncram1.data_a[33]
data_a[34] => altsyncram_38b4:altsyncram1.data_a[34]
data_a[35] => altsyncram_38b4:altsyncram1.data_a[35]
data_a[36] => altsyncram_38b4:altsyncram1.data_a[36]
data_a[37] => altsyncram_38b4:altsyncram1.data_a[37]
data_a[38] => altsyncram_38b4:altsyncram1.data_a[38]
data_a[39] => altsyncram_38b4:altsyncram1.data_a[39]
data_a[40] => altsyncram_38b4:altsyncram1.data_a[40]
data_a[41] => altsyncram_38b4:altsyncram1.data_a[41]
data_a[42] => altsyncram_38b4:altsyncram1.data_a[42]
data_a[43] => altsyncram_38b4:altsyncram1.data_a[43]
data_a[44] => altsyncram_38b4:altsyncram1.data_a[44]
data_a[45] => altsyncram_38b4:altsyncram1.data_a[45]
data_a[46] => altsyncram_38b4:altsyncram1.data_a[46]
data_a[47] => altsyncram_38b4:altsyncram1.data_a[47]
data_a[48] => altsyncram_38b4:altsyncram1.data_a[48]
data_a[49] => altsyncram_38b4:altsyncram1.data_a[49]
data_a[50] => altsyncram_38b4:altsyncram1.data_a[50]
data_a[51] => altsyncram_38b4:altsyncram1.data_a[51]
data_a[52] => altsyncram_38b4:altsyncram1.data_a[52]
data_a[53] => altsyncram_38b4:altsyncram1.data_a[53]
data_a[54] => altsyncram_38b4:altsyncram1.data_a[54]
data_a[55] => altsyncram_38b4:altsyncram1.data_a[55]
data_a[56] => altsyncram_38b4:altsyncram1.data_a[56]
data_a[57] => altsyncram_38b4:altsyncram1.data_a[57]
data_a[58] => altsyncram_38b4:altsyncram1.data_a[58]
data_a[59] => altsyncram_38b4:altsyncram1.data_a[59]
data_a[60] => altsyncram_38b4:altsyncram1.data_a[60]
data_a[61] => altsyncram_38b4:altsyncram1.data_a[61]
data_a[62] => altsyncram_38b4:altsyncram1.data_a[62]
data_a[63] => altsyncram_38b4:altsyncram1.data_a[63]
data_a[64] => altsyncram_38b4:altsyncram1.data_a[64]
q_b[0] <= altsyncram_38b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_38b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_38b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_38b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_38b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_38b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_38b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_38b4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_38b4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_38b4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_38b4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_38b4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_38b4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_38b4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_38b4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_38b4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_38b4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_38b4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_38b4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_38b4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_38b4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_38b4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_38b4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_38b4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_38b4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_38b4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_38b4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_38b4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_38b4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_38b4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_38b4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_38b4:altsyncram1.q_b[31]
q_b[32] <= altsyncram_38b4:altsyncram1.q_b[32]
q_b[33] <= altsyncram_38b4:altsyncram1.q_b[33]
q_b[34] <= altsyncram_38b4:altsyncram1.q_b[34]
q_b[35] <= altsyncram_38b4:altsyncram1.q_b[35]
q_b[36] <= altsyncram_38b4:altsyncram1.q_b[36]
q_b[37] <= altsyncram_38b4:altsyncram1.q_b[37]
q_b[38] <= altsyncram_38b4:altsyncram1.q_b[38]
q_b[39] <= altsyncram_38b4:altsyncram1.q_b[39]
q_b[40] <= altsyncram_38b4:altsyncram1.q_b[40]
q_b[41] <= altsyncram_38b4:altsyncram1.q_b[41]
q_b[42] <= altsyncram_38b4:altsyncram1.q_b[42]
q_b[43] <= altsyncram_38b4:altsyncram1.q_b[43]
q_b[44] <= altsyncram_38b4:altsyncram1.q_b[44]
q_b[45] <= altsyncram_38b4:altsyncram1.q_b[45]
q_b[46] <= altsyncram_38b4:altsyncram1.q_b[46]
q_b[47] <= altsyncram_38b4:altsyncram1.q_b[47]
q_b[48] <= altsyncram_38b4:altsyncram1.q_b[48]
q_b[49] <= altsyncram_38b4:altsyncram1.q_b[49]
q_b[50] <= altsyncram_38b4:altsyncram1.q_b[50]
q_b[51] <= altsyncram_38b4:altsyncram1.q_b[51]
q_b[52] <= altsyncram_38b4:altsyncram1.q_b[52]
q_b[53] <= altsyncram_38b4:altsyncram1.q_b[53]
q_b[54] <= altsyncram_38b4:altsyncram1.q_b[54]
q_b[55] <= altsyncram_38b4:altsyncram1.q_b[55]
q_b[56] <= altsyncram_38b4:altsyncram1.q_b[56]
q_b[57] <= altsyncram_38b4:altsyncram1.q_b[57]
q_b[58] <= altsyncram_38b4:altsyncram1.q_b[58]
q_b[59] <= altsyncram_38b4:altsyncram1.q_b[59]
q_b[60] <= altsyncram_38b4:altsyncram1.q_b[60]
q_b[61] <= altsyncram_38b4:altsyncram1.q_b[61]
q_b[62] <= altsyncram_38b4:altsyncram1.q_b[62]
q_b[63] <= altsyncram_38b4:altsyncram1.q_b[63]
q_b[64] <= altsyncram_38b4:altsyncram1.q_b[64]
wren_a => altsyncram_38b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
aclr1 => ram_block2a32.CLR1
aclr1 => ram_block2a33.CLR1
aclr1 => ram_block2a34.CLR1
aclr1 => ram_block2a35.CLR1
aclr1 => ram_block2a36.CLR1
aclr1 => ram_block2a37.CLR1
aclr1 => ram_block2a38.CLR1
aclr1 => ram_block2a39.CLR1
aclr1 => ram_block2a40.CLR1
aclr1 => ram_block2a41.CLR1
aclr1 => ram_block2a42.CLR1
aclr1 => ram_block2a43.CLR1
aclr1 => ram_block2a44.CLR1
aclr1 => ram_block2a45.CLR1
aclr1 => ram_block2a46.CLR1
aclr1 => ram_block2a47.CLR1
aclr1 => ram_block2a48.CLR1
aclr1 => ram_block2a49.CLR1
aclr1 => ram_block2a50.CLR1
aclr1 => ram_block2a51.CLR1
aclr1 => ram_block2a52.CLR1
aclr1 => ram_block2a53.CLR1
aclr1 => ram_block2a54.CLR1
aclr1 => ram_block2a55.CLR1
aclr1 => ram_block2a56.CLR1
aclr1 => ram_block2a57.CLR1
aclr1 => ram_block2a58.CLR1
aclr1 => ram_block2a59.CLR1
aclr1 => ram_block2a60.CLR1
aclr1 => ram_block2a61.CLR1
aclr1 => ram_block2a62.CLR1
aclr1 => ram_block2a63.CLR1
aclr1 => ram_block2a64.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[0] => ram_block2a57.PORTAADDR
address_a[0] => ram_block2a58.PORTAADDR
address_a[0] => ram_block2a59.PORTAADDR
address_a[0] => ram_block2a60.PORTAADDR
address_a[0] => ram_block2a61.PORTAADDR
address_a[0] => ram_block2a62.PORTAADDR
address_a[0] => ram_block2a63.PORTAADDR
address_a[0] => ram_block2a64.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[1] => ram_block2a57.PORTAADDR1
address_a[1] => ram_block2a58.PORTAADDR1
address_a[1] => ram_block2a59.PORTAADDR1
address_a[1] => ram_block2a60.PORTAADDR1
address_a[1] => ram_block2a61.PORTAADDR1
address_a[1] => ram_block2a62.PORTAADDR1
address_a[1] => ram_block2a63.PORTAADDR1
address_a[1] => ram_block2a64.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[2] => ram_block2a57.PORTAADDR2
address_a[2] => ram_block2a58.PORTAADDR2
address_a[2] => ram_block2a59.PORTAADDR2
address_a[2] => ram_block2a60.PORTAADDR2
address_a[2] => ram_block2a61.PORTAADDR2
address_a[2] => ram_block2a62.PORTAADDR2
address_a[2] => ram_block2a63.PORTAADDR2
address_a[2] => ram_block2a64.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[3] => ram_block2a57.PORTAADDR3
address_a[3] => ram_block2a58.PORTAADDR3
address_a[3] => ram_block2a59.PORTAADDR3
address_a[3] => ram_block2a60.PORTAADDR3
address_a[3] => ram_block2a61.PORTAADDR3
address_a[3] => ram_block2a62.PORTAADDR3
address_a[3] => ram_block2a63.PORTAADDR3
address_a[3] => ram_block2a64.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[4] => ram_block2a57.PORTAADDR4
address_a[4] => ram_block2a58.PORTAADDR4
address_a[4] => ram_block2a59.PORTAADDR4
address_a[4] => ram_block2a60.PORTAADDR4
address_a[4] => ram_block2a61.PORTAADDR4
address_a[4] => ram_block2a62.PORTAADDR4
address_a[4] => ram_block2a63.PORTAADDR4
address_a[4] => ram_block2a64.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[5] => ram_block2a57.PORTAADDR5
address_a[5] => ram_block2a58.PORTAADDR5
address_a[5] => ram_block2a59.PORTAADDR5
address_a[5] => ram_block2a60.PORTAADDR5
address_a[5] => ram_block2a61.PORTAADDR5
address_a[5] => ram_block2a62.PORTAADDR5
address_a[5] => ram_block2a63.PORTAADDR5
address_a[5] => ram_block2a64.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[0] => ram_block2a57.PORTBADDR
address_b[0] => ram_block2a58.PORTBADDR
address_b[0] => ram_block2a59.PORTBADDR
address_b[0] => ram_block2a60.PORTBADDR
address_b[0] => ram_block2a61.PORTBADDR
address_b[0] => ram_block2a62.PORTBADDR
address_b[0] => ram_block2a63.PORTBADDR
address_b[0] => ram_block2a64.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[1] => ram_block2a57.PORTBADDR1
address_b[1] => ram_block2a58.PORTBADDR1
address_b[1] => ram_block2a59.PORTBADDR1
address_b[1] => ram_block2a60.PORTBADDR1
address_b[1] => ram_block2a61.PORTBADDR1
address_b[1] => ram_block2a62.PORTBADDR1
address_b[1] => ram_block2a63.PORTBADDR1
address_b[1] => ram_block2a64.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[2] => ram_block2a57.PORTBADDR2
address_b[2] => ram_block2a58.PORTBADDR2
address_b[2] => ram_block2a59.PORTBADDR2
address_b[2] => ram_block2a60.PORTBADDR2
address_b[2] => ram_block2a61.PORTBADDR2
address_b[2] => ram_block2a62.PORTBADDR2
address_b[2] => ram_block2a63.PORTBADDR2
address_b[2] => ram_block2a64.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[3] => ram_block2a57.PORTBADDR3
address_b[3] => ram_block2a58.PORTBADDR3
address_b[3] => ram_block2a59.PORTBADDR3
address_b[3] => ram_block2a60.PORTBADDR3
address_b[3] => ram_block2a61.PORTBADDR3
address_b[3] => ram_block2a62.PORTBADDR3
address_b[3] => ram_block2a63.PORTBADDR3
address_b[3] => ram_block2a64.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[4] => ram_block2a57.PORTBADDR4
address_b[4] => ram_block2a58.PORTBADDR4
address_b[4] => ram_block2a59.PORTBADDR4
address_b[4] => ram_block2a60.PORTBADDR4
address_b[4] => ram_block2a61.PORTBADDR4
address_b[4] => ram_block2a62.PORTBADDR4
address_b[4] => ram_block2a63.PORTBADDR4
address_b[4] => ram_block2a64.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[5] => ram_block2a57.PORTBADDR5
address_b[5] => ram_block2a58.PORTBADDR5
address_b[5] => ram_block2a59.PORTBADDR5
address_b[5] => ram_block2a60.PORTBADDR5
address_b[5] => ram_block2a61.PORTBADDR5
address_b[5] => ram_block2a62.PORTBADDR5
address_b[5] => ram_block2a63.PORTBADDR5
address_b[5] => ram_block2a64.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
addressstall_b => ram_block2a32.PORTBADDRSTALL
addressstall_b => ram_block2a33.PORTBADDRSTALL
addressstall_b => ram_block2a34.PORTBADDRSTALL
addressstall_b => ram_block2a35.PORTBADDRSTALL
addressstall_b => ram_block2a36.PORTBADDRSTALL
addressstall_b => ram_block2a37.PORTBADDRSTALL
addressstall_b => ram_block2a38.PORTBADDRSTALL
addressstall_b => ram_block2a39.PORTBADDRSTALL
addressstall_b => ram_block2a40.PORTBADDRSTALL
addressstall_b => ram_block2a41.PORTBADDRSTALL
addressstall_b => ram_block2a42.PORTBADDRSTALL
addressstall_b => ram_block2a43.PORTBADDRSTALL
addressstall_b => ram_block2a44.PORTBADDRSTALL
addressstall_b => ram_block2a45.PORTBADDRSTALL
addressstall_b => ram_block2a46.PORTBADDRSTALL
addressstall_b => ram_block2a47.PORTBADDRSTALL
addressstall_b => ram_block2a48.PORTBADDRSTALL
addressstall_b => ram_block2a49.PORTBADDRSTALL
addressstall_b => ram_block2a50.PORTBADDRSTALL
addressstall_b => ram_block2a51.PORTBADDRSTALL
addressstall_b => ram_block2a52.PORTBADDRSTALL
addressstall_b => ram_block2a53.PORTBADDRSTALL
addressstall_b => ram_block2a54.PORTBADDRSTALL
addressstall_b => ram_block2a55.PORTBADDRSTALL
addressstall_b => ram_block2a56.PORTBADDRSTALL
addressstall_b => ram_block2a57.PORTBADDRSTALL
addressstall_b => ram_block2a58.PORTBADDRSTALL
addressstall_b => ram_block2a59.PORTBADDRSTALL
addressstall_b => ram_block2a60.PORTBADDRSTALL
addressstall_b => ram_block2a61.PORTBADDRSTALL
addressstall_b => ram_block2a62.PORTBADDRSTALL
addressstall_b => ram_block2a63.PORTBADDRSTALL
addressstall_b => ram_block2a64.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => ram_block2a57.CLK0
clock0 => ram_block2a58.CLK0
clock0 => ram_block2a59.CLK0
clock0 => ram_block2a60.CLK0
clock0 => ram_block2a61.CLK0
clock0 => ram_block2a62.CLK0
clock0 => ram_block2a63.CLK0
clock0 => ram_block2a64.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => ram_block2a57.CLK1
clock1 => ram_block2a58.CLK1
clock1 => ram_block2a59.CLK1
clock1 => ram_block2a60.CLK1
clock1 => ram_block2a61.CLK1
clock1 => ram_block2a62.CLK1
clock1 => ram_block2a63.CLK1
clock1 => ram_block2a64.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
clocken1 => ram_block2a32.ENA1
clocken1 => ram_block2a33.ENA1
clocken1 => ram_block2a34.ENA1
clocken1 => ram_block2a35.ENA1
clocken1 => ram_block2a36.ENA1
clocken1 => ram_block2a37.ENA1
clocken1 => ram_block2a38.ENA1
clocken1 => ram_block2a39.ENA1
clocken1 => ram_block2a40.ENA1
clocken1 => ram_block2a41.ENA1
clocken1 => ram_block2a42.ENA1
clocken1 => ram_block2a43.ENA1
clocken1 => ram_block2a44.ENA1
clocken1 => ram_block2a45.ENA1
clocken1 => ram_block2a46.ENA1
clocken1 => ram_block2a47.ENA1
clocken1 => ram_block2a48.ENA1
clocken1 => ram_block2a49.ENA1
clocken1 => ram_block2a50.ENA1
clocken1 => ram_block2a51.ENA1
clocken1 => ram_block2a52.ENA1
clocken1 => ram_block2a53.ENA1
clocken1 => ram_block2a54.ENA1
clocken1 => ram_block2a55.ENA1
clocken1 => ram_block2a56.ENA1
clocken1 => ram_block2a57.ENA1
clocken1 => ram_block2a58.ENA1
clocken1 => ram_block2a59.ENA1
clocken1 => ram_block2a60.ENA1
clocken1 => ram_block2a61.ENA1
clocken1 => ram_block2a62.ENA1
clocken1 => ram_block2a63.ENA1
clocken1 => ram_block2a64.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
data_a[32] => ram_block2a32.PORTADATAIN
data_a[33] => ram_block2a33.PORTADATAIN
data_a[34] => ram_block2a34.PORTADATAIN
data_a[35] => ram_block2a35.PORTADATAIN
data_a[36] => ram_block2a36.PORTADATAIN
data_a[37] => ram_block2a37.PORTADATAIN
data_a[38] => ram_block2a38.PORTADATAIN
data_a[39] => ram_block2a39.PORTADATAIN
data_a[40] => ram_block2a40.PORTADATAIN
data_a[41] => ram_block2a41.PORTADATAIN
data_a[42] => ram_block2a42.PORTADATAIN
data_a[43] => ram_block2a43.PORTADATAIN
data_a[44] => ram_block2a44.PORTADATAIN
data_a[45] => ram_block2a45.PORTADATAIN
data_a[46] => ram_block2a46.PORTADATAIN
data_a[47] => ram_block2a47.PORTADATAIN
data_a[48] => ram_block2a48.PORTADATAIN
data_a[49] => ram_block2a49.PORTADATAIN
data_a[50] => ram_block2a50.PORTADATAIN
data_a[51] => ram_block2a51.PORTADATAIN
data_a[52] => ram_block2a52.PORTADATAIN
data_a[53] => ram_block2a53.PORTADATAIN
data_a[54] => ram_block2a54.PORTADATAIN
data_a[55] => ram_block2a55.PORTADATAIN
data_a[56] => ram_block2a56.PORTADATAIN
data_a[57] => ram_block2a57.PORTADATAIN
data_a[58] => ram_block2a58.PORTADATAIN
data_a[59] => ram_block2a59.PORTADATAIN
data_a[60] => ram_block2a60.PORTADATAIN
data_a[61] => ram_block2a61.PORTADATAIN
data_a[62] => ram_block2a62.PORTADATAIN
data_a[63] => ram_block2a63.PORTADATAIN
data_a[64] => ram_block2a64.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
q_b[32] <= ram_block2a32.PORTBDATAOUT
q_b[33] <= ram_block2a33.PORTBDATAOUT
q_b[34] <= ram_block2a34.PORTBDATAOUT
q_b[35] <= ram_block2a35.PORTBDATAOUT
q_b[36] <= ram_block2a36.PORTBDATAOUT
q_b[37] <= ram_block2a37.PORTBDATAOUT
q_b[38] <= ram_block2a38.PORTBDATAOUT
q_b[39] <= ram_block2a39.PORTBDATAOUT
q_b[40] <= ram_block2a40.PORTBDATAOUT
q_b[41] <= ram_block2a41.PORTBDATAOUT
q_b[42] <= ram_block2a42.PORTBDATAOUT
q_b[43] <= ram_block2a43.PORTBDATAOUT
q_b[44] <= ram_block2a44.PORTBDATAOUT
q_b[45] <= ram_block2a45.PORTBDATAOUT
q_b[46] <= ram_block2a46.PORTBDATAOUT
q_b[47] <= ram_block2a47.PORTBDATAOUT
q_b[48] <= ram_block2a48.PORTBDATAOUT
q_b[49] <= ram_block2a49.PORTBDATAOUT
q_b[50] <= ram_block2a50.PORTBDATAOUT
q_b[51] <= ram_block2a51.PORTBDATAOUT
q_b[52] <= ram_block2a52.PORTBDATAOUT
q_b[53] <= ram_block2a53.PORTBDATAOUT
q_b[54] <= ram_block2a54.PORTBDATAOUT
q_b[55] <= ram_block2a55.PORTBDATAOUT
q_b[56] <= ram_block2a56.PORTBDATAOUT
q_b[57] <= ram_block2a57.PORTBDATAOUT
q_b[58] <= ram_block2a58.PORTBDATAOUT
q_b[59] <= ram_block2a59.PORTBDATAOUT
q_b[60] <= ram_block2a60.PORTBDATAOUT
q_b[61] <= ram_block2a61.PORTBDATAOUT
q_b[62] <= ram_block2a62.PORTBDATAOUT
q_b[63] <= ram_block2a63.PORTBDATAOUT
q_b[64] <= ram_block2a64.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0
wren_a => ram_block2a32.PORTAWE
wren_a => ram_block2a32.ENA0
wren_a => ram_block2a33.PORTAWE
wren_a => ram_block2a33.ENA0
wren_a => ram_block2a34.PORTAWE
wren_a => ram_block2a34.ENA0
wren_a => ram_block2a35.PORTAWE
wren_a => ram_block2a35.ENA0
wren_a => ram_block2a36.PORTAWE
wren_a => ram_block2a36.ENA0
wren_a => ram_block2a37.PORTAWE
wren_a => ram_block2a37.ENA0
wren_a => ram_block2a38.PORTAWE
wren_a => ram_block2a38.ENA0
wren_a => ram_block2a39.PORTAWE
wren_a => ram_block2a39.ENA0
wren_a => ram_block2a40.PORTAWE
wren_a => ram_block2a40.ENA0
wren_a => ram_block2a41.PORTAWE
wren_a => ram_block2a41.ENA0
wren_a => ram_block2a42.PORTAWE
wren_a => ram_block2a42.ENA0
wren_a => ram_block2a43.PORTAWE
wren_a => ram_block2a43.ENA0
wren_a => ram_block2a44.PORTAWE
wren_a => ram_block2a44.ENA0
wren_a => ram_block2a45.PORTAWE
wren_a => ram_block2a45.ENA0
wren_a => ram_block2a46.PORTAWE
wren_a => ram_block2a46.ENA0
wren_a => ram_block2a47.PORTAWE
wren_a => ram_block2a47.ENA0
wren_a => ram_block2a48.PORTAWE
wren_a => ram_block2a48.ENA0
wren_a => ram_block2a49.PORTAWE
wren_a => ram_block2a49.ENA0
wren_a => ram_block2a50.PORTAWE
wren_a => ram_block2a50.ENA0
wren_a => ram_block2a51.PORTAWE
wren_a => ram_block2a51.ENA0
wren_a => ram_block2a52.PORTAWE
wren_a => ram_block2a52.ENA0
wren_a => ram_block2a53.PORTAWE
wren_a => ram_block2a53.ENA0
wren_a => ram_block2a54.PORTAWE
wren_a => ram_block2a54.ENA0
wren_a => ram_block2a55.PORTAWE
wren_a => ram_block2a55.ENA0
wren_a => ram_block2a56.PORTAWE
wren_a => ram_block2a56.ENA0
wren_a => ram_block2a57.PORTAWE
wren_a => ram_block2a57.ENA0
wren_a => ram_block2a58.PORTAWE
wren_a => ram_block2a58.ENA0
wren_a => ram_block2a59.PORTAWE
wren_a => ram_block2a59.ENA0
wren_a => ram_block2a60.PORTAWE
wren_a => ram_block2a60.ENA0
wren_a => ram_block2a61.PORTAWE
wren_a => ram_block2a61.ENA0
wren_a => ram_block2a62.PORTAWE
wren_a => ram_block2a62.ENA0
wren_a => ram_block2a63.PORTAWE
wren_a => ram_block2a63.ENA0
wren_a => ram_block2a64.PORTAWE
wren_a => ram_block2a64.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_a272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_a272:auto_generated.address_a[0]
address_a[1] => altera_syncram_a272:auto_generated.address_a[1]
address_a[2] => altera_syncram_a272:auto_generated.address_a[2]
address_a[3] => altera_syncram_a272:auto_generated.address_a[3]
address_a[4] => altera_syncram_a272:auto_generated.address_a[4]
address_a[5] => altera_syncram_a272:auto_generated.address_a[5]
address_a[6] => altera_syncram_a272:auto_generated.address_a[6]
address_b[0] => altera_syncram_a272:auto_generated.address_b[0]
address_b[1] => altera_syncram_a272:auto_generated.address_b[1]
address_b[2] => altera_syncram_a272:auto_generated.address_b[2]
address_b[3] => altera_syncram_a272:auto_generated.address_b[3]
address_b[4] => altera_syncram_a272:auto_generated.address_b[4]
address_b[5] => altera_syncram_a272:auto_generated.address_b[5]
address_b[6] => altera_syncram_a272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_a272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_a272:auto_generated.clock0
clock1 => altera_syncram_a272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_a272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_a272:auto_generated.data_a[0]
data_a[1] => altera_syncram_a272:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altera_syncram_a272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_a272:auto_generated.q_b[1]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_a272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_a272:auto_generated
aclr1 => altsyncram_l7b4:altsyncram1.aclr1
address_a[0] => altsyncram_l7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_l7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_l7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_l7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_l7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_l7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_l7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_l7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_l7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_l7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_l7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_l7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_l7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_l7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_l7b4:altsyncram1.addressstall_b
clock0 => altsyncram_l7b4:altsyncram1.clock0
clock1 => altsyncram_l7b4:altsyncram1.clock1
clocken1 => altsyncram_l7b4:altsyncram1.clocken1
data_a[0] => altsyncram_l7b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_l7b4:altsyncram1.data_a[1]
q_b[0] <= altsyncram_l7b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_l7b4:altsyncram1.q_b[1]
wren_a => altsyncram_l7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_a272:auto_generated|altsyncram_l7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_add44_pop17_0:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[6] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[7] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[8] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[9] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[10] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[11] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[12] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[13] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[14] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[15] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[16] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[17] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[18] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[19] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[20] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[21] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[22] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[23] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[24] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[25] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[26] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[27] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[28] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[29] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[30] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_data_out[31] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg.out_valid_out
in_feedback_in_17[0] => in_feedback_in_17[0].IN1
in_feedback_in_17[1] => in_feedback_in_17[1].IN1
in_feedback_in_17[2] => in_feedback_in_17[2].IN1
in_feedback_in_17[3] => in_feedback_in_17[3].IN1
in_feedback_in_17[4] => in_feedback_in_17[4].IN1
in_feedback_in_17[5] => in_feedback_in_17[5].IN1
in_feedback_in_17[6] => in_feedback_in_17[6].IN1
in_feedback_in_17[7] => in_feedback_in_17[7].IN1
in_feedback_in_17[8] => in_feedback_in_17[8].IN1
in_feedback_in_17[9] => in_feedback_in_17[9].IN1
in_feedback_in_17[10] => in_feedback_in_17[10].IN1
in_feedback_in_17[11] => in_feedback_in_17[11].IN1
in_feedback_in_17[12] => in_feedback_in_17[12].IN1
in_feedback_in_17[13] => in_feedback_in_17[13].IN1
in_feedback_in_17[14] => in_feedback_in_17[14].IN1
in_feedback_in_17[15] => in_feedback_in_17[15].IN1
in_feedback_in_17[16] => in_feedback_in_17[16].IN1
in_feedback_in_17[17] => in_feedback_in_17[17].IN1
in_feedback_in_17[18] => in_feedback_in_17[18].IN1
in_feedback_in_17[19] => in_feedback_in_17[19].IN1
in_feedback_in_17[20] => in_feedback_in_17[20].IN1
in_feedback_in_17[21] => in_feedback_in_17[21].IN1
in_feedback_in_17[22] => in_feedback_in_17[22].IN1
in_feedback_in_17[23] => in_feedback_in_17[23].IN1
in_feedback_in_17[24] => in_feedback_in_17[24].IN1
in_feedback_in_17[25] => in_feedback_in_17[25].IN1
in_feedback_in_17[26] => in_feedback_in_17[26].IN1
in_feedback_in_17[27] => in_feedback_in_17[27].IN1
in_feedback_in_17[28] => in_feedback_in_17[28].IN1
in_feedback_in_17[29] => in_feedback_in_17[29].IN1
in_feedback_in_17[30] => in_feedback_in_17[30].IN1
in_feedback_in_17[31] => in_feedback_in_17[31].IN1
in_feedback_valid_in_17[0] => i_llvm_fpga_pop_i32_add44_pop17_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_17[0] <= acl_pop:thei_llvm_fpga_pop_i32_add44_pop17_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_add44_pop17_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_add44_pop17_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_add44_pop17_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_add44_pop17_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_add44_pop17_0:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52|acl_pop:thei_llvm_fpga_pop_i32_add44_pop17_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_add44_pop17_0:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52|acl_pop:thei_llvm_fpga_pop_i32_add44_pop17_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_add44_pop17_0:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52|gaussian_i_llvm_fpga_pop_i32_add44_pop17_52_reg:thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg
out_data_out[0] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9
out_data_out[0] <= gaussian_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_gaussian9_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_gaussian9_reg.out_valid_out
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_lastiniteration_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_lastiniteration_gaussian1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_lastiniteration_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_lastiniteration_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_gaussian9|gaussian_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_gaussian9_reg
out_data_out[0] <= i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_lastiniteration_gaussian9_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7
out_data_out[0] <= gaussian_i_llvm_fpga_push_i2_initerations_push15_7_reg:thei_llvm_fpga_push_i2_initerations_push15_gaussian7_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_push_i2_initerations_push15_7_reg:thei_llvm_fpga_push_i2_initerations_push15_gaussian7_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i2_initerations_push15_7_reg:thei_llvm_fpga_push_i2_initerations_push15_gaussian7_reg.out_valid_out
in_feedback_stall_in_15[0] => i_llvm_fpga_push_i2_initerations_push15_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_15[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_out_15[1] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_out_15[2] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_out_15[3] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_out_15[4] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_out_15[5] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_out_15[6] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_out_15[7] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_out
out_feedback_valid_out_15[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_keep_going[0] => i_llvm_fpga_push_i2_initerations_push15_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i2_initerations_push15_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_m272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_m272:auto_generated.address_a[0]
address_a[1] => altera_syncram_m272:auto_generated.address_a[1]
address_a[2] => altera_syncram_m272:auto_generated.address_a[2]
address_a[3] => altera_syncram_m272:auto_generated.address_a[3]
address_a[4] => altera_syncram_m272:auto_generated.address_a[4]
address_a[5] => altera_syncram_m272:auto_generated.address_a[5]
address_a[6] => altera_syncram_m272:auto_generated.address_a[6]
address_b[0] => altera_syncram_m272:auto_generated.address_b[0]
address_b[1] => altera_syncram_m272:auto_generated.address_b[1]
address_b[2] => altera_syncram_m272:auto_generated.address_b[2]
address_b[3] => altera_syncram_m272:auto_generated.address_b[3]
address_b[4] => altera_syncram_m272:auto_generated.address_b[4]
address_b[5] => altera_syncram_m272:auto_generated.address_b[5]
address_b[6] => altera_syncram_m272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_m272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_m272:auto_generated.clock0
clock1 => altera_syncram_m272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_m272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_m272:auto_generated.data_a[0]
data_a[1] => altera_syncram_m272:auto_generated.data_a[1]
data_a[2] => altera_syncram_m272:auto_generated.data_a[2]
data_a[3] => altera_syncram_m272:auto_generated.data_a[3]
data_a[4] => altera_syncram_m272:auto_generated.data_a[4]
data_a[5] => altera_syncram_m272:auto_generated.data_a[5]
data_a[6] => altera_syncram_m272:auto_generated.data_a[6]
data_a[7] => altera_syncram_m272:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_m272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_m272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_m272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_m272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_m272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_m272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_m272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_m272:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_m272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated
aclr1 => altsyncram_18b4:altsyncram1.aclr1
address_a[0] => altsyncram_18b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_18b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_18b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_18b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_18b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_18b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_18b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_18b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_18b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_18b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_18b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_18b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_18b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_18b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_18b4:altsyncram1.addressstall_b
clock0 => altsyncram_18b4:altsyncram1.clock0
clock1 => altsyncram_18b4:altsyncram1.clock1
clocken1 => altsyncram_18b4:altsyncram1.clocken1
data_a[0] => altsyncram_18b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_18b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_18b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_18b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_18b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_18b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_18b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_18b4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_18b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_18b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_18b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_18b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_18b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_18b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_18b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_18b4:altsyncram1.q_b[7]
wren_a => altsyncram_18b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated|altsyncram_18b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|acl_push:thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_initerations_push15_0:thei_llvm_fpga_push_i2_initerations_push15_gaussian7|gaussian_i_llvm_fpga_push_i2_initerations_push15_7_reg:thei_llvm_fpga_push_i2_initerations_push15_gaussian7_reg
out_data_out[0] <= i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[1].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i2_initerations_push15_gaussian7_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_initerations_pop15_0:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i2_initerations_pop15_5_reg:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_pop_i2_initerations_pop15_5_reg:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i2_initerations_pop15_5_reg:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg.out_valid_out
in_feedback_in_15[0] => in_feedback_in_15[0].IN1
in_feedback_in_15[1] => in_feedback_in_15[1].IN1
in_feedback_in_15[2] => in_feedback_in_15[2].IN1
in_feedback_in_15[3] => in_feedback_in_15[3].IN1
in_feedback_in_15[4] => in_feedback_in_15[4].IN1
in_feedback_in_15[5] => in_feedback_in_15[5].IN1
in_feedback_in_15[6] => in_feedback_in_15[6].IN1
in_feedback_in_15[7] => in_feedback_in_15[7].IN1
in_feedback_valid_in_15[0] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_15[0] <= acl_pop:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_dir[0] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_initerations_pop15_0:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_initerations_pop15_0:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_initerations_pop15_0:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5|gaussian_i_llvm_fpga_pop_i2_initerations_pop15_5_reg:thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg
out_data_out[0] <= i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[1].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_g572:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_g572:auto_generated.address_a[0]
address_a[1] => altera_syncram_g572:auto_generated.address_a[1]
address_a[2] => altera_syncram_g572:auto_generated.address_a[2]
address_a[3] => altera_syncram_g572:auto_generated.address_a[3]
address_a[4] => altera_syncram_g572:auto_generated.address_a[4]
address_a[5] => altera_syncram_g572:auto_generated.address_a[5]
address_a[6] => altera_syncram_g572:auto_generated.address_a[6]
address_b[0] => altera_syncram_g572:auto_generated.address_b[0]
address_b[1] => altera_syncram_g572:auto_generated.address_b[1]
address_b[2] => altera_syncram_g572:auto_generated.address_b[2]
address_b[3] => altera_syncram_g572:auto_generated.address_b[3]
address_b[4] => altera_syncram_g572:auto_generated.address_b[4]
address_b[5] => altera_syncram_g572:auto_generated.address_b[5]
address_b[6] => altera_syncram_g572:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_g572:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_g572:auto_generated.clock0
clock1 => altera_syncram_g572:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_g572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_g572:auto_generated.data_a[0]
data_a[1] => altera_syncram_g572:auto_generated.data_a[1]
data_a[2] => altera_syncram_g572:auto_generated.data_a[2]
data_a[3] => altera_syncram_g572:auto_generated.data_a[3]
data_a[4] => altera_syncram_g572:auto_generated.data_a[4]
data_a[5] => altera_syncram_g572:auto_generated.data_a[5]
data_a[6] => altera_syncram_g572:auto_generated.data_a[6]
data_a[7] => altera_syncram_g572:auto_generated.data_a[7]
data_a[8] => altera_syncram_g572:auto_generated.data_a[8]
data_a[9] => altera_syncram_g572:auto_generated.data_a[9]
data_a[10] => altera_syncram_g572:auto_generated.data_a[10]
data_a[11] => altera_syncram_g572:auto_generated.data_a[11]
data_a[12] => altera_syncram_g572:auto_generated.data_a[12]
data_a[13] => altera_syncram_g572:auto_generated.data_a[13]
data_a[14] => altera_syncram_g572:auto_generated.data_a[14]
data_a[15] => altera_syncram_g572:auto_generated.data_a[15]
data_a[16] => altera_syncram_g572:auto_generated.data_a[16]
data_a[17] => altera_syncram_g572:auto_generated.data_a[17]
data_a[18] => altera_syncram_g572:auto_generated.data_a[18]
data_a[19] => altera_syncram_g572:auto_generated.data_a[19]
data_a[20] => altera_syncram_g572:auto_generated.data_a[20]
data_a[21] => altera_syncram_g572:auto_generated.data_a[21]
data_a[22] => altera_syncram_g572:auto_generated.data_a[22]
data_a[23] => altera_syncram_g572:auto_generated.data_a[23]
data_a[24] => altera_syncram_g572:auto_generated.data_a[24]
data_a[25] => altera_syncram_g572:auto_generated.data_a[25]
data_a[26] => altera_syncram_g572:auto_generated.data_a[26]
data_a[27] => altera_syncram_g572:auto_generated.data_a[27]
data_a[28] => altera_syncram_g572:auto_generated.data_a[28]
data_a[29] => altera_syncram_g572:auto_generated.data_a[29]
data_a[30] => altera_syncram_g572:auto_generated.data_a[30]
data_a[31] => altera_syncram_g572:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_g572:auto_generated.q_b[0]
q_b[1] <= altera_syncram_g572:auto_generated.q_b[1]
q_b[2] <= altera_syncram_g572:auto_generated.q_b[2]
q_b[3] <= altera_syncram_g572:auto_generated.q_b[3]
q_b[4] <= altera_syncram_g572:auto_generated.q_b[4]
q_b[5] <= altera_syncram_g572:auto_generated.q_b[5]
q_b[6] <= altera_syncram_g572:auto_generated.q_b[6]
q_b[7] <= altera_syncram_g572:auto_generated.q_b[7]
q_b[8] <= altera_syncram_g572:auto_generated.q_b[8]
q_b[9] <= altera_syncram_g572:auto_generated.q_b[9]
q_b[10] <= altera_syncram_g572:auto_generated.q_b[10]
q_b[11] <= altera_syncram_g572:auto_generated.q_b[11]
q_b[12] <= altera_syncram_g572:auto_generated.q_b[12]
q_b[13] <= altera_syncram_g572:auto_generated.q_b[13]
q_b[14] <= altera_syncram_g572:auto_generated.q_b[14]
q_b[15] <= altera_syncram_g572:auto_generated.q_b[15]
q_b[16] <= altera_syncram_g572:auto_generated.q_b[16]
q_b[17] <= altera_syncram_g572:auto_generated.q_b[17]
q_b[18] <= altera_syncram_g572:auto_generated.q_b[18]
q_b[19] <= altera_syncram_g572:auto_generated.q_b[19]
q_b[20] <= altera_syncram_g572:auto_generated.q_b[20]
q_b[21] <= altera_syncram_g572:auto_generated.q_b[21]
q_b[22] <= altera_syncram_g572:auto_generated.q_b[22]
q_b[23] <= altera_syncram_g572:auto_generated.q_b[23]
q_b[24] <= altera_syncram_g572:auto_generated.q_b[24]
q_b[25] <= altera_syncram_g572:auto_generated.q_b[25]
q_b[26] <= altera_syncram_g572:auto_generated.q_b[26]
q_b[27] <= altera_syncram_g572:auto_generated.q_b[27]
q_b[28] <= altera_syncram_g572:auto_generated.q_b[28]
q_b[29] <= altera_syncram_g572:auto_generated.q_b[29]
q_b[30] <= altera_syncram_g572:auto_generated.q_b[30]
q_b[31] <= altera_syncram_g572:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_g572:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated
aclr1 => altsyncram_rab4:altsyncram1.aclr1
address_a[0] => altsyncram_rab4:altsyncram1.address_a[0]
address_a[1] => altsyncram_rab4:altsyncram1.address_a[1]
address_a[2] => altsyncram_rab4:altsyncram1.address_a[2]
address_a[3] => altsyncram_rab4:altsyncram1.address_a[3]
address_a[4] => altsyncram_rab4:altsyncram1.address_a[4]
address_a[5] => altsyncram_rab4:altsyncram1.address_a[5]
address_a[6] => altsyncram_rab4:altsyncram1.address_a[6]
address_b[0] => altsyncram_rab4:altsyncram1.address_b[0]
address_b[1] => altsyncram_rab4:altsyncram1.address_b[1]
address_b[2] => altsyncram_rab4:altsyncram1.address_b[2]
address_b[3] => altsyncram_rab4:altsyncram1.address_b[3]
address_b[4] => altsyncram_rab4:altsyncram1.address_b[4]
address_b[5] => altsyncram_rab4:altsyncram1.address_b[5]
address_b[6] => altsyncram_rab4:altsyncram1.address_b[6]
addressstall_b => altsyncram_rab4:altsyncram1.addressstall_b
clock0 => altsyncram_rab4:altsyncram1.clock0
clock1 => altsyncram_rab4:altsyncram1.clock1
clocken1 => altsyncram_rab4:altsyncram1.clocken1
data_a[0] => altsyncram_rab4:altsyncram1.data_a[0]
data_a[1] => altsyncram_rab4:altsyncram1.data_a[1]
data_a[2] => altsyncram_rab4:altsyncram1.data_a[2]
data_a[3] => altsyncram_rab4:altsyncram1.data_a[3]
data_a[4] => altsyncram_rab4:altsyncram1.data_a[4]
data_a[5] => altsyncram_rab4:altsyncram1.data_a[5]
data_a[6] => altsyncram_rab4:altsyncram1.data_a[6]
data_a[7] => altsyncram_rab4:altsyncram1.data_a[7]
data_a[8] => altsyncram_rab4:altsyncram1.data_a[8]
data_a[9] => altsyncram_rab4:altsyncram1.data_a[9]
data_a[10] => altsyncram_rab4:altsyncram1.data_a[10]
data_a[11] => altsyncram_rab4:altsyncram1.data_a[11]
data_a[12] => altsyncram_rab4:altsyncram1.data_a[12]
data_a[13] => altsyncram_rab4:altsyncram1.data_a[13]
data_a[14] => altsyncram_rab4:altsyncram1.data_a[14]
data_a[15] => altsyncram_rab4:altsyncram1.data_a[15]
data_a[16] => altsyncram_rab4:altsyncram1.data_a[16]
data_a[17] => altsyncram_rab4:altsyncram1.data_a[17]
data_a[18] => altsyncram_rab4:altsyncram1.data_a[18]
data_a[19] => altsyncram_rab4:altsyncram1.data_a[19]
data_a[20] => altsyncram_rab4:altsyncram1.data_a[20]
data_a[21] => altsyncram_rab4:altsyncram1.data_a[21]
data_a[22] => altsyncram_rab4:altsyncram1.data_a[22]
data_a[23] => altsyncram_rab4:altsyncram1.data_a[23]
data_a[24] => altsyncram_rab4:altsyncram1.data_a[24]
data_a[25] => altsyncram_rab4:altsyncram1.data_a[25]
data_a[26] => altsyncram_rab4:altsyncram1.data_a[26]
data_a[27] => altsyncram_rab4:altsyncram1.data_a[27]
data_a[28] => altsyncram_rab4:altsyncram1.data_a[28]
data_a[29] => altsyncram_rab4:altsyncram1.data_a[29]
data_a[30] => altsyncram_rab4:altsyncram1.data_a[30]
data_a[31] => altsyncram_rab4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_rab4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_rab4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_rab4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_rab4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_rab4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_rab4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_rab4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_rab4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_rab4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_rab4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_rab4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_rab4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_rab4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_rab4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_rab4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_rab4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_rab4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_rab4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_rab4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_rab4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_rab4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_rab4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_rab4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_rab4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_rab4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_rab4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_rab4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_rab4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_rab4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_rab4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_rab4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_rab4:altsyncram1.q_b[31]
wren_a => altsyncram_rab4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated|altsyncram_rab4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_c272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_c272:auto_generated.address_a[0]
address_a[1] => altera_syncram_c272:auto_generated.address_a[1]
address_a[2] => altera_syncram_c272:auto_generated.address_a[2]
address_a[3] => altera_syncram_c272:auto_generated.address_a[3]
address_a[4] => altera_syncram_c272:auto_generated.address_a[4]
address_a[5] => altera_syncram_c272:auto_generated.address_a[5]
address_b[0] => altera_syncram_c272:auto_generated.address_b[0]
address_b[1] => altera_syncram_c272:auto_generated.address_b[1]
address_b[2] => altera_syncram_c272:auto_generated.address_b[2]
address_b[3] => altera_syncram_c272:auto_generated.address_b[3]
address_b[4] => altera_syncram_c272:auto_generated.address_b[4]
address_b[5] => altera_syncram_c272:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_c272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_c272:auto_generated.clock0
clock1 => altera_syncram_c272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_c272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_c272:auto_generated.data_a[0]
data_a[1] => altera_syncram_c272:auto_generated.data_a[1]
data_a[2] => altera_syncram_c272:auto_generated.data_a[2]
data_a[3] => altera_syncram_c272:auto_generated.data_a[3]
data_a[4] => altera_syncram_c272:auto_generated.data_a[4]
data_a[5] => altera_syncram_c272:auto_generated.data_a[5]
data_a[6] => altera_syncram_c272:auto_generated.data_a[6]
data_a[7] => altera_syncram_c272:auto_generated.data_a[7]
data_a[8] => altera_syncram_c272:auto_generated.data_a[8]
data_a[9] => altera_syncram_c272:auto_generated.data_a[9]
data_a[10] => altera_syncram_c272:auto_generated.data_a[10]
data_a[11] => altera_syncram_c272:auto_generated.data_a[11]
data_a[12] => altera_syncram_c272:auto_generated.data_a[12]
data_a[13] => altera_syncram_c272:auto_generated.data_a[13]
data_a[14] => altera_syncram_c272:auto_generated.data_a[14]
data_a[15] => altera_syncram_c272:auto_generated.data_a[15]
data_a[16] => altera_syncram_c272:auto_generated.data_a[16]
data_a[17] => altera_syncram_c272:auto_generated.data_a[17]
data_a[18] => altera_syncram_c272:auto_generated.data_a[18]
data_a[19] => altera_syncram_c272:auto_generated.data_a[19]
data_a[20] => altera_syncram_c272:auto_generated.data_a[20]
data_a[21] => altera_syncram_c272:auto_generated.data_a[21]
data_a[22] => altera_syncram_c272:auto_generated.data_a[22]
data_a[23] => altera_syncram_c272:auto_generated.data_a[23]
data_a[24] => altera_syncram_c272:auto_generated.data_a[24]
data_a[25] => altera_syncram_c272:auto_generated.data_a[25]
data_a[26] => altera_syncram_c272:auto_generated.data_a[26]
data_a[27] => altera_syncram_c272:auto_generated.data_a[27]
data_a[28] => altera_syncram_c272:auto_generated.data_a[28]
data_a[29] => altera_syncram_c272:auto_generated.data_a[29]
data_a[30] => altera_syncram_c272:auto_generated.data_a[30]
data_a[31] => altera_syncram_c272:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_c272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_c272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_c272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_c272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_c272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_c272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_c272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_c272:auto_generated.q_b[7]
q_b[8] <= altera_syncram_c272:auto_generated.q_b[8]
q_b[9] <= altera_syncram_c272:auto_generated.q_b[9]
q_b[10] <= altera_syncram_c272:auto_generated.q_b[10]
q_b[11] <= altera_syncram_c272:auto_generated.q_b[11]
q_b[12] <= altera_syncram_c272:auto_generated.q_b[12]
q_b[13] <= altera_syncram_c272:auto_generated.q_b[13]
q_b[14] <= altera_syncram_c272:auto_generated.q_b[14]
q_b[15] <= altera_syncram_c272:auto_generated.q_b[15]
q_b[16] <= altera_syncram_c272:auto_generated.q_b[16]
q_b[17] <= altera_syncram_c272:auto_generated.q_b[17]
q_b[18] <= altera_syncram_c272:auto_generated.q_b[18]
q_b[19] <= altera_syncram_c272:auto_generated.q_b[19]
q_b[20] <= altera_syncram_c272:auto_generated.q_b[20]
q_b[21] <= altera_syncram_c272:auto_generated.q_b[21]
q_b[22] <= altera_syncram_c272:auto_generated.q_b[22]
q_b[23] <= altera_syncram_c272:auto_generated.q_b[23]
q_b[24] <= altera_syncram_c272:auto_generated.q_b[24]
q_b[25] <= altera_syncram_c272:auto_generated.q_b[25]
q_b[26] <= altera_syncram_c272:auto_generated.q_b[26]
q_b[27] <= altera_syncram_c272:auto_generated.q_b[27]
q_b[28] <= altera_syncram_c272:auto_generated.q_b[28]
q_b[29] <= altera_syncram_c272:auto_generated.q_b[29]
q_b[30] <= altera_syncram_c272:auto_generated.q_b[30]
q_b[31] <= altera_syncram_c272:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_c272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated
aclr1 => altsyncram_n7b4:altsyncram1.aclr1
address_a[0] => altsyncram_n7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_n7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_n7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_n7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_n7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_n7b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_n7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_n7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_n7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_n7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_n7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_n7b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_n7b4:altsyncram1.addressstall_b
clock0 => altsyncram_n7b4:altsyncram1.clock0
clock1 => altsyncram_n7b4:altsyncram1.clock1
clocken1 => altsyncram_n7b4:altsyncram1.clocken1
data_a[0] => altsyncram_n7b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_n7b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_n7b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_n7b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_n7b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_n7b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_n7b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_n7b4:altsyncram1.data_a[7]
data_a[8] => altsyncram_n7b4:altsyncram1.data_a[8]
data_a[9] => altsyncram_n7b4:altsyncram1.data_a[9]
data_a[10] => altsyncram_n7b4:altsyncram1.data_a[10]
data_a[11] => altsyncram_n7b4:altsyncram1.data_a[11]
data_a[12] => altsyncram_n7b4:altsyncram1.data_a[12]
data_a[13] => altsyncram_n7b4:altsyncram1.data_a[13]
data_a[14] => altsyncram_n7b4:altsyncram1.data_a[14]
data_a[15] => altsyncram_n7b4:altsyncram1.data_a[15]
data_a[16] => altsyncram_n7b4:altsyncram1.data_a[16]
data_a[17] => altsyncram_n7b4:altsyncram1.data_a[17]
data_a[18] => altsyncram_n7b4:altsyncram1.data_a[18]
data_a[19] => altsyncram_n7b4:altsyncram1.data_a[19]
data_a[20] => altsyncram_n7b4:altsyncram1.data_a[20]
data_a[21] => altsyncram_n7b4:altsyncram1.data_a[21]
data_a[22] => altsyncram_n7b4:altsyncram1.data_a[22]
data_a[23] => altsyncram_n7b4:altsyncram1.data_a[23]
data_a[24] => altsyncram_n7b4:altsyncram1.data_a[24]
data_a[25] => altsyncram_n7b4:altsyncram1.data_a[25]
data_a[26] => altsyncram_n7b4:altsyncram1.data_a[26]
data_a[27] => altsyncram_n7b4:altsyncram1.data_a[27]
data_a[28] => altsyncram_n7b4:altsyncram1.data_a[28]
data_a[29] => altsyncram_n7b4:altsyncram1.data_a[29]
data_a[30] => altsyncram_n7b4:altsyncram1.data_a[30]
data_a[31] => altsyncram_n7b4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_n7b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_n7b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_n7b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_n7b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_n7b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_n7b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_n7b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_n7b4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_n7b4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_n7b4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_n7b4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_n7b4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_n7b4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_n7b4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_n7b4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_n7b4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_n7b4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_n7b4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_n7b4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_n7b4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_n7b4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_n7b4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_n7b4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_n7b4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_n7b4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_n7b4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_n7b4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_n7b4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_n7b4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_n7b4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_n7b4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_n7b4:altsyncram1.q_b[31]
wren_a => altsyncram_n7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated|altsyncram_n7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian12
out_dest_data_out_0_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_dest_data_out_0_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.valid_out
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_0_0[1] => in_intel_reserved_ffwd_0_0[1].IN1
in_intel_reserved_ffwd_0_0[2] => in_intel_reserved_ffwd_0_0[2].IN1
in_intel_reserved_ffwd_0_0[3] => in_intel_reserved_ffwd_0_0[3].IN1
in_intel_reserved_ffwd_0_0[4] => in_intel_reserved_ffwd_0_0[4].IN1
in_intel_reserved_ffwd_0_0[5] => in_intel_reserved_ffwd_0_0[5].IN1
in_intel_reserved_ffwd_0_0[6] => in_intel_reserved_ffwd_0_0[6].IN1
in_intel_reserved_ffwd_0_0[7] => in_intel_reserved_ffwd_0_0[7].IN1
in_intel_reserved_ffwd_0_0[8] => in_intel_reserved_ffwd_0_0[8].IN1
in_intel_reserved_ffwd_0_0[9] => in_intel_reserved_ffwd_0_0[9].IN1
in_intel_reserved_ffwd_0_0[10] => in_intel_reserved_ffwd_0_0[10].IN1
in_intel_reserved_ffwd_0_0[11] => in_intel_reserved_ffwd_0_0[11].IN1
in_intel_reserved_ffwd_0_0[12] => in_intel_reserved_ffwd_0_0[12].IN1
in_intel_reserved_ffwd_0_0[13] => in_intel_reserved_ffwd_0_0[13].IN1
in_intel_reserved_ffwd_0_0[14] => in_intel_reserved_ffwd_0_0[14].IN1
in_intel_reserved_ffwd_0_0[15] => in_intel_reserved_ffwd_0_0[15].IN1
in_intel_reserved_ffwd_0_0[16] => in_intel_reserved_ffwd_0_0[16].IN1
in_intel_reserved_ffwd_0_0[17] => in_intel_reserved_ffwd_0_0[17].IN1
in_intel_reserved_ffwd_0_0[18] => in_intel_reserved_ffwd_0_0[18].IN1
in_intel_reserved_ffwd_0_0[19] => in_intel_reserved_ffwd_0_0[19].IN1
in_intel_reserved_ffwd_0_0[20] => in_intel_reserved_ffwd_0_0[20].IN1
in_intel_reserved_ffwd_0_0[21] => in_intel_reserved_ffwd_0_0[21].IN1
in_intel_reserved_ffwd_0_0[22] => in_intel_reserved_ffwd_0_0[22].IN1
in_intel_reserved_ffwd_0_0[23] => in_intel_reserved_ffwd_0_0[23].IN1
in_intel_reserved_ffwd_0_0[24] => in_intel_reserved_ffwd_0_0[24].IN1
in_intel_reserved_ffwd_0_0[25] => in_intel_reserved_ffwd_0_0[25].IN1
in_intel_reserved_ffwd_0_0[26] => in_intel_reserved_ffwd_0_0[26].IN1
in_intel_reserved_ffwd_0_0[27] => in_intel_reserved_ffwd_0_0[27].IN1
in_intel_reserved_ffwd_0_0[28] => in_intel_reserved_ffwd_0_0[28].IN1
in_intel_reserved_ffwd_0_0[29] => in_intel_reserved_ffwd_0_0[29].IN1
in_intel_reserved_ffwd_0_0[30] => in_intel_reserved_ffwd_0_0[30].IN1
in_intel_reserved_ffwd_0_0[31] => in_intel_reserved_ffwd_0_0[31].IN1
in_intel_reserved_ffwd_0_0[32] => in_intel_reserved_ffwd_0_0[32].IN1
in_intel_reserved_ffwd_0_0[33] => in_intel_reserved_ffwd_0_0[33].IN1
in_intel_reserved_ffwd_0_0[34] => in_intel_reserved_ffwd_0_0[34].IN1
in_intel_reserved_ffwd_0_0[35] => in_intel_reserved_ffwd_0_0[35].IN1
in_intel_reserved_ffwd_0_0[36] => in_intel_reserved_ffwd_0_0[36].IN1
in_intel_reserved_ffwd_0_0[37] => in_intel_reserved_ffwd_0_0[37].IN1
in_intel_reserved_ffwd_0_0[38] => in_intel_reserved_ffwd_0_0[38].IN1
in_intel_reserved_ffwd_0_0[39] => in_intel_reserved_ffwd_0_0[39].IN1
in_intel_reserved_ffwd_0_0[40] => in_intel_reserved_ffwd_0_0[40].IN1
in_intel_reserved_ffwd_0_0[41] => in_intel_reserved_ffwd_0_0[41].IN1
in_intel_reserved_ffwd_0_0[42] => in_intel_reserved_ffwd_0_0[42].IN1
in_intel_reserved_ffwd_0_0[43] => in_intel_reserved_ffwd_0_0[43].IN1
in_intel_reserved_ffwd_0_0[44] => in_intel_reserved_ffwd_0_0[44].IN1
in_intel_reserved_ffwd_0_0[45] => in_intel_reserved_ffwd_0_0[45].IN1
in_intel_reserved_ffwd_0_0[46] => in_intel_reserved_ffwd_0_0[46].IN1
in_intel_reserved_ffwd_0_0[47] => in_intel_reserved_ffwd_0_0[47].IN1
in_intel_reserved_ffwd_0_0[48] => in_intel_reserved_ffwd_0_0[48].IN1
in_intel_reserved_ffwd_0_0[49] => in_intel_reserved_ffwd_0_0[49].IN1
in_intel_reserved_ffwd_0_0[50] => in_intel_reserved_ffwd_0_0[50].IN1
in_intel_reserved_ffwd_0_0[51] => in_intel_reserved_ffwd_0_0[51].IN1
in_intel_reserved_ffwd_0_0[52] => in_intel_reserved_ffwd_0_0[52].IN1
in_intel_reserved_ffwd_0_0[53] => in_intel_reserved_ffwd_0_0[53].IN1
in_intel_reserved_ffwd_0_0[54] => in_intel_reserved_ffwd_0_0[54].IN1
in_intel_reserved_ffwd_0_0[55] => in_intel_reserved_ffwd_0_0[55].IN1
in_intel_reserved_ffwd_0_0[56] => in_intel_reserved_ffwd_0_0[56].IN1
in_intel_reserved_ffwd_0_0[57] => in_intel_reserved_ffwd_0_0[57].IN1
in_intel_reserved_ffwd_0_0[58] => in_intel_reserved_ffwd_0_0[58].IN1
in_intel_reserved_ffwd_0_0[59] => in_intel_reserved_ffwd_0_0[59].IN1
in_intel_reserved_ffwd_0_0[60] => in_intel_reserved_ffwd_0_0[60].IN1
in_intel_reserved_ffwd_0_0[61] => in_intel_reserved_ffwd_0_0[61].IN1
in_intel_reserved_ffwd_0_0[62] => in_intel_reserved_ffwd_0_0[62].IN1
in_intel_reserved_ffwd_0_0[63] => in_intel_reserved_ffwd_0_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian12|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian12|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32
out_lm53_gaussian_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_burstcount
out_o_readdata[0] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[1] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[2] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[3] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[4] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[5] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[6] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[7] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[8] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[9] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[10] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[11] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[12] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[13] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[14] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[15] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[16] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[17] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[18] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[19] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[20] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[21] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[22] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[23] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[24] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[25] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[26] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[27] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[28] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[29] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[30] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_readdata[31] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_data_out
out_o_valid[0] <= gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2.out_valid_out
out_lm53_gaussian_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_byteenable
out_lm53_gaussian_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_byteenable
out_lm53_gaussian_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_byteenable
out_lm53_gaussian_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_byteenable
out_lm53_gaussian_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_enable
out_lm53_gaussian_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_read
out_lm53_gaussian_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_write
out_lm53_gaussian_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
out_lm53_gaussian_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_lm53_gaussian1_flush_bitsignaltemp.IN1
in_lm53_gaussian_avm_readdata[0] => in_lm53_gaussian_avm_readdata[0].IN1
in_lm53_gaussian_avm_readdata[1] => in_lm53_gaussian_avm_readdata[1].IN1
in_lm53_gaussian_avm_readdata[2] => in_lm53_gaussian_avm_readdata[2].IN1
in_lm53_gaussian_avm_readdata[3] => in_lm53_gaussian_avm_readdata[3].IN1
in_lm53_gaussian_avm_readdata[4] => in_lm53_gaussian_avm_readdata[4].IN1
in_lm53_gaussian_avm_readdata[5] => in_lm53_gaussian_avm_readdata[5].IN1
in_lm53_gaussian_avm_readdata[6] => in_lm53_gaussian_avm_readdata[6].IN1
in_lm53_gaussian_avm_readdata[7] => in_lm53_gaussian_avm_readdata[7].IN1
in_lm53_gaussian_avm_readdata[8] => in_lm53_gaussian_avm_readdata[8].IN1
in_lm53_gaussian_avm_readdata[9] => in_lm53_gaussian_avm_readdata[9].IN1
in_lm53_gaussian_avm_readdata[10] => in_lm53_gaussian_avm_readdata[10].IN1
in_lm53_gaussian_avm_readdata[11] => in_lm53_gaussian_avm_readdata[11].IN1
in_lm53_gaussian_avm_readdata[12] => in_lm53_gaussian_avm_readdata[12].IN1
in_lm53_gaussian_avm_readdata[13] => in_lm53_gaussian_avm_readdata[13].IN1
in_lm53_gaussian_avm_readdata[14] => in_lm53_gaussian_avm_readdata[14].IN1
in_lm53_gaussian_avm_readdata[15] => in_lm53_gaussian_avm_readdata[15].IN1
in_lm53_gaussian_avm_readdata[16] => in_lm53_gaussian_avm_readdata[16].IN1
in_lm53_gaussian_avm_readdata[17] => in_lm53_gaussian_avm_readdata[17].IN1
in_lm53_gaussian_avm_readdata[18] => in_lm53_gaussian_avm_readdata[18].IN1
in_lm53_gaussian_avm_readdata[19] => in_lm53_gaussian_avm_readdata[19].IN1
in_lm53_gaussian_avm_readdata[20] => in_lm53_gaussian_avm_readdata[20].IN1
in_lm53_gaussian_avm_readdata[21] => in_lm53_gaussian_avm_readdata[21].IN1
in_lm53_gaussian_avm_readdata[22] => in_lm53_gaussian_avm_readdata[22].IN1
in_lm53_gaussian_avm_readdata[23] => in_lm53_gaussian_avm_readdata[23].IN1
in_lm53_gaussian_avm_readdata[24] => in_lm53_gaussian_avm_readdata[24].IN1
in_lm53_gaussian_avm_readdata[25] => in_lm53_gaussian_avm_readdata[25].IN1
in_lm53_gaussian_avm_readdata[26] => in_lm53_gaussian_avm_readdata[26].IN1
in_lm53_gaussian_avm_readdata[27] => in_lm53_gaussian_avm_readdata[27].IN1
in_lm53_gaussian_avm_readdata[28] => in_lm53_gaussian_avm_readdata[28].IN1
in_lm53_gaussian_avm_readdata[29] => in_lm53_gaussian_avm_readdata[29].IN1
in_lm53_gaussian_avm_readdata[30] => in_lm53_gaussian_avm_readdata[30].IN1
in_lm53_gaussian_avm_readdata[31] => in_lm53_gaussian_avm_readdata[31].IN1
in_lm53_gaussian_avm_readdatavalid[0] => i_llvm_fpga_mem_lm53_gaussian1_avm_readdatavalid_bitsignaltemp.IN1
in_lm53_gaussian_avm_waitrequest[0] => i_llvm_fpga_mem_lm53_gaussian1_avm_waitrequest_bitsignaltemp.IN1
in_lm53_gaussian_avm_writeack[0] => i_llvm_fpga_mem_lm53_gaussian1_avm_writeack_bitsignaltemp.IN1
out_lm53_gaussian_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
out_lm53_gaussian_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_lm53_gaussian1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_lm53_gaussian1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_lm53_gaussian1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|gaussian_readdata_reg_lm53_2:thereaddata_reg_lm53_gaussian2
out_data_out[0] <= readdata_reg_lm53_gaussian2_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_lm53_gaussian2_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_lm53_gaussian2_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_lm53_gaussian2_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_lm53_gaussian2_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_lm53_gaussian2_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_lm53_gaussian2_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_lm53_gaussian2_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_lm53_gaussian2_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_lm53_gaussian2_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_lm53_gaussian2_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_lm53_gaussian2_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_lm53_gaussian2_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_lm53_gaussian2_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_lm53_gaussian2_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_lm53_gaussian2_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_lm53_gaussian2_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_lm53_gaussian2_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_lm53_gaussian2_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_lm53_gaussian2_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_lm53_gaussian2_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_lm53_gaussian2_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_lm53_gaussian2_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_lm53_gaussian2_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_lm53_gaussian2_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_lm53_gaussian2_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_lm53_gaussian2_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_lm53_gaussian2_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_lm53_gaussian2_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_lm53_gaussian2_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_lm53_gaussian2_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_lm53_gaussian2_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_lm53_gaussian2_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_lm53_gaussian2_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_lm53_gaussian2_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_lm53_gaussian2_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_lm53_gaussian2_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_lm53_gaussian2_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_lm53_gaussian2_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_lm53_gaussian2_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_lm53_gaussian2_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_lm53_gaussian2_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_lm53_gaussian2_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_lm53_gaussian2_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_lm53_gaussian2_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_lm53_gaussian2_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_lm53_gaussian2_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_lm53_gaussian2_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_lm53_gaussian2_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_lm53_gaussian2_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_lm53_gaussian2_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_lm53_gaussian2_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_lm53_gaussian2_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_lm53_gaussian2_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_lm53_gaussian2_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_lm53_gaussian2_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_lm53_gaussian2_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_lm53_gaussian2_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_lm53_gaussian2_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_lm53_gaussian2_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_lm53_gaussian2_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_lm53_gaussian2_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_lm53_gaussian2_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_lm53_gaussian2_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_lm53_gaussian2_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_lm53_gaussian2_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_lm53_gaussian2_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_lm53_gaussian2_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_lm53_gaussian2_valid_reg_q[0].DATAIN
clock => readdata_reg_lm53_gaussian2_data_reg_q[0].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[1].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[2].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[3].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[4].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[5].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[6].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[7].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[8].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[9].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[10].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[11].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[12].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[13].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[14].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[15].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[16].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[17].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[18].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[19].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[20].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[21].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[22].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[23].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[24].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[25].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[26].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[27].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[28].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[29].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[30].CLK
clock => readdata_reg_lm53_gaussian2_data_reg_q[31].CLK
clock => readdata_reg_lm53_gaussian2_valid_reg_q[0].CLK
resetn => readdata_reg_lm53_gaussian2_data_reg_q[0].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[1].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[2].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[3].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[4].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[5].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[6].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[7].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[8].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[9].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[10].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[11].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[12].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[13].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[14].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[15].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[16].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[17].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[18].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[19].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[20].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[21].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[22].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[23].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[24].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[25].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[26].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[27].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[28].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[29].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[30].ACLR
resetn => readdata_reg_lm53_gaussian2_data_reg_q[31].ACLR
resetn => readdata_reg_lm53_gaussian2_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm53_0:thei_llvm_fpga_mem_lm53_gaussian32|lsu_top:thei_llvm_fpga_mem_lm53_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_c272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_c272:auto_generated.address_a[0]
address_a[1] => altera_syncram_c272:auto_generated.address_a[1]
address_a[2] => altera_syncram_c272:auto_generated.address_a[2]
address_a[3] => altera_syncram_c272:auto_generated.address_a[3]
address_a[4] => altera_syncram_c272:auto_generated.address_a[4]
address_a[5] => altera_syncram_c272:auto_generated.address_a[5]
address_b[0] => altera_syncram_c272:auto_generated.address_b[0]
address_b[1] => altera_syncram_c272:auto_generated.address_b[1]
address_b[2] => altera_syncram_c272:auto_generated.address_b[2]
address_b[3] => altera_syncram_c272:auto_generated.address_b[3]
address_b[4] => altera_syncram_c272:auto_generated.address_b[4]
address_b[5] => altera_syncram_c272:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_c272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_c272:auto_generated.clock0
clock1 => altera_syncram_c272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_c272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_c272:auto_generated.data_a[0]
data_a[1] => altera_syncram_c272:auto_generated.data_a[1]
data_a[2] => altera_syncram_c272:auto_generated.data_a[2]
data_a[3] => altera_syncram_c272:auto_generated.data_a[3]
data_a[4] => altera_syncram_c272:auto_generated.data_a[4]
data_a[5] => altera_syncram_c272:auto_generated.data_a[5]
data_a[6] => altera_syncram_c272:auto_generated.data_a[6]
data_a[7] => altera_syncram_c272:auto_generated.data_a[7]
data_a[8] => altera_syncram_c272:auto_generated.data_a[8]
data_a[9] => altera_syncram_c272:auto_generated.data_a[9]
data_a[10] => altera_syncram_c272:auto_generated.data_a[10]
data_a[11] => altera_syncram_c272:auto_generated.data_a[11]
data_a[12] => altera_syncram_c272:auto_generated.data_a[12]
data_a[13] => altera_syncram_c272:auto_generated.data_a[13]
data_a[14] => altera_syncram_c272:auto_generated.data_a[14]
data_a[15] => altera_syncram_c272:auto_generated.data_a[15]
data_a[16] => altera_syncram_c272:auto_generated.data_a[16]
data_a[17] => altera_syncram_c272:auto_generated.data_a[17]
data_a[18] => altera_syncram_c272:auto_generated.data_a[18]
data_a[19] => altera_syncram_c272:auto_generated.data_a[19]
data_a[20] => altera_syncram_c272:auto_generated.data_a[20]
data_a[21] => altera_syncram_c272:auto_generated.data_a[21]
data_a[22] => altera_syncram_c272:auto_generated.data_a[22]
data_a[23] => altera_syncram_c272:auto_generated.data_a[23]
data_a[24] => altera_syncram_c272:auto_generated.data_a[24]
data_a[25] => altera_syncram_c272:auto_generated.data_a[25]
data_a[26] => altera_syncram_c272:auto_generated.data_a[26]
data_a[27] => altera_syncram_c272:auto_generated.data_a[27]
data_a[28] => altera_syncram_c272:auto_generated.data_a[28]
data_a[29] => altera_syncram_c272:auto_generated.data_a[29]
data_a[30] => altera_syncram_c272:auto_generated.data_a[30]
data_a[31] => altera_syncram_c272:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_c272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_c272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_c272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_c272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_c272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_c272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_c272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_c272:auto_generated.q_b[7]
q_b[8] <= altera_syncram_c272:auto_generated.q_b[8]
q_b[9] <= altera_syncram_c272:auto_generated.q_b[9]
q_b[10] <= altera_syncram_c272:auto_generated.q_b[10]
q_b[11] <= altera_syncram_c272:auto_generated.q_b[11]
q_b[12] <= altera_syncram_c272:auto_generated.q_b[12]
q_b[13] <= altera_syncram_c272:auto_generated.q_b[13]
q_b[14] <= altera_syncram_c272:auto_generated.q_b[14]
q_b[15] <= altera_syncram_c272:auto_generated.q_b[15]
q_b[16] <= altera_syncram_c272:auto_generated.q_b[16]
q_b[17] <= altera_syncram_c272:auto_generated.q_b[17]
q_b[18] <= altera_syncram_c272:auto_generated.q_b[18]
q_b[19] <= altera_syncram_c272:auto_generated.q_b[19]
q_b[20] <= altera_syncram_c272:auto_generated.q_b[20]
q_b[21] <= altera_syncram_c272:auto_generated.q_b[21]
q_b[22] <= altera_syncram_c272:auto_generated.q_b[22]
q_b[23] <= altera_syncram_c272:auto_generated.q_b[23]
q_b[24] <= altera_syncram_c272:auto_generated.q_b[24]
q_b[25] <= altera_syncram_c272:auto_generated.q_b[25]
q_b[26] <= altera_syncram_c272:auto_generated.q_b[26]
q_b[27] <= altera_syncram_c272:auto_generated.q_b[27]
q_b[28] <= altera_syncram_c272:auto_generated.q_b[28]
q_b[29] <= altera_syncram_c272:auto_generated.q_b[29]
q_b[30] <= altera_syncram_c272:auto_generated.q_b[30]
q_b[31] <= altera_syncram_c272:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_c272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated
aclr1 => altsyncram_n7b4:altsyncram1.aclr1
address_a[0] => altsyncram_n7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_n7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_n7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_n7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_n7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_n7b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_n7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_n7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_n7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_n7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_n7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_n7b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_n7b4:altsyncram1.addressstall_b
clock0 => altsyncram_n7b4:altsyncram1.clock0
clock1 => altsyncram_n7b4:altsyncram1.clock1
clocken1 => altsyncram_n7b4:altsyncram1.clocken1
data_a[0] => altsyncram_n7b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_n7b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_n7b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_n7b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_n7b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_n7b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_n7b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_n7b4:altsyncram1.data_a[7]
data_a[8] => altsyncram_n7b4:altsyncram1.data_a[8]
data_a[9] => altsyncram_n7b4:altsyncram1.data_a[9]
data_a[10] => altsyncram_n7b4:altsyncram1.data_a[10]
data_a[11] => altsyncram_n7b4:altsyncram1.data_a[11]
data_a[12] => altsyncram_n7b4:altsyncram1.data_a[12]
data_a[13] => altsyncram_n7b4:altsyncram1.data_a[13]
data_a[14] => altsyncram_n7b4:altsyncram1.data_a[14]
data_a[15] => altsyncram_n7b4:altsyncram1.data_a[15]
data_a[16] => altsyncram_n7b4:altsyncram1.data_a[16]
data_a[17] => altsyncram_n7b4:altsyncram1.data_a[17]
data_a[18] => altsyncram_n7b4:altsyncram1.data_a[18]
data_a[19] => altsyncram_n7b4:altsyncram1.data_a[19]
data_a[20] => altsyncram_n7b4:altsyncram1.data_a[20]
data_a[21] => altsyncram_n7b4:altsyncram1.data_a[21]
data_a[22] => altsyncram_n7b4:altsyncram1.data_a[22]
data_a[23] => altsyncram_n7b4:altsyncram1.data_a[23]
data_a[24] => altsyncram_n7b4:altsyncram1.data_a[24]
data_a[25] => altsyncram_n7b4:altsyncram1.data_a[25]
data_a[26] => altsyncram_n7b4:altsyncram1.data_a[26]
data_a[27] => altsyncram_n7b4:altsyncram1.data_a[27]
data_a[28] => altsyncram_n7b4:altsyncram1.data_a[28]
data_a[29] => altsyncram_n7b4:altsyncram1.data_a[29]
data_a[30] => altsyncram_n7b4:altsyncram1.data_a[30]
data_a[31] => altsyncram_n7b4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_n7b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_n7b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_n7b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_n7b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_n7b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_n7b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_n7b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_n7b4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_n7b4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_n7b4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_n7b4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_n7b4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_n7b4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_n7b4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_n7b4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_n7b4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_n7b4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_n7b4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_n7b4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_n7b4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_n7b4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_n7b4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_n7b4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_n7b4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_n7b4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_n7b4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_n7b4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_n7b4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_n7b4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_n7b4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_n7b4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_n7b4:altsyncram1.q_b[31]
wren_a => altsyncram_n7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated|altsyncram_n7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16
out_data_out[0] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[6] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[7] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[8] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[9] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[10] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[11] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[12] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[13] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[14] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[15] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[16] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[17] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[18] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[19] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[20] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[21] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[22] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[23] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[24] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[25] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[26] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[27] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[28] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[29] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[30] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_data_out[31] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg.out_valid_out
in_feedback_stall_in_18[0] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_18[0] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[1] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[2] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[3] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[4] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[5] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[6] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[7] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[8] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[9] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[10] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[11] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[12] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[13] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[14] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[15] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[16] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[17] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[18] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[19] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[20] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[21] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[22] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[23] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[24] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[25] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[26] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[27] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[28] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[29] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[30] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_out_18[31] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_out
out_feedback_valid_out_18[0] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_in[1] => fifo_data_in[1].IN1
data_in[2] => fifo_data_in[2].IN1
data_in[3] => fifo_data_in[3].IN1
data_in[4] => fifo_data_in[4].IN1
data_in[5] => fifo_data_in[5].IN1
data_in[6] => fifo_data_in[6].IN1
data_in[7] => fifo_data_in[7].IN1
data_in[8] => fifo_data_in[8].IN1
data_in[9] => fifo_data_in[9].IN1
data_in[10] => fifo_data_in[10].IN1
data_in[11] => fifo_data_in[11].IN1
data_in[12] => fifo_data_in[12].IN1
data_in[13] => fifo_data_in[13].IN1
data_in[14] => fifo_data_in[14].IN1
data_in[15] => fifo_data_in[15].IN1
data_in[16] => fifo_data_in[16].IN1
data_in[17] => fifo_data_in[17].IN1
data_in[18] => fifo_data_in[18].IN1
data_in[19] => fifo_data_in[19].IN1
data_in[20] => fifo_data_in[20].IN1
data_in[21] => fifo_data_in[21].IN1
data_in[22] => fifo_data_in[22].IN1
data_in[23] => fifo_data_in[23].IN1
data_in[24] => fifo_data_in[24].IN1
data_in[25] => fifo_data_in[25].IN1
data_in[26] => fifo_data_in[26].IN1
data_in[27] => fifo_data_in[27].IN1
data_in[28] => fifo_data_in[28].IN1
data_in[29] => fifo_data_in[29].IN1
data_in[30] => fifo_data_in[30].IN1
data_in[31] => fifo_data_in[31].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_ll_ram_fifo:fifo.data_out
data_out[1] <= acl_ll_ram_fifo:fifo.data_out
data_out[2] <= acl_ll_ram_fifo:fifo.data_out
data_out[3] <= acl_ll_ram_fifo:fifo.data_out
data_out[4] <= acl_ll_ram_fifo:fifo.data_out
data_out[5] <= acl_ll_ram_fifo:fifo.data_out
data_out[6] <= acl_ll_ram_fifo:fifo.data_out
data_out[7] <= acl_ll_ram_fifo:fifo.data_out
data_out[8] <= acl_ll_ram_fifo:fifo.data_out
data_out[9] <= acl_ll_ram_fifo:fifo.data_out
data_out[10] <= acl_ll_ram_fifo:fifo.data_out
data_out[11] <= acl_ll_ram_fifo:fifo.data_out
data_out[12] <= acl_ll_ram_fifo:fifo.data_out
data_out[13] <= acl_ll_ram_fifo:fifo.data_out
data_out[14] <= acl_ll_ram_fifo:fifo.data_out
data_out[15] <= acl_ll_ram_fifo:fifo.data_out
data_out[16] <= acl_ll_ram_fifo:fifo.data_out
data_out[17] <= acl_ll_ram_fifo:fifo.data_out
data_out[18] <= acl_ll_ram_fifo:fifo.data_out
data_out[19] <= acl_ll_ram_fifo:fifo.data_out
data_out[20] <= acl_ll_ram_fifo:fifo.data_out
data_out[21] <= acl_ll_ram_fifo:fifo.data_out
data_out[22] <= acl_ll_ram_fifo:fifo.data_out
data_out[23] <= acl_ll_ram_fifo:fifo.data_out
data_out[24] <= acl_ll_ram_fifo:fifo.data_out
data_out[25] <= acl_ll_ram_fifo:fifo.data_out
data_out[26] <= acl_ll_ram_fifo:fifo.data_out
data_out[27] <= acl_ll_ram_fifo:fifo.data_out
data_out[28] <= acl_ll_ram_fifo:fifo.data_out
data_out[29] <= acl_ll_ram_fifo:fifo.data_out
data_out[30] <= acl_ll_ram_fifo:fifo.data_out
data_out[31] <= acl_ll_ram_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_ll_ram_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_ll_ram_fifo:fifo.stall_out
ecc_err_status[0] <= acl_ll_ram_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_ll_ram_fifo:fifo.ecc_err_status
empty <= acl_ll_ram_fifo:fifo.empty
full <= acl_ll_ram_fifo:fifo.full
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo
clock => clock.IN4
resetn => resetn.IN1
data_in[0] => ll_data_in[0].IN2
data_in[1] => ll_data_in[1].IN2
data_in[2] => ll_data_in[2].IN2
data_in[3] => ll_data_in[3].IN2
data_in[4] => ll_data_in[4].IN2
data_in[5] => ll_data_in[5].IN2
data_in[6] => ll_data_in[6].IN2
data_in[7] => ll_data_in[7].IN2
data_in[8] => ll_data_in[8].IN2
data_in[9] => ll_data_in[9].IN2
data_in[10] => ll_data_in[10].IN2
data_in[11] => ll_data_in[11].IN2
data_in[12] => ll_data_in[12].IN2
data_in[13] => ll_data_in[13].IN2
data_in[14] => ll_data_in[14].IN2
data_in[15] => ll_data_in[15].IN2
data_in[16] => ll_data_in[16].IN2
data_in[17] => ll_data_in[17].IN2
data_in[18] => ll_data_in[18].IN2
data_in[19] => ll_data_in[19].IN2
data_in[20] => ll_data_in[20].IN2
data_in[21] => ll_data_in[21].IN2
data_in[22] => ll_data_in[22].IN2
data_in[23] => ll_data_in[23].IN2
data_in[24] => ll_data_in[24].IN2
data_in[25] => ll_data_in[25].IN2
data_in[26] => ll_data_in[26].IN2
data_in[27] => ll_data_in[27].IN2
data_in[28] => ll_data_in[28].IN2
data_in[29] => ll_data_in[29].IN2
data_in[30] => ll_data_in[30].IN2
data_in[31] => ll_data_in[31].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_in => sel_valid_in.IN1
valid_out <= acl_data_fifo:sel_fifo.valid_out
stall_in => sel_stall_in.IN1
stall_out <= acl_data_fifo:sel_fifo.stall_out
empty <= acl_data_fifo:sel_fifo.empty
full <= acl_data_fifo:sel_fifo.full
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_g572:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_g572:auto_generated.address_a[0]
address_a[1] => altera_syncram_g572:auto_generated.address_a[1]
address_a[2] => altera_syncram_g572:auto_generated.address_a[2]
address_a[3] => altera_syncram_g572:auto_generated.address_a[3]
address_a[4] => altera_syncram_g572:auto_generated.address_a[4]
address_a[5] => altera_syncram_g572:auto_generated.address_a[5]
address_a[6] => altera_syncram_g572:auto_generated.address_a[6]
address_b[0] => altera_syncram_g572:auto_generated.address_b[0]
address_b[1] => altera_syncram_g572:auto_generated.address_b[1]
address_b[2] => altera_syncram_g572:auto_generated.address_b[2]
address_b[3] => altera_syncram_g572:auto_generated.address_b[3]
address_b[4] => altera_syncram_g572:auto_generated.address_b[4]
address_b[5] => altera_syncram_g572:auto_generated.address_b[5]
address_b[6] => altera_syncram_g572:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_g572:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_g572:auto_generated.clock0
clock1 => altera_syncram_g572:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_g572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_g572:auto_generated.data_a[0]
data_a[1] => altera_syncram_g572:auto_generated.data_a[1]
data_a[2] => altera_syncram_g572:auto_generated.data_a[2]
data_a[3] => altera_syncram_g572:auto_generated.data_a[3]
data_a[4] => altera_syncram_g572:auto_generated.data_a[4]
data_a[5] => altera_syncram_g572:auto_generated.data_a[5]
data_a[6] => altera_syncram_g572:auto_generated.data_a[6]
data_a[7] => altera_syncram_g572:auto_generated.data_a[7]
data_a[8] => altera_syncram_g572:auto_generated.data_a[8]
data_a[9] => altera_syncram_g572:auto_generated.data_a[9]
data_a[10] => altera_syncram_g572:auto_generated.data_a[10]
data_a[11] => altera_syncram_g572:auto_generated.data_a[11]
data_a[12] => altera_syncram_g572:auto_generated.data_a[12]
data_a[13] => altera_syncram_g572:auto_generated.data_a[13]
data_a[14] => altera_syncram_g572:auto_generated.data_a[14]
data_a[15] => altera_syncram_g572:auto_generated.data_a[15]
data_a[16] => altera_syncram_g572:auto_generated.data_a[16]
data_a[17] => altera_syncram_g572:auto_generated.data_a[17]
data_a[18] => altera_syncram_g572:auto_generated.data_a[18]
data_a[19] => altera_syncram_g572:auto_generated.data_a[19]
data_a[20] => altera_syncram_g572:auto_generated.data_a[20]
data_a[21] => altera_syncram_g572:auto_generated.data_a[21]
data_a[22] => altera_syncram_g572:auto_generated.data_a[22]
data_a[23] => altera_syncram_g572:auto_generated.data_a[23]
data_a[24] => altera_syncram_g572:auto_generated.data_a[24]
data_a[25] => altera_syncram_g572:auto_generated.data_a[25]
data_a[26] => altera_syncram_g572:auto_generated.data_a[26]
data_a[27] => altera_syncram_g572:auto_generated.data_a[27]
data_a[28] => altera_syncram_g572:auto_generated.data_a[28]
data_a[29] => altera_syncram_g572:auto_generated.data_a[29]
data_a[30] => altera_syncram_g572:auto_generated.data_a[30]
data_a[31] => altera_syncram_g572:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_g572:auto_generated.q_b[0]
q_b[1] <= altera_syncram_g572:auto_generated.q_b[1]
q_b[2] <= altera_syncram_g572:auto_generated.q_b[2]
q_b[3] <= altera_syncram_g572:auto_generated.q_b[3]
q_b[4] <= altera_syncram_g572:auto_generated.q_b[4]
q_b[5] <= altera_syncram_g572:auto_generated.q_b[5]
q_b[6] <= altera_syncram_g572:auto_generated.q_b[6]
q_b[7] <= altera_syncram_g572:auto_generated.q_b[7]
q_b[8] <= altera_syncram_g572:auto_generated.q_b[8]
q_b[9] <= altera_syncram_g572:auto_generated.q_b[9]
q_b[10] <= altera_syncram_g572:auto_generated.q_b[10]
q_b[11] <= altera_syncram_g572:auto_generated.q_b[11]
q_b[12] <= altera_syncram_g572:auto_generated.q_b[12]
q_b[13] <= altera_syncram_g572:auto_generated.q_b[13]
q_b[14] <= altera_syncram_g572:auto_generated.q_b[14]
q_b[15] <= altera_syncram_g572:auto_generated.q_b[15]
q_b[16] <= altera_syncram_g572:auto_generated.q_b[16]
q_b[17] <= altera_syncram_g572:auto_generated.q_b[17]
q_b[18] <= altera_syncram_g572:auto_generated.q_b[18]
q_b[19] <= altera_syncram_g572:auto_generated.q_b[19]
q_b[20] <= altera_syncram_g572:auto_generated.q_b[20]
q_b[21] <= altera_syncram_g572:auto_generated.q_b[21]
q_b[22] <= altera_syncram_g572:auto_generated.q_b[22]
q_b[23] <= altera_syncram_g572:auto_generated.q_b[23]
q_b[24] <= altera_syncram_g572:auto_generated.q_b[24]
q_b[25] <= altera_syncram_g572:auto_generated.q_b[25]
q_b[26] <= altera_syncram_g572:auto_generated.q_b[26]
q_b[27] <= altera_syncram_g572:auto_generated.q_b[27]
q_b[28] <= altera_syncram_g572:auto_generated.q_b[28]
q_b[29] <= altera_syncram_g572:auto_generated.q_b[29]
q_b[30] <= altera_syncram_g572:auto_generated.q_b[30]
q_b[31] <= altera_syncram_g572:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_g572:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated
aclr1 => altsyncram_rab4:altsyncram1.aclr1
address_a[0] => altsyncram_rab4:altsyncram1.address_a[0]
address_a[1] => altsyncram_rab4:altsyncram1.address_a[1]
address_a[2] => altsyncram_rab4:altsyncram1.address_a[2]
address_a[3] => altsyncram_rab4:altsyncram1.address_a[3]
address_a[4] => altsyncram_rab4:altsyncram1.address_a[4]
address_a[5] => altsyncram_rab4:altsyncram1.address_a[5]
address_a[6] => altsyncram_rab4:altsyncram1.address_a[6]
address_b[0] => altsyncram_rab4:altsyncram1.address_b[0]
address_b[1] => altsyncram_rab4:altsyncram1.address_b[1]
address_b[2] => altsyncram_rab4:altsyncram1.address_b[2]
address_b[3] => altsyncram_rab4:altsyncram1.address_b[3]
address_b[4] => altsyncram_rab4:altsyncram1.address_b[4]
address_b[5] => altsyncram_rab4:altsyncram1.address_b[5]
address_b[6] => altsyncram_rab4:altsyncram1.address_b[6]
addressstall_b => altsyncram_rab4:altsyncram1.addressstall_b
clock0 => altsyncram_rab4:altsyncram1.clock0
clock1 => altsyncram_rab4:altsyncram1.clock1
clocken1 => altsyncram_rab4:altsyncram1.clocken1
data_a[0] => altsyncram_rab4:altsyncram1.data_a[0]
data_a[1] => altsyncram_rab4:altsyncram1.data_a[1]
data_a[2] => altsyncram_rab4:altsyncram1.data_a[2]
data_a[3] => altsyncram_rab4:altsyncram1.data_a[3]
data_a[4] => altsyncram_rab4:altsyncram1.data_a[4]
data_a[5] => altsyncram_rab4:altsyncram1.data_a[5]
data_a[6] => altsyncram_rab4:altsyncram1.data_a[6]
data_a[7] => altsyncram_rab4:altsyncram1.data_a[7]
data_a[8] => altsyncram_rab4:altsyncram1.data_a[8]
data_a[9] => altsyncram_rab4:altsyncram1.data_a[9]
data_a[10] => altsyncram_rab4:altsyncram1.data_a[10]
data_a[11] => altsyncram_rab4:altsyncram1.data_a[11]
data_a[12] => altsyncram_rab4:altsyncram1.data_a[12]
data_a[13] => altsyncram_rab4:altsyncram1.data_a[13]
data_a[14] => altsyncram_rab4:altsyncram1.data_a[14]
data_a[15] => altsyncram_rab4:altsyncram1.data_a[15]
data_a[16] => altsyncram_rab4:altsyncram1.data_a[16]
data_a[17] => altsyncram_rab4:altsyncram1.data_a[17]
data_a[18] => altsyncram_rab4:altsyncram1.data_a[18]
data_a[19] => altsyncram_rab4:altsyncram1.data_a[19]
data_a[20] => altsyncram_rab4:altsyncram1.data_a[20]
data_a[21] => altsyncram_rab4:altsyncram1.data_a[21]
data_a[22] => altsyncram_rab4:altsyncram1.data_a[22]
data_a[23] => altsyncram_rab4:altsyncram1.data_a[23]
data_a[24] => altsyncram_rab4:altsyncram1.data_a[24]
data_a[25] => altsyncram_rab4:altsyncram1.data_a[25]
data_a[26] => altsyncram_rab4:altsyncram1.data_a[26]
data_a[27] => altsyncram_rab4:altsyncram1.data_a[27]
data_a[28] => altsyncram_rab4:altsyncram1.data_a[28]
data_a[29] => altsyncram_rab4:altsyncram1.data_a[29]
data_a[30] => altsyncram_rab4:altsyncram1.data_a[30]
data_a[31] => altsyncram_rab4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_rab4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_rab4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_rab4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_rab4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_rab4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_rab4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_rab4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_rab4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_rab4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_rab4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_rab4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_rab4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_rab4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_rab4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_rab4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_rab4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_rab4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_rab4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_rab4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_rab4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_rab4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_rab4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_rab4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_rab4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_rab4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_rab4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_rab4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_rab4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_rab4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_rab4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_rab4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_rab4:altsyncram1.q_b[31]
wren_a => altsyncram_rab4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated|altsyncram_rab4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
data_out[8] <= acl_ll_fifo:fifo.data_out
data_out[9] <= acl_ll_fifo:fifo.data_out
data_out[10] <= acl_ll_fifo:fifo.data_out
data_out[11] <= acl_ll_fifo:fifo.data_out
data_out[12] <= acl_ll_fifo:fifo.data_out
data_out[13] <= acl_ll_fifo:fifo.data_out
data_out[14] <= acl_ll_fifo:fifo.data_out
data_out[15] <= acl_ll_fifo:fifo.data_out
data_out[16] <= acl_ll_fifo:fifo.data_out
data_out[17] <= acl_ll_fifo:fifo.data_out
data_out[18] <= acl_ll_fifo:fifo.data_out
data_out[19] <= acl_ll_fifo:fifo.data_out
data_out[20] <= acl_ll_fifo:fifo.data_out
data_out[21] <= acl_ll_fifo:fifo.data_out
data_out[22] <= acl_ll_fifo:fifo.data_out
data_out[23] <= acl_ll_fifo:fifo.data_out
data_out[24] <= acl_ll_fifo:fifo.data_out
data_out[25] <= acl_ll_fifo:fifo.data_out
data_out[26] <= acl_ll_fifo:fifo.data_out
data_out[27] <= acl_ll_fifo:fifo.data_out
data_out[28] <= acl_ll_fifo:fifo.data_out
data_out[29] <= acl_ll_fifo:fifo.data_out
data_out[30] <= acl_ll_fifo:fifo.data_out
data_out[31] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
data_in[3] => data.DATAB
data_in[3] => data.DATAA
data_in[4] => data.DATAB
data_in[4] => data.DATAA
data_in[5] => data.DATAB
data_in[5] => data.DATAA
data_in[6] => data.DATAB
data_in[6] => data.DATAA
data_in[7] => data.DATAB
data_in[7] => data.DATAA
data_in[8] => data.DATAB
data_in[8] => data.DATAA
data_in[9] => data.DATAB
data_in[9] => data.DATAA
data_in[10] => data.DATAB
data_in[10] => data.DATAA
data_in[11] => data.DATAB
data_in[11] => data.DATAA
data_in[12] => data.DATAB
data_in[12] => data.DATAA
data_in[13] => data.DATAB
data_in[13] => data.DATAA
data_in[14] => data.DATAB
data_in[14] => data.DATAA
data_in[15] => data.DATAB
data_in[15] => data.DATAA
data_in[16] => data.DATAB
data_in[16] => data.DATAA
data_in[17] => data.DATAB
data_in[17] => data.DATAA
data_in[18] => data.DATAB
data_in[18] => data.DATAA
data_in[19] => data.DATAB
data_in[19] => data.DATAA
data_in[20] => data.DATAB
data_in[20] => data.DATAA
data_in[21] => data.DATAB
data_in[21] => data.DATAA
data_in[22] => data.DATAB
data_in[22] => data.DATAA
data_in[23] => data.DATAB
data_in[23] => data.DATAA
data_in[24] => data.DATAB
data_in[24] => data.DATAA
data_in[25] => data.DATAB
data_in[25] => data.DATAA
data_in[26] => data.DATAB
data_in[26] => data.DATAA
data_in[27] => data.DATAB
data_in[27] => data.DATAA
data_in[28] => data.DATAB
data_in[28] => data.DATAA
data_in[29] => data.DATAB
data_in[29] => data.DATAA
data_in[30] => data.DATAB
data_in[30] => data.DATAA
data_in[31] => data.DATAB
data_in[31] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[0][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[0][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data[0][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data[0][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data[0][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data[0][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data[0][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data[0][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data[0][16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data[0][17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data[0][18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data[0][19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data[0][20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data[0][21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data[0][22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data[0][23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data[0][24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data[0][25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data[0][26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data[0][27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data[0][28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data[0][29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data[0][30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data[0][31].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
read => data_new[6].IN1
read => data_new[7].IN1
read => data_new[8].IN1
read => data_new[9].IN1
read => data_new[10].IN1
read => data_new[11].IN1
read => data_new[12].IN1
read => data_new[13].IN1
read => data_new[14].IN1
read => data_new[15].IN1
read => data_new[16].IN1
read => data_new[17].IN1
read => data_new[18].IN1
read => data_new[19].IN1
read => data_new[20].IN1
read => data_new[21].IN1
read => data_new[22].IN1
read => data_new[23].IN1
read => data_new[24].IN1
read => data_new[25].IN1
read => data_new[26].IN1
read => data_new[27].IN1
read => data_new[28].IN1
read => data_new[29].IN1
read => data_new[30].IN1
read => data_new[31].IN1
read => data_new[32].IN1
read => data_new[33].IN1
read => data_new[34].IN1
read => data_new[35].IN1
read => data_new[36].IN1
read => data_new[37].IN1
read => data_new[38].IN1
read => data_new[39].IN1
read => data_new[40].IN1
read => data_new[41].IN1
read => data_new[42].IN1
read => data_new[43].IN1
read => data_new[44].IN1
read => data_new[45].IN1
read => data_new[46].IN1
read => data_new[47].IN1
read => data_new[48].IN1
read => data_new[49].IN1
read => data_new[50].IN1
read => data_new[51].IN1
read => data_new[52].IN1
read => data_new[53].IN1
read => data_new[54].IN1
read => data_new[55].IN1
read => data_new[56].IN1
read => data_new[57].IN1
read => data_new[58].IN1
read => data_new[59].IN1
read => data_new[60].IN1
read => data_new[61].IN1
read => data_new[62].IN1
read => data_new[63].IN1
read => data_new[64].IN1
read => data_new[65].IN1
read => data_new[66].IN1
read => data_new[67].IN1
read => data_new[68].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|acl_push:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_0:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|gaussian_i_llvm_fpga_push_i32_mul_add1645_push18_16_reg:thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg
out_data_out[0] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_0:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[6] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[7] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[8] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[9] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[10] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[11] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[12] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[13] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[14] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[15] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[16] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[17] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[18] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[19] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[20] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[21] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[22] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[23] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[24] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[25] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[26] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[27] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[28] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[29] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[30] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_data_out[31] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg.out_valid_out
in_feedback_in_18[0] => in_feedback_in_18[0].IN1
in_feedback_in_18[1] => in_feedback_in_18[1].IN1
in_feedback_in_18[2] => in_feedback_in_18[2].IN1
in_feedback_in_18[3] => in_feedback_in_18[3].IN1
in_feedback_in_18[4] => in_feedback_in_18[4].IN1
in_feedback_in_18[5] => in_feedback_in_18[5].IN1
in_feedback_in_18[6] => in_feedback_in_18[6].IN1
in_feedback_in_18[7] => in_feedback_in_18[7].IN1
in_feedback_in_18[8] => in_feedback_in_18[8].IN1
in_feedback_in_18[9] => in_feedback_in_18[9].IN1
in_feedback_in_18[10] => in_feedback_in_18[10].IN1
in_feedback_in_18[11] => in_feedback_in_18[11].IN1
in_feedback_in_18[12] => in_feedback_in_18[12].IN1
in_feedback_in_18[13] => in_feedback_in_18[13].IN1
in_feedback_in_18[14] => in_feedback_in_18[14].IN1
in_feedback_in_18[15] => in_feedback_in_18[15].IN1
in_feedback_in_18[16] => in_feedback_in_18[16].IN1
in_feedback_in_18[17] => in_feedback_in_18[17].IN1
in_feedback_in_18[18] => in_feedback_in_18[18].IN1
in_feedback_in_18[19] => in_feedback_in_18[19].IN1
in_feedback_in_18[20] => in_feedback_in_18[20].IN1
in_feedback_in_18[21] => in_feedback_in_18[21].IN1
in_feedback_in_18[22] => in_feedback_in_18[22].IN1
in_feedback_in_18[23] => in_feedback_in_18[23].IN1
in_feedback_in_18[24] => in_feedback_in_18[24].IN1
in_feedback_in_18[25] => in_feedback_in_18[25].IN1
in_feedback_in_18[26] => in_feedback_in_18[26].IN1
in_feedback_in_18[27] => in_feedback_in_18[27].IN1
in_feedback_in_18[28] => in_feedback_in_18[28].IN1
in_feedback_in_18[29] => in_feedback_in_18[29].IN1
in_feedback_in_18[30] => in_feedback_in_18[30].IN1
in_feedback_in_18[31] => in_feedback_in_18[31].IN1
in_feedback_valid_in_18[0] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_18[0] <= acl_pop:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_0:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15|acl_pop:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_0:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15|acl_pop:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_0:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15|gaussian_i_llvm_fpga_pop_i32_mul_add1645_pop18_15_reg:thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg
out_data_out[0] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38
out_data_out[0] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[6] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[7] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[8] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[9] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[10] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[11] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[12] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[13] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[14] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[15] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[16] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[17] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[18] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[19] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[20] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[21] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[22] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[23] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[24] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[25] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[26] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[27] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[28] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[29] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[30] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_data_out[31] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg.out_valid_out
in_feedback_stall_in_13[0] => i_llvm_fpga_push_i32_k_044_push13_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_13[0] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[1] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[2] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[3] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[4] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[5] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[6] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[7] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[8] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[9] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[10] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[11] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[12] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[13] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[14] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[15] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[16] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[17] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[18] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[19] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[20] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[21] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[22] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[23] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[24] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[25] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[26] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[27] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[28] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[29] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[30] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_out_13[31] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_out
out_feedback_valid_out_13[0] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_k_044_push13_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_k_044_push13_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_in[1] => fifo_data_in[1].IN1
data_in[2] => fifo_data_in[2].IN1
data_in[3] => fifo_data_in[3].IN1
data_in[4] => fifo_data_in[4].IN1
data_in[5] => fifo_data_in[5].IN1
data_in[6] => fifo_data_in[6].IN1
data_in[7] => fifo_data_in[7].IN1
data_in[8] => fifo_data_in[8].IN1
data_in[9] => fifo_data_in[9].IN1
data_in[10] => fifo_data_in[10].IN1
data_in[11] => fifo_data_in[11].IN1
data_in[12] => fifo_data_in[12].IN1
data_in[13] => fifo_data_in[13].IN1
data_in[14] => fifo_data_in[14].IN1
data_in[15] => fifo_data_in[15].IN1
data_in[16] => fifo_data_in[16].IN1
data_in[17] => fifo_data_in[17].IN1
data_in[18] => fifo_data_in[18].IN1
data_in[19] => fifo_data_in[19].IN1
data_in[20] => fifo_data_in[20].IN1
data_in[21] => fifo_data_in[21].IN1
data_in[22] => fifo_data_in[22].IN1
data_in[23] => fifo_data_in[23].IN1
data_in[24] => fifo_data_in[24].IN1
data_in[25] => fifo_data_in[25].IN1
data_in[26] => fifo_data_in[26].IN1
data_in[27] => fifo_data_in[27].IN1
data_in[28] => fifo_data_in[28].IN1
data_in[29] => fifo_data_in[29].IN1
data_in[30] => fifo_data_in[30].IN1
data_in[31] => fifo_data_in[31].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_ll_ram_fifo:fifo.data_out
data_out[1] <= acl_ll_ram_fifo:fifo.data_out
data_out[2] <= acl_ll_ram_fifo:fifo.data_out
data_out[3] <= acl_ll_ram_fifo:fifo.data_out
data_out[4] <= acl_ll_ram_fifo:fifo.data_out
data_out[5] <= acl_ll_ram_fifo:fifo.data_out
data_out[6] <= acl_ll_ram_fifo:fifo.data_out
data_out[7] <= acl_ll_ram_fifo:fifo.data_out
data_out[8] <= acl_ll_ram_fifo:fifo.data_out
data_out[9] <= acl_ll_ram_fifo:fifo.data_out
data_out[10] <= acl_ll_ram_fifo:fifo.data_out
data_out[11] <= acl_ll_ram_fifo:fifo.data_out
data_out[12] <= acl_ll_ram_fifo:fifo.data_out
data_out[13] <= acl_ll_ram_fifo:fifo.data_out
data_out[14] <= acl_ll_ram_fifo:fifo.data_out
data_out[15] <= acl_ll_ram_fifo:fifo.data_out
data_out[16] <= acl_ll_ram_fifo:fifo.data_out
data_out[17] <= acl_ll_ram_fifo:fifo.data_out
data_out[18] <= acl_ll_ram_fifo:fifo.data_out
data_out[19] <= acl_ll_ram_fifo:fifo.data_out
data_out[20] <= acl_ll_ram_fifo:fifo.data_out
data_out[21] <= acl_ll_ram_fifo:fifo.data_out
data_out[22] <= acl_ll_ram_fifo:fifo.data_out
data_out[23] <= acl_ll_ram_fifo:fifo.data_out
data_out[24] <= acl_ll_ram_fifo:fifo.data_out
data_out[25] <= acl_ll_ram_fifo:fifo.data_out
data_out[26] <= acl_ll_ram_fifo:fifo.data_out
data_out[27] <= acl_ll_ram_fifo:fifo.data_out
data_out[28] <= acl_ll_ram_fifo:fifo.data_out
data_out[29] <= acl_ll_ram_fifo:fifo.data_out
data_out[30] <= acl_ll_ram_fifo:fifo.data_out
data_out[31] <= acl_ll_ram_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_ll_ram_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_ll_ram_fifo:fifo.stall_out
ecc_err_status[0] <= acl_ll_ram_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_ll_ram_fifo:fifo.ecc_err_status
empty <= acl_ll_ram_fifo:fifo.empty
full <= acl_ll_ram_fifo:fifo.full
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo
clock => clock.IN4
resetn => resetn.IN1
data_in[0] => ll_data_in[0].IN2
data_in[1] => ll_data_in[1].IN2
data_in[2] => ll_data_in[2].IN2
data_in[3] => ll_data_in[3].IN2
data_in[4] => ll_data_in[4].IN2
data_in[5] => ll_data_in[5].IN2
data_in[6] => ll_data_in[6].IN2
data_in[7] => ll_data_in[7].IN2
data_in[8] => ll_data_in[8].IN2
data_in[9] => ll_data_in[9].IN2
data_in[10] => ll_data_in[10].IN2
data_in[11] => ll_data_in[11].IN2
data_in[12] => ll_data_in[12].IN2
data_in[13] => ll_data_in[13].IN2
data_in[14] => ll_data_in[14].IN2
data_in[15] => ll_data_in[15].IN2
data_in[16] => ll_data_in[16].IN2
data_in[17] => ll_data_in[17].IN2
data_in[18] => ll_data_in[18].IN2
data_in[19] => ll_data_in[19].IN2
data_in[20] => ll_data_in[20].IN2
data_in[21] => ll_data_in[21].IN2
data_in[22] => ll_data_in[22].IN2
data_in[23] => ll_data_in[23].IN2
data_in[24] => ll_data_in[24].IN2
data_in[25] => ll_data_in[25].IN2
data_in[26] => ll_data_in[26].IN2
data_in[27] => ll_data_in[27].IN2
data_in[28] => ll_data_in[28].IN2
data_in[29] => ll_data_in[29].IN2
data_in[30] => ll_data_in[30].IN2
data_in[31] => ll_data_in[31].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_in => sel_valid_in.IN1
valid_out <= acl_data_fifo:sel_fifo.valid_out
stall_in => sel_stall_in.IN1
stall_out <= acl_data_fifo:sel_fifo.stall_out
empty <= acl_data_fifo:sel_fifo.empty
full <= acl_data_fifo:sel_fifo.full
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_g572:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_g572:auto_generated.address_a[0]
address_a[1] => altera_syncram_g572:auto_generated.address_a[1]
address_a[2] => altera_syncram_g572:auto_generated.address_a[2]
address_a[3] => altera_syncram_g572:auto_generated.address_a[3]
address_a[4] => altera_syncram_g572:auto_generated.address_a[4]
address_a[5] => altera_syncram_g572:auto_generated.address_a[5]
address_a[6] => altera_syncram_g572:auto_generated.address_a[6]
address_b[0] => altera_syncram_g572:auto_generated.address_b[0]
address_b[1] => altera_syncram_g572:auto_generated.address_b[1]
address_b[2] => altera_syncram_g572:auto_generated.address_b[2]
address_b[3] => altera_syncram_g572:auto_generated.address_b[3]
address_b[4] => altera_syncram_g572:auto_generated.address_b[4]
address_b[5] => altera_syncram_g572:auto_generated.address_b[5]
address_b[6] => altera_syncram_g572:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_g572:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_g572:auto_generated.clock0
clock1 => altera_syncram_g572:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_g572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_g572:auto_generated.data_a[0]
data_a[1] => altera_syncram_g572:auto_generated.data_a[1]
data_a[2] => altera_syncram_g572:auto_generated.data_a[2]
data_a[3] => altera_syncram_g572:auto_generated.data_a[3]
data_a[4] => altera_syncram_g572:auto_generated.data_a[4]
data_a[5] => altera_syncram_g572:auto_generated.data_a[5]
data_a[6] => altera_syncram_g572:auto_generated.data_a[6]
data_a[7] => altera_syncram_g572:auto_generated.data_a[7]
data_a[8] => altera_syncram_g572:auto_generated.data_a[8]
data_a[9] => altera_syncram_g572:auto_generated.data_a[9]
data_a[10] => altera_syncram_g572:auto_generated.data_a[10]
data_a[11] => altera_syncram_g572:auto_generated.data_a[11]
data_a[12] => altera_syncram_g572:auto_generated.data_a[12]
data_a[13] => altera_syncram_g572:auto_generated.data_a[13]
data_a[14] => altera_syncram_g572:auto_generated.data_a[14]
data_a[15] => altera_syncram_g572:auto_generated.data_a[15]
data_a[16] => altera_syncram_g572:auto_generated.data_a[16]
data_a[17] => altera_syncram_g572:auto_generated.data_a[17]
data_a[18] => altera_syncram_g572:auto_generated.data_a[18]
data_a[19] => altera_syncram_g572:auto_generated.data_a[19]
data_a[20] => altera_syncram_g572:auto_generated.data_a[20]
data_a[21] => altera_syncram_g572:auto_generated.data_a[21]
data_a[22] => altera_syncram_g572:auto_generated.data_a[22]
data_a[23] => altera_syncram_g572:auto_generated.data_a[23]
data_a[24] => altera_syncram_g572:auto_generated.data_a[24]
data_a[25] => altera_syncram_g572:auto_generated.data_a[25]
data_a[26] => altera_syncram_g572:auto_generated.data_a[26]
data_a[27] => altera_syncram_g572:auto_generated.data_a[27]
data_a[28] => altera_syncram_g572:auto_generated.data_a[28]
data_a[29] => altera_syncram_g572:auto_generated.data_a[29]
data_a[30] => altera_syncram_g572:auto_generated.data_a[30]
data_a[31] => altera_syncram_g572:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_g572:auto_generated.q_b[0]
q_b[1] <= altera_syncram_g572:auto_generated.q_b[1]
q_b[2] <= altera_syncram_g572:auto_generated.q_b[2]
q_b[3] <= altera_syncram_g572:auto_generated.q_b[3]
q_b[4] <= altera_syncram_g572:auto_generated.q_b[4]
q_b[5] <= altera_syncram_g572:auto_generated.q_b[5]
q_b[6] <= altera_syncram_g572:auto_generated.q_b[6]
q_b[7] <= altera_syncram_g572:auto_generated.q_b[7]
q_b[8] <= altera_syncram_g572:auto_generated.q_b[8]
q_b[9] <= altera_syncram_g572:auto_generated.q_b[9]
q_b[10] <= altera_syncram_g572:auto_generated.q_b[10]
q_b[11] <= altera_syncram_g572:auto_generated.q_b[11]
q_b[12] <= altera_syncram_g572:auto_generated.q_b[12]
q_b[13] <= altera_syncram_g572:auto_generated.q_b[13]
q_b[14] <= altera_syncram_g572:auto_generated.q_b[14]
q_b[15] <= altera_syncram_g572:auto_generated.q_b[15]
q_b[16] <= altera_syncram_g572:auto_generated.q_b[16]
q_b[17] <= altera_syncram_g572:auto_generated.q_b[17]
q_b[18] <= altera_syncram_g572:auto_generated.q_b[18]
q_b[19] <= altera_syncram_g572:auto_generated.q_b[19]
q_b[20] <= altera_syncram_g572:auto_generated.q_b[20]
q_b[21] <= altera_syncram_g572:auto_generated.q_b[21]
q_b[22] <= altera_syncram_g572:auto_generated.q_b[22]
q_b[23] <= altera_syncram_g572:auto_generated.q_b[23]
q_b[24] <= altera_syncram_g572:auto_generated.q_b[24]
q_b[25] <= altera_syncram_g572:auto_generated.q_b[25]
q_b[26] <= altera_syncram_g572:auto_generated.q_b[26]
q_b[27] <= altera_syncram_g572:auto_generated.q_b[27]
q_b[28] <= altera_syncram_g572:auto_generated.q_b[28]
q_b[29] <= altera_syncram_g572:auto_generated.q_b[29]
q_b[30] <= altera_syncram_g572:auto_generated.q_b[30]
q_b[31] <= altera_syncram_g572:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_g572:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated
aclr1 => altsyncram_rab4:altsyncram1.aclr1
address_a[0] => altsyncram_rab4:altsyncram1.address_a[0]
address_a[1] => altsyncram_rab4:altsyncram1.address_a[1]
address_a[2] => altsyncram_rab4:altsyncram1.address_a[2]
address_a[3] => altsyncram_rab4:altsyncram1.address_a[3]
address_a[4] => altsyncram_rab4:altsyncram1.address_a[4]
address_a[5] => altsyncram_rab4:altsyncram1.address_a[5]
address_a[6] => altsyncram_rab4:altsyncram1.address_a[6]
address_b[0] => altsyncram_rab4:altsyncram1.address_b[0]
address_b[1] => altsyncram_rab4:altsyncram1.address_b[1]
address_b[2] => altsyncram_rab4:altsyncram1.address_b[2]
address_b[3] => altsyncram_rab4:altsyncram1.address_b[3]
address_b[4] => altsyncram_rab4:altsyncram1.address_b[4]
address_b[5] => altsyncram_rab4:altsyncram1.address_b[5]
address_b[6] => altsyncram_rab4:altsyncram1.address_b[6]
addressstall_b => altsyncram_rab4:altsyncram1.addressstall_b
clock0 => altsyncram_rab4:altsyncram1.clock0
clock1 => altsyncram_rab4:altsyncram1.clock1
clocken1 => altsyncram_rab4:altsyncram1.clocken1
data_a[0] => altsyncram_rab4:altsyncram1.data_a[0]
data_a[1] => altsyncram_rab4:altsyncram1.data_a[1]
data_a[2] => altsyncram_rab4:altsyncram1.data_a[2]
data_a[3] => altsyncram_rab4:altsyncram1.data_a[3]
data_a[4] => altsyncram_rab4:altsyncram1.data_a[4]
data_a[5] => altsyncram_rab4:altsyncram1.data_a[5]
data_a[6] => altsyncram_rab4:altsyncram1.data_a[6]
data_a[7] => altsyncram_rab4:altsyncram1.data_a[7]
data_a[8] => altsyncram_rab4:altsyncram1.data_a[8]
data_a[9] => altsyncram_rab4:altsyncram1.data_a[9]
data_a[10] => altsyncram_rab4:altsyncram1.data_a[10]
data_a[11] => altsyncram_rab4:altsyncram1.data_a[11]
data_a[12] => altsyncram_rab4:altsyncram1.data_a[12]
data_a[13] => altsyncram_rab4:altsyncram1.data_a[13]
data_a[14] => altsyncram_rab4:altsyncram1.data_a[14]
data_a[15] => altsyncram_rab4:altsyncram1.data_a[15]
data_a[16] => altsyncram_rab4:altsyncram1.data_a[16]
data_a[17] => altsyncram_rab4:altsyncram1.data_a[17]
data_a[18] => altsyncram_rab4:altsyncram1.data_a[18]
data_a[19] => altsyncram_rab4:altsyncram1.data_a[19]
data_a[20] => altsyncram_rab4:altsyncram1.data_a[20]
data_a[21] => altsyncram_rab4:altsyncram1.data_a[21]
data_a[22] => altsyncram_rab4:altsyncram1.data_a[22]
data_a[23] => altsyncram_rab4:altsyncram1.data_a[23]
data_a[24] => altsyncram_rab4:altsyncram1.data_a[24]
data_a[25] => altsyncram_rab4:altsyncram1.data_a[25]
data_a[26] => altsyncram_rab4:altsyncram1.data_a[26]
data_a[27] => altsyncram_rab4:altsyncram1.data_a[27]
data_a[28] => altsyncram_rab4:altsyncram1.data_a[28]
data_a[29] => altsyncram_rab4:altsyncram1.data_a[29]
data_a[30] => altsyncram_rab4:altsyncram1.data_a[30]
data_a[31] => altsyncram_rab4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_rab4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_rab4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_rab4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_rab4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_rab4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_rab4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_rab4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_rab4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_rab4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_rab4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_rab4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_rab4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_rab4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_rab4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_rab4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_rab4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_rab4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_rab4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_rab4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_rab4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_rab4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_rab4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_rab4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_rab4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_rab4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_rab4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_rab4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_rab4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_rab4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_rab4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_rab4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_rab4:altsyncram1.q_b[31]
wren_a => altsyncram_rab4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated|altsyncram_rab4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
data_out[8] <= acl_ll_fifo:fifo.data_out
data_out[9] <= acl_ll_fifo:fifo.data_out
data_out[10] <= acl_ll_fifo:fifo.data_out
data_out[11] <= acl_ll_fifo:fifo.data_out
data_out[12] <= acl_ll_fifo:fifo.data_out
data_out[13] <= acl_ll_fifo:fifo.data_out
data_out[14] <= acl_ll_fifo:fifo.data_out
data_out[15] <= acl_ll_fifo:fifo.data_out
data_out[16] <= acl_ll_fifo:fifo.data_out
data_out[17] <= acl_ll_fifo:fifo.data_out
data_out[18] <= acl_ll_fifo:fifo.data_out
data_out[19] <= acl_ll_fifo:fifo.data_out
data_out[20] <= acl_ll_fifo:fifo.data_out
data_out[21] <= acl_ll_fifo:fifo.data_out
data_out[22] <= acl_ll_fifo:fifo.data_out
data_out[23] <= acl_ll_fifo:fifo.data_out
data_out[24] <= acl_ll_fifo:fifo.data_out
data_out[25] <= acl_ll_fifo:fifo.data_out
data_out[26] <= acl_ll_fifo:fifo.data_out
data_out[27] <= acl_ll_fifo:fifo.data_out
data_out[28] <= acl_ll_fifo:fifo.data_out
data_out[29] <= acl_ll_fifo:fifo.data_out
data_out[30] <= acl_ll_fifo:fifo.data_out
data_out[31] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
data_in[3] => data.DATAB
data_in[3] => data.DATAA
data_in[4] => data.DATAB
data_in[4] => data.DATAA
data_in[5] => data.DATAB
data_in[5] => data.DATAA
data_in[6] => data.DATAB
data_in[6] => data.DATAA
data_in[7] => data.DATAB
data_in[7] => data.DATAA
data_in[8] => data.DATAB
data_in[8] => data.DATAA
data_in[9] => data.DATAB
data_in[9] => data.DATAA
data_in[10] => data.DATAB
data_in[10] => data.DATAA
data_in[11] => data.DATAB
data_in[11] => data.DATAA
data_in[12] => data.DATAB
data_in[12] => data.DATAA
data_in[13] => data.DATAB
data_in[13] => data.DATAA
data_in[14] => data.DATAB
data_in[14] => data.DATAA
data_in[15] => data.DATAB
data_in[15] => data.DATAA
data_in[16] => data.DATAB
data_in[16] => data.DATAA
data_in[17] => data.DATAB
data_in[17] => data.DATAA
data_in[18] => data.DATAB
data_in[18] => data.DATAA
data_in[19] => data.DATAB
data_in[19] => data.DATAA
data_in[20] => data.DATAB
data_in[20] => data.DATAA
data_in[21] => data.DATAB
data_in[21] => data.DATAA
data_in[22] => data.DATAB
data_in[22] => data.DATAA
data_in[23] => data.DATAB
data_in[23] => data.DATAA
data_in[24] => data.DATAB
data_in[24] => data.DATAA
data_in[25] => data.DATAB
data_in[25] => data.DATAA
data_in[26] => data.DATAB
data_in[26] => data.DATAA
data_in[27] => data.DATAB
data_in[27] => data.DATAA
data_in[28] => data.DATAB
data_in[28] => data.DATAA
data_in[29] => data.DATAB
data_in[29] => data.DATAA
data_in[30] => data.DATAB
data_in[30] => data.DATAA
data_in[31] => data.DATAB
data_in[31] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[0][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[0][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data[0][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data[0][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data[0][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data[0][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data[0][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data[0][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data[0][16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data[0][17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data[0][18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data[0][19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data[0][20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data[0][21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data[0][22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data[0][23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data[0][24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data[0][25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data[0][26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data[0][27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data[0][28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data[0][29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data[0][30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data[0][31].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
read => data_new[6].IN1
read => data_new[7].IN1
read => data_new[8].IN1
read => data_new[9].IN1
read => data_new[10].IN1
read => data_new[11].IN1
read => data_new[12].IN1
read => data_new[13].IN1
read => data_new[14].IN1
read => data_new[15].IN1
read => data_new[16].IN1
read => data_new[17].IN1
read => data_new[18].IN1
read => data_new[19].IN1
read => data_new[20].IN1
read => data_new[21].IN1
read => data_new[22].IN1
read => data_new[23].IN1
read => data_new[24].IN1
read => data_new[25].IN1
read => data_new[26].IN1
read => data_new[27].IN1
read => data_new[28].IN1
read => data_new[29].IN1
read => data_new[30].IN1
read => data_new[31].IN1
read => data_new[32].IN1
read => data_new[33].IN1
read => data_new[34].IN1
read => data_new[35].IN1
read => data_new[36].IN1
read => data_new[37].IN1
read => data_new[38].IN1
read => data_new[39].IN1
read => data_new[40].IN1
read => data_new[41].IN1
read => data_new[42].IN1
read => data_new[43].IN1
read => data_new[44].IN1
read => data_new[45].IN1
read => data_new[46].IN1
read => data_new[47].IN1
read => data_new[48].IN1
read => data_new[49].IN1
read => data_new[50].IN1
read => data_new[51].IN1
read => data_new[52].IN1
read => data_new[53].IN1
read => data_new[54].IN1
read => data_new[55].IN1
read => data_new[56].IN1
read => data_new[57].IN1
read => data_new[58].IN1
read => data_new[59].IN1
read => data_new[60].IN1
read => data_new[61].IN1
read => data_new[62].IN1
read => data_new[63].IN1
read => data_new[64].IN1
read => data_new[65].IN1
read => data_new[66].IN1
read => data_new[67].IN1
read => data_new[68].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|acl_push:thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_k_044_push13_0:thei_llvm_fpga_push_i32_k_044_push13_gaussian38|gaussian_i_llvm_fpga_push_i32_k_044_push13_38_reg:thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg
out_data_out[0] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_push_i32_k_044_push13_gaussian38_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_k_044_pop13_0:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[6] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[7] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[8] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[9] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[10] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[11] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[12] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[13] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[14] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[15] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[16] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[17] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[18] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[19] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[20] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[21] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[22] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[23] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[24] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[25] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[26] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[27] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[28] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[29] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[30] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_data_out[31] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg.out_valid_out
in_feedback_in_13[0] => in_feedback_in_13[0].IN1
in_feedback_in_13[1] => in_feedback_in_13[1].IN1
in_feedback_in_13[2] => in_feedback_in_13[2].IN1
in_feedback_in_13[3] => in_feedback_in_13[3].IN1
in_feedback_in_13[4] => in_feedback_in_13[4].IN1
in_feedback_in_13[5] => in_feedback_in_13[5].IN1
in_feedback_in_13[6] => in_feedback_in_13[6].IN1
in_feedback_in_13[7] => in_feedback_in_13[7].IN1
in_feedback_in_13[8] => in_feedback_in_13[8].IN1
in_feedback_in_13[9] => in_feedback_in_13[9].IN1
in_feedback_in_13[10] => in_feedback_in_13[10].IN1
in_feedback_in_13[11] => in_feedback_in_13[11].IN1
in_feedback_in_13[12] => in_feedback_in_13[12].IN1
in_feedback_in_13[13] => in_feedback_in_13[13].IN1
in_feedback_in_13[14] => in_feedback_in_13[14].IN1
in_feedback_in_13[15] => in_feedback_in_13[15].IN1
in_feedback_in_13[16] => in_feedback_in_13[16].IN1
in_feedback_in_13[17] => in_feedback_in_13[17].IN1
in_feedback_in_13[18] => in_feedback_in_13[18].IN1
in_feedback_in_13[19] => in_feedback_in_13[19].IN1
in_feedback_in_13[20] => in_feedback_in_13[20].IN1
in_feedback_in_13[21] => in_feedback_in_13[21].IN1
in_feedback_in_13[22] => in_feedback_in_13[22].IN1
in_feedback_in_13[23] => in_feedback_in_13[23].IN1
in_feedback_in_13[24] => in_feedback_in_13[24].IN1
in_feedback_in_13[25] => in_feedback_in_13[25].IN1
in_feedback_in_13[26] => in_feedback_in_13[26].IN1
in_feedback_in_13[27] => in_feedback_in_13[27].IN1
in_feedback_in_13[28] => in_feedback_in_13[28].IN1
in_feedback_in_13[29] => in_feedback_in_13[29].IN1
in_feedback_in_13[30] => in_feedback_in_13[30].IN1
in_feedback_in_13[31] => in_feedback_in_13[31].IN1
in_feedback_valid_in_13[0] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_13[0] <= acl_pop:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_k_044_pop13_0:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14|acl_pop:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_k_044_pop13_0:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14|acl_pop:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i32_k_044_pop13_0:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14|gaussian_i_llvm_fpga_pop_i32_k_044_pop13_14_reg:thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg
out_data_out[0] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24525_0:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44
out_dest_data_out_8_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1.valid_out
in_intel_reserved_ffwd_8_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24525_0:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24525_0:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B7_merge_reg_aunroll_x_5_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B7_merge_reg_aunroll_x_5_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B7_merge_reg_aunroll_x_3_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B7_merge_reg_aunroll_x_3_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_mul11_add1429_0:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian28
out_dest_data_out_9_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_dest_data_out_9_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.valid_out
in_intel_reserved_ffwd_9_0[0] => in_intel_reserved_ffwd_9_0[0].IN1
in_intel_reserved_ffwd_9_0[1] => in_intel_reserved_ffwd_9_0[1].IN1
in_intel_reserved_ffwd_9_0[2] => in_intel_reserved_ffwd_9_0[2].IN1
in_intel_reserved_ffwd_9_0[3] => in_intel_reserved_ffwd_9_0[3].IN1
in_intel_reserved_ffwd_9_0[4] => in_intel_reserved_ffwd_9_0[4].IN1
in_intel_reserved_ffwd_9_0[5] => in_intel_reserved_ffwd_9_0[5].IN1
in_intel_reserved_ffwd_9_0[6] => in_intel_reserved_ffwd_9_0[6].IN1
in_intel_reserved_ffwd_9_0[7] => in_intel_reserved_ffwd_9_0[7].IN1
in_intel_reserved_ffwd_9_0[8] => in_intel_reserved_ffwd_9_0[8].IN1
in_intel_reserved_ffwd_9_0[9] => in_intel_reserved_ffwd_9_0[9].IN1
in_intel_reserved_ffwd_9_0[10] => in_intel_reserved_ffwd_9_0[10].IN1
in_intel_reserved_ffwd_9_0[11] => in_intel_reserved_ffwd_9_0[11].IN1
in_intel_reserved_ffwd_9_0[12] => in_intel_reserved_ffwd_9_0[12].IN1
in_intel_reserved_ffwd_9_0[13] => in_intel_reserved_ffwd_9_0[13].IN1
in_intel_reserved_ffwd_9_0[14] => in_intel_reserved_ffwd_9_0[14].IN1
in_intel_reserved_ffwd_9_0[15] => in_intel_reserved_ffwd_9_0[15].IN1
in_intel_reserved_ffwd_9_0[16] => in_intel_reserved_ffwd_9_0[16].IN1
in_intel_reserved_ffwd_9_0[17] => in_intel_reserved_ffwd_9_0[17].IN1
in_intel_reserved_ffwd_9_0[18] => in_intel_reserved_ffwd_9_0[18].IN1
in_intel_reserved_ffwd_9_0[19] => in_intel_reserved_ffwd_9_0[19].IN1
in_intel_reserved_ffwd_9_0[20] => in_intel_reserved_ffwd_9_0[20].IN1
in_intel_reserved_ffwd_9_0[21] => in_intel_reserved_ffwd_9_0[21].IN1
in_intel_reserved_ffwd_9_0[22] => in_intel_reserved_ffwd_9_0[22].IN1
in_intel_reserved_ffwd_9_0[23] => in_intel_reserved_ffwd_9_0[23].IN1
in_intel_reserved_ffwd_9_0[24] => in_intel_reserved_ffwd_9_0[24].IN1
in_intel_reserved_ffwd_9_0[25] => in_intel_reserved_ffwd_9_0[25].IN1
in_intel_reserved_ffwd_9_0[26] => in_intel_reserved_ffwd_9_0[26].IN1
in_intel_reserved_ffwd_9_0[27] => in_intel_reserved_ffwd_9_0[27].IN1
in_intel_reserved_ffwd_9_0[28] => in_intel_reserved_ffwd_9_0[28].IN1
in_intel_reserved_ffwd_9_0[29] => in_intel_reserved_ffwd_9_0[29].IN1
in_intel_reserved_ffwd_9_0[30] => in_intel_reserved_ffwd_9_0[30].IN1
in_intel_reserved_ffwd_9_0[31] => in_intel_reserved_ffwd_9_0[31].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_mul11_add1429_0:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian28|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_mul11_add1429_0:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian28|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24526_0:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian10
out_dest_data_out_8_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1.valid_out
in_intel_reserved_ffwd_8_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24526_0:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian10|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24526_0:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian10|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_B7_merge_reg:thegaussian_B7_merge_reg_aunroll_x
out_data_out_0_tpl[0] <= gaussian_B7_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[0] <= gaussian_B7_merge_reg_data_reg_1_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[1] <= gaussian_B7_merge_reg_data_reg_1_x_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[2] <= gaussian_B7_merge_reg_data_reg_1_x_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[3] <= gaussian_B7_merge_reg_data_reg_1_x_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[4] <= gaussian_B7_merge_reg_data_reg_1_x_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[5] <= gaussian_B7_merge_reg_data_reg_1_x_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[6] <= gaussian_B7_merge_reg_data_reg_1_x_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[7] <= gaussian_B7_merge_reg_data_reg_1_x_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[8] <= gaussian_B7_merge_reg_data_reg_1_x_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[9] <= gaussian_B7_merge_reg_data_reg_1_x_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[10] <= gaussian_B7_merge_reg_data_reg_1_x_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[11] <= gaussian_B7_merge_reg_data_reg_1_x_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[12] <= gaussian_B7_merge_reg_data_reg_1_x_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[13] <= gaussian_B7_merge_reg_data_reg_1_x_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[14] <= gaussian_B7_merge_reg_data_reg_1_x_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[15] <= gaussian_B7_merge_reg_data_reg_1_x_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[16] <= gaussian_B7_merge_reg_data_reg_1_x_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[17] <= gaussian_B7_merge_reg_data_reg_1_x_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[18] <= gaussian_B7_merge_reg_data_reg_1_x_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[19] <= gaussian_B7_merge_reg_data_reg_1_x_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[20] <= gaussian_B7_merge_reg_data_reg_1_x_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[21] <= gaussian_B7_merge_reg_data_reg_1_x_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[22] <= gaussian_B7_merge_reg_data_reg_1_x_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[23] <= gaussian_B7_merge_reg_data_reg_1_x_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[24] <= gaussian_B7_merge_reg_data_reg_1_x_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[25] <= gaussian_B7_merge_reg_data_reg_1_x_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[26] <= gaussian_B7_merge_reg_data_reg_1_x_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[27] <= gaussian_B7_merge_reg_data_reg_1_x_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[28] <= gaussian_B7_merge_reg_data_reg_1_x_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[29] <= gaussian_B7_merge_reg_data_reg_1_x_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[30] <= gaussian_B7_merge_reg_data_reg_1_x_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[31] <= gaussian_B7_merge_reg_data_reg_1_x_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_2_tpl[0] <= gaussian_B7_merge_reg_data_reg_2_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[0] <= gaussian_B7_merge_reg_data_reg_3_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_4_tpl[0] <= gaussian_B7_merge_reg_data_reg_4_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[0] <= gaussian_B7_merge_reg_data_reg_5_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[1] <= gaussian_B7_merge_reg_data_reg_5_x_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[2] <= gaussian_B7_merge_reg_data_reg_5_x_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[3] <= gaussian_B7_merge_reg_data_reg_5_x_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[4] <= gaussian_B7_merge_reg_data_reg_5_x_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[5] <= gaussian_B7_merge_reg_data_reg_5_x_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[6] <= gaussian_B7_merge_reg_data_reg_5_x_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[7] <= gaussian_B7_merge_reg_data_reg_5_x_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[8] <= gaussian_B7_merge_reg_data_reg_5_x_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[9] <= gaussian_B7_merge_reg_data_reg_5_x_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[10] <= gaussian_B7_merge_reg_data_reg_5_x_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[11] <= gaussian_B7_merge_reg_data_reg_5_x_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[12] <= gaussian_B7_merge_reg_data_reg_5_x_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[13] <= gaussian_B7_merge_reg_data_reg_5_x_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[14] <= gaussian_B7_merge_reg_data_reg_5_x_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[15] <= gaussian_B7_merge_reg_data_reg_5_x_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[16] <= gaussian_B7_merge_reg_data_reg_5_x_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[17] <= gaussian_B7_merge_reg_data_reg_5_x_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[18] <= gaussian_B7_merge_reg_data_reg_5_x_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[19] <= gaussian_B7_merge_reg_data_reg_5_x_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[20] <= gaussian_B7_merge_reg_data_reg_5_x_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[21] <= gaussian_B7_merge_reg_data_reg_5_x_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[22] <= gaussian_B7_merge_reg_data_reg_5_x_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[23] <= gaussian_B7_merge_reg_data_reg_5_x_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[24] <= gaussian_B7_merge_reg_data_reg_5_x_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[25] <= gaussian_B7_merge_reg_data_reg_5_x_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[26] <= gaussian_B7_merge_reg_data_reg_5_x_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[27] <= gaussian_B7_merge_reg_data_reg_5_x_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[28] <= gaussian_B7_merge_reg_data_reg_5_x_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[29] <= gaussian_B7_merge_reg_data_reg_5_x_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[30] <= gaussian_B7_merge_reg_data_reg_5_x_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_5_tpl[31] <= gaussian_B7_merge_reg_data_reg_5_x_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= gaussian_B7_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => gaussian_B7_merge_reg_data_reg_0_x_q[0].DATAIN
in_data_in_1_tpl[0] => gaussian_B7_merge_reg_data_reg_1_x_q[0].DATAIN
in_data_in_1_tpl[1] => gaussian_B7_merge_reg_data_reg_1_x_q[1].DATAIN
in_data_in_1_tpl[2] => gaussian_B7_merge_reg_data_reg_1_x_q[2].DATAIN
in_data_in_1_tpl[3] => gaussian_B7_merge_reg_data_reg_1_x_q[3].DATAIN
in_data_in_1_tpl[4] => gaussian_B7_merge_reg_data_reg_1_x_q[4].DATAIN
in_data_in_1_tpl[5] => gaussian_B7_merge_reg_data_reg_1_x_q[5].DATAIN
in_data_in_1_tpl[6] => gaussian_B7_merge_reg_data_reg_1_x_q[6].DATAIN
in_data_in_1_tpl[7] => gaussian_B7_merge_reg_data_reg_1_x_q[7].DATAIN
in_data_in_1_tpl[8] => gaussian_B7_merge_reg_data_reg_1_x_q[8].DATAIN
in_data_in_1_tpl[9] => gaussian_B7_merge_reg_data_reg_1_x_q[9].DATAIN
in_data_in_1_tpl[10] => gaussian_B7_merge_reg_data_reg_1_x_q[10].DATAIN
in_data_in_1_tpl[11] => gaussian_B7_merge_reg_data_reg_1_x_q[11].DATAIN
in_data_in_1_tpl[12] => gaussian_B7_merge_reg_data_reg_1_x_q[12].DATAIN
in_data_in_1_tpl[13] => gaussian_B7_merge_reg_data_reg_1_x_q[13].DATAIN
in_data_in_1_tpl[14] => gaussian_B7_merge_reg_data_reg_1_x_q[14].DATAIN
in_data_in_1_tpl[15] => gaussian_B7_merge_reg_data_reg_1_x_q[15].DATAIN
in_data_in_1_tpl[16] => gaussian_B7_merge_reg_data_reg_1_x_q[16].DATAIN
in_data_in_1_tpl[17] => gaussian_B7_merge_reg_data_reg_1_x_q[17].DATAIN
in_data_in_1_tpl[18] => gaussian_B7_merge_reg_data_reg_1_x_q[18].DATAIN
in_data_in_1_tpl[19] => gaussian_B7_merge_reg_data_reg_1_x_q[19].DATAIN
in_data_in_1_tpl[20] => gaussian_B7_merge_reg_data_reg_1_x_q[20].DATAIN
in_data_in_1_tpl[21] => gaussian_B7_merge_reg_data_reg_1_x_q[21].DATAIN
in_data_in_1_tpl[22] => gaussian_B7_merge_reg_data_reg_1_x_q[22].DATAIN
in_data_in_1_tpl[23] => gaussian_B7_merge_reg_data_reg_1_x_q[23].DATAIN
in_data_in_1_tpl[24] => gaussian_B7_merge_reg_data_reg_1_x_q[24].DATAIN
in_data_in_1_tpl[25] => gaussian_B7_merge_reg_data_reg_1_x_q[25].DATAIN
in_data_in_1_tpl[26] => gaussian_B7_merge_reg_data_reg_1_x_q[26].DATAIN
in_data_in_1_tpl[27] => gaussian_B7_merge_reg_data_reg_1_x_q[27].DATAIN
in_data_in_1_tpl[28] => gaussian_B7_merge_reg_data_reg_1_x_q[28].DATAIN
in_data_in_1_tpl[29] => gaussian_B7_merge_reg_data_reg_1_x_q[29].DATAIN
in_data_in_1_tpl[30] => gaussian_B7_merge_reg_data_reg_1_x_q[30].DATAIN
in_data_in_1_tpl[31] => gaussian_B7_merge_reg_data_reg_1_x_q[31].DATAIN
in_data_in_2_tpl[0] => gaussian_B7_merge_reg_data_reg_2_x_q[0].DATAIN
in_data_in_3_tpl[0] => gaussian_B7_merge_reg_data_reg_3_x_q[0].DATAIN
in_data_in_4_tpl[0] => gaussian_B7_merge_reg_data_reg_4_x_q[0].DATAIN
in_data_in_5_tpl[0] => gaussian_B7_merge_reg_data_reg_5_x_q[0].DATAIN
in_data_in_5_tpl[1] => gaussian_B7_merge_reg_data_reg_5_x_q[1].DATAIN
in_data_in_5_tpl[2] => gaussian_B7_merge_reg_data_reg_5_x_q[2].DATAIN
in_data_in_5_tpl[3] => gaussian_B7_merge_reg_data_reg_5_x_q[3].DATAIN
in_data_in_5_tpl[4] => gaussian_B7_merge_reg_data_reg_5_x_q[4].DATAIN
in_data_in_5_tpl[5] => gaussian_B7_merge_reg_data_reg_5_x_q[5].DATAIN
in_data_in_5_tpl[6] => gaussian_B7_merge_reg_data_reg_5_x_q[6].DATAIN
in_data_in_5_tpl[7] => gaussian_B7_merge_reg_data_reg_5_x_q[7].DATAIN
in_data_in_5_tpl[8] => gaussian_B7_merge_reg_data_reg_5_x_q[8].DATAIN
in_data_in_5_tpl[9] => gaussian_B7_merge_reg_data_reg_5_x_q[9].DATAIN
in_data_in_5_tpl[10] => gaussian_B7_merge_reg_data_reg_5_x_q[10].DATAIN
in_data_in_5_tpl[11] => gaussian_B7_merge_reg_data_reg_5_x_q[11].DATAIN
in_data_in_5_tpl[12] => gaussian_B7_merge_reg_data_reg_5_x_q[12].DATAIN
in_data_in_5_tpl[13] => gaussian_B7_merge_reg_data_reg_5_x_q[13].DATAIN
in_data_in_5_tpl[14] => gaussian_B7_merge_reg_data_reg_5_x_q[14].DATAIN
in_data_in_5_tpl[15] => gaussian_B7_merge_reg_data_reg_5_x_q[15].DATAIN
in_data_in_5_tpl[16] => gaussian_B7_merge_reg_data_reg_5_x_q[16].DATAIN
in_data_in_5_tpl[17] => gaussian_B7_merge_reg_data_reg_5_x_q[17].DATAIN
in_data_in_5_tpl[18] => gaussian_B7_merge_reg_data_reg_5_x_q[18].DATAIN
in_data_in_5_tpl[19] => gaussian_B7_merge_reg_data_reg_5_x_q[19].DATAIN
in_data_in_5_tpl[20] => gaussian_B7_merge_reg_data_reg_5_x_q[20].DATAIN
in_data_in_5_tpl[21] => gaussian_B7_merge_reg_data_reg_5_x_q[21].DATAIN
in_data_in_5_tpl[22] => gaussian_B7_merge_reg_data_reg_5_x_q[22].DATAIN
in_data_in_5_tpl[23] => gaussian_B7_merge_reg_data_reg_5_x_q[23].DATAIN
in_data_in_5_tpl[24] => gaussian_B7_merge_reg_data_reg_5_x_q[24].DATAIN
in_data_in_5_tpl[25] => gaussian_B7_merge_reg_data_reg_5_x_q[25].DATAIN
in_data_in_5_tpl[26] => gaussian_B7_merge_reg_data_reg_5_x_q[26].DATAIN
in_data_in_5_tpl[27] => gaussian_B7_merge_reg_data_reg_5_x_q[27].DATAIN
in_data_in_5_tpl[28] => gaussian_B7_merge_reg_data_reg_5_x_q[28].DATAIN
in_data_in_5_tpl[29] => gaussian_B7_merge_reg_data_reg_5_x_q[29].DATAIN
in_data_in_5_tpl[30] => gaussian_B7_merge_reg_data_reg_5_x_q[30].DATAIN
in_data_in_5_tpl[31] => gaussian_B7_merge_reg_data_reg_5_x_q[31].DATAIN
in_valid_in[0] => gaussian_B7_merge_reg_valid_reg_q[0].DATAIN
in_stall_in[0] => gaussian_B7_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_gaussian_B7_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= gaussian_B7_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => gaussian_B7_merge_reg_data_reg_0_x_q[0].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[0].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[1].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[2].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[3].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[4].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[5].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[6].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[7].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[8].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[9].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[10].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[11].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[12].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[13].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[14].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[15].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[16].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[17].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[18].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[19].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[20].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[21].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[22].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[23].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[24].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[25].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[26].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[27].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[28].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[29].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[30].CLK
clock => gaussian_B7_merge_reg_data_reg_1_x_q[31].CLK
clock => gaussian_B7_merge_reg_data_reg_2_x_q[0].CLK
clock => gaussian_B7_merge_reg_data_reg_3_x_q[0].CLK
clock => gaussian_B7_merge_reg_data_reg_4_x_q[0].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[0].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[1].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[2].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[3].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[4].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[5].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[6].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[7].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[8].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[9].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[10].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[11].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[12].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[13].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[14].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[15].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[16].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[17].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[18].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[19].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[20].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[21].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[22].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[23].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[24].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[25].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[26].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[27].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[28].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[29].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[30].CLK
clock => gaussian_B7_merge_reg_data_reg_5_x_q[31].CLK
clock => gaussian_B7_merge_reg_valid_reg_q[0].CLK
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[0].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[1].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[2].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[3].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[4].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[5].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[6].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[7].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[8].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[9].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[10].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[11].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[12].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[13].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[14].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[15].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[16].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[17].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[18].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[19].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[20].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[21].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[22].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[23].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[24].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[25].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[26].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[27].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[28].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[29].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[30].ACLR
resetn => gaussian_B7_merge_reg_data_reg_1_x_q[31].ACLR
resetn => gaussian_B7_merge_reg_data_reg_0_x_q[0].ACLR
resetn => gaussian_B7_merge_reg_data_reg_2_x_q[0].ACLR
resetn => gaussian_B7_merge_reg_data_reg_3_x_q[0].ACLR
resetn => gaussian_B7_merge_reg_data_reg_4_x_q[0].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[0].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[1].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[2].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[3].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[4].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[5].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[6].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[7].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[8].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[9].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[10].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[11].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[12].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[13].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[14].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[15].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[16].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[17].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[18].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[19].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[20].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[21].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[22].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[23].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[24].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[25].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[26].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[27].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[28].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[29].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[30].ACLR
resetn => gaussian_B7_merge_reg_data_reg_5_x_q[31].ACLR
resetn => gaussian_B7_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_4v62:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_4v62:auto_generated.address_a[0]
address_a[1] => altera_syncram_4v62:auto_generated.address_a[1]
address_a[2] => altera_syncram_4v62:auto_generated.address_a[2]
address_a[3] => altera_syncram_4v62:auto_generated.address_a[3]
address_a[4] => altera_syncram_4v62:auto_generated.address_a[4]
address_a[5] => altera_syncram_4v62:auto_generated.address_a[5]
address_b[0] => altera_syncram_4v62:auto_generated.address_b[0]
address_b[1] => altera_syncram_4v62:auto_generated.address_b[1]
address_b[2] => altera_syncram_4v62:auto_generated.address_b[2]
address_b[3] => altera_syncram_4v62:auto_generated.address_b[3]
address_b[4] => altera_syncram_4v62:auto_generated.address_b[4]
address_b[5] => altera_syncram_4v62:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_4v62:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_4v62:auto_generated.clock0
clock1 => altera_syncram_4v62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_4v62:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_4v62:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_4v62:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_4v62:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated
aclr1 => altsyncram_f4b4:altsyncram1.aclr1
address_a[0] => altsyncram_f4b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_f4b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_f4b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_f4b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_f4b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_f4b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_f4b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_f4b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_f4b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_f4b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_f4b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_f4b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_f4b4:altsyncram1.addressstall_b
clock0 => altsyncram_f4b4:altsyncram1.clock0
clock1 => altsyncram_f4b4:altsyncram1.clock1
clocken1 => altsyncram_f4b4:altsyncram1.clocken1
data_a[0] => altsyncram_f4b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_f4b4:altsyncram1.q_b[0]
wren_a => altsyncram_f4b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22
out_data_out[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_22_reg:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_22_reg:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg.out_valid_out
in_feedback_stall_in_21[0] => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_21[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1.feedback_out
out_feedback_valid_out_21[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_ram_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_ll_ram_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_ll_ram_fifo:fifo.stall_out
ecc_err_status[0] <= acl_ll_ram_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_ll_ram_fifo:fifo.ecc_err_status
empty <= acl_ll_ram_fifo:fifo.empty
full <= acl_ll_ram_fifo:fifo.full
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo
clock => clock.IN4
resetn => resetn.IN1
data_in[0] => ll_data_in[0].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_in => sel_valid_in.IN1
valid_out <= acl_data_fifo:sel_fifo.valid_out
stall_in => sel_stall_in.IN1
stall_out <= acl_data_fifo:sel_fifo.stall_out
empty <= acl_data_fifo:sel_fifo.empty
full <= acl_data_fifo:sel_fifo.full
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
read => data_new[6].IN1
read => data_new[7].IN1
read => data_new[8].IN1
read => data_new[9].IN1
read => data_new[10].IN1
read => data_new[11].IN1
read => data_new[12].IN1
read => data_new[13].IN1
read => data_new[14].IN1
read => data_new[15].IN1
read => data_new[16].IN1
read => data_new[17].IN1
read => data_new[18].IN1
read => data_new[19].IN1
read => data_new[20].IN1
read => data_new[21].IN1
read => data_new[22].IN1
read => data_new[23].IN1
read => data_new[24].IN1
read => data_new[25].IN1
read => data_new[26].IN1
read => data_new[27].IN1
read => data_new[28].IN1
read => data_new[29].IN1
read => data_new[30].IN1
read => data_new[31].IN1
read => data_new[32].IN1
read => data_new[33].IN1
read => data_new[34].IN1
read => data_new[35].IN1
read => data_new[36].IN1
read => data_new[37].IN1
read => data_new[38].IN1
read => data_new[39].IN1
read => data_new[40].IN1
read => data_new[41].IN1
read => data_new[42].IN1
read => data_new[43].IN1
read => data_new[44].IN1
read => data_new[45].IN1
read => data_new[46].IN1
read => data_new[47].IN1
read => data_new[48].IN1
read => data_new[49].IN1
read => data_new[50].IN1
read => data_new[51].IN1
read => data_new[52].IN1
read => data_new[53].IN1
read => data_new[54].IN1
read => data_new[55].IN1
read => data_new[56].IN1
read => data_new[57].IN1
read => data_new[58].IN1
read => data_new[59].IN1
read => data_new[60].IN1
read => data_new[61].IN1
read => data_new[62].IN1
read => data_new[63].IN1
read => data_new[64].IN1
read => data_new[65].IN1
read => data_new[66].IN1
read => data_new[67].IN1
read => data_new[68].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|gaussian_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_22_reg:thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_21_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_21_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg.out_valid_out
in_feedback_in_21[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_21[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_21[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_21_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian26
out_dest_data_out_10_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_dest_data_out_10_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.valid_out
in_intel_reserved_ffwd_10_0[0] => in_intel_reserved_ffwd_10_0[0].IN1
in_intel_reserved_ffwd_10_0[1] => in_intel_reserved_ffwd_10_0[1].IN1
in_intel_reserved_ffwd_10_0[2] => in_intel_reserved_ffwd_10_0[2].IN1
in_intel_reserved_ffwd_10_0[3] => in_intel_reserved_ffwd_10_0[3].IN1
in_intel_reserved_ffwd_10_0[4] => in_intel_reserved_ffwd_10_0[4].IN1
in_intel_reserved_ffwd_10_0[5] => in_intel_reserved_ffwd_10_0[5].IN1
in_intel_reserved_ffwd_10_0[6] => in_intel_reserved_ffwd_10_0[6].IN1
in_intel_reserved_ffwd_10_0[7] => in_intel_reserved_ffwd_10_0[7].IN1
in_intel_reserved_ffwd_10_0[8] => in_intel_reserved_ffwd_10_0[8].IN1
in_intel_reserved_ffwd_10_0[9] => in_intel_reserved_ffwd_10_0[9].IN1
in_intel_reserved_ffwd_10_0[10] => in_intel_reserved_ffwd_10_0[10].IN1
in_intel_reserved_ffwd_10_0[11] => in_intel_reserved_ffwd_10_0[11].IN1
in_intel_reserved_ffwd_10_0[12] => in_intel_reserved_ffwd_10_0[12].IN1
in_intel_reserved_ffwd_10_0[13] => in_intel_reserved_ffwd_10_0[13].IN1
in_intel_reserved_ffwd_10_0[14] => in_intel_reserved_ffwd_10_0[14].IN1
in_intel_reserved_ffwd_10_0[15] => in_intel_reserved_ffwd_10_0[15].IN1
in_intel_reserved_ffwd_10_0[16] => in_intel_reserved_ffwd_10_0[16].IN1
in_intel_reserved_ffwd_10_0[17] => in_intel_reserved_ffwd_10_0[17].IN1
in_intel_reserved_ffwd_10_0[18] => in_intel_reserved_ffwd_10_0[18].IN1
in_intel_reserved_ffwd_10_0[19] => in_intel_reserved_ffwd_10_0[19].IN1
in_intel_reserved_ffwd_10_0[20] => in_intel_reserved_ffwd_10_0[20].IN1
in_intel_reserved_ffwd_10_0[21] => in_intel_reserved_ffwd_10_0[21].IN1
in_intel_reserved_ffwd_10_0[22] => in_intel_reserved_ffwd_10_0[22].IN1
in_intel_reserved_ffwd_10_0[23] => in_intel_reserved_ffwd_10_0[23].IN1
in_intel_reserved_ffwd_10_0[24] => in_intel_reserved_ffwd_10_0[24].IN1
in_intel_reserved_ffwd_10_0[25] => in_intel_reserved_ffwd_10_0[25].IN1
in_intel_reserved_ffwd_10_0[26] => in_intel_reserved_ffwd_10_0[26].IN1
in_intel_reserved_ffwd_10_0[27] => in_intel_reserved_ffwd_10_0[27].IN1
in_intel_reserved_ffwd_10_0[28] => in_intel_reserved_ffwd_10_0[28].IN1
in_intel_reserved_ffwd_10_0[29] => in_intel_reserved_ffwd_10_0[29].IN1
in_intel_reserved_ffwd_10_0[30] => in_intel_reserved_ffwd_10_0[30].IN1
in_intel_reserved_ffwd_10_0[31] => in_intel_reserved_ffwd_10_0[31].IN1
in_intel_reserved_ffwd_10_0[32] => in_intel_reserved_ffwd_10_0[32].IN1
in_intel_reserved_ffwd_10_0[33] => in_intel_reserved_ffwd_10_0[33].IN1
in_intel_reserved_ffwd_10_0[34] => in_intel_reserved_ffwd_10_0[34].IN1
in_intel_reserved_ffwd_10_0[35] => in_intel_reserved_ffwd_10_0[35].IN1
in_intel_reserved_ffwd_10_0[36] => in_intel_reserved_ffwd_10_0[36].IN1
in_intel_reserved_ffwd_10_0[37] => in_intel_reserved_ffwd_10_0[37].IN1
in_intel_reserved_ffwd_10_0[38] => in_intel_reserved_ffwd_10_0[38].IN1
in_intel_reserved_ffwd_10_0[39] => in_intel_reserved_ffwd_10_0[39].IN1
in_intel_reserved_ffwd_10_0[40] => in_intel_reserved_ffwd_10_0[40].IN1
in_intel_reserved_ffwd_10_0[41] => in_intel_reserved_ffwd_10_0[41].IN1
in_intel_reserved_ffwd_10_0[42] => in_intel_reserved_ffwd_10_0[42].IN1
in_intel_reserved_ffwd_10_0[43] => in_intel_reserved_ffwd_10_0[43].IN1
in_intel_reserved_ffwd_10_0[44] => in_intel_reserved_ffwd_10_0[44].IN1
in_intel_reserved_ffwd_10_0[45] => in_intel_reserved_ffwd_10_0[45].IN1
in_intel_reserved_ffwd_10_0[46] => in_intel_reserved_ffwd_10_0[46].IN1
in_intel_reserved_ffwd_10_0[47] => in_intel_reserved_ffwd_10_0[47].IN1
in_intel_reserved_ffwd_10_0[48] => in_intel_reserved_ffwd_10_0[48].IN1
in_intel_reserved_ffwd_10_0[49] => in_intel_reserved_ffwd_10_0[49].IN1
in_intel_reserved_ffwd_10_0[50] => in_intel_reserved_ffwd_10_0[50].IN1
in_intel_reserved_ffwd_10_0[51] => in_intel_reserved_ffwd_10_0[51].IN1
in_intel_reserved_ffwd_10_0[52] => in_intel_reserved_ffwd_10_0[52].IN1
in_intel_reserved_ffwd_10_0[53] => in_intel_reserved_ffwd_10_0[53].IN1
in_intel_reserved_ffwd_10_0[54] => in_intel_reserved_ffwd_10_0[54].IN1
in_intel_reserved_ffwd_10_0[55] => in_intel_reserved_ffwd_10_0[55].IN1
in_intel_reserved_ffwd_10_0[56] => in_intel_reserved_ffwd_10_0[56].IN1
in_intel_reserved_ffwd_10_0[57] => in_intel_reserved_ffwd_10_0[57].IN1
in_intel_reserved_ffwd_10_0[58] => in_intel_reserved_ffwd_10_0[58].IN1
in_intel_reserved_ffwd_10_0[59] => in_intel_reserved_ffwd_10_0[59].IN1
in_intel_reserved_ffwd_10_0[60] => in_intel_reserved_ffwd_10_0[60].IN1
in_intel_reserved_ffwd_10_0[61] => in_intel_reserved_ffwd_10_0[61].IN1
in_intel_reserved_ffwd_10_0[62] => in_intel_reserved_ffwd_10_0[62].IN1
in_intel_reserved_ffwd_10_0[63] => in_intel_reserved_ffwd_10_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27
out_lm32_gaussian_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_burstcount
out_o_readdata[0] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[1] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[2] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[3] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[4] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[5] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[6] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[7] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[8] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[9] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[10] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[11] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[12] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[13] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[14] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[15] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[16] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[17] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[18] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[19] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[20] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[21] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[22] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[23] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[24] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[25] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[26] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[27] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[28] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[29] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[30] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_readdata[31] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_data_out
out_o_valid[0] <= gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1.out_valid_out
out_lm32_gaussian_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_byteenable
out_lm32_gaussian_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_byteenable
out_lm32_gaussian_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_byteenable
out_lm32_gaussian_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_byteenable
out_lm32_gaussian_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_enable
out_lm32_gaussian_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_read
out_lm32_gaussian_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_write
out_lm32_gaussian_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
out_lm32_gaussian_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_lm32_gaussian1_flush_bitsignaltemp.IN1
in_lm32_gaussian_avm_readdata[0] => in_lm32_gaussian_avm_readdata[0].IN1
in_lm32_gaussian_avm_readdata[1] => in_lm32_gaussian_avm_readdata[1].IN1
in_lm32_gaussian_avm_readdata[2] => in_lm32_gaussian_avm_readdata[2].IN1
in_lm32_gaussian_avm_readdata[3] => in_lm32_gaussian_avm_readdata[3].IN1
in_lm32_gaussian_avm_readdata[4] => in_lm32_gaussian_avm_readdata[4].IN1
in_lm32_gaussian_avm_readdata[5] => in_lm32_gaussian_avm_readdata[5].IN1
in_lm32_gaussian_avm_readdata[6] => in_lm32_gaussian_avm_readdata[6].IN1
in_lm32_gaussian_avm_readdata[7] => in_lm32_gaussian_avm_readdata[7].IN1
in_lm32_gaussian_avm_readdata[8] => in_lm32_gaussian_avm_readdata[8].IN1
in_lm32_gaussian_avm_readdata[9] => in_lm32_gaussian_avm_readdata[9].IN1
in_lm32_gaussian_avm_readdata[10] => in_lm32_gaussian_avm_readdata[10].IN1
in_lm32_gaussian_avm_readdata[11] => in_lm32_gaussian_avm_readdata[11].IN1
in_lm32_gaussian_avm_readdata[12] => in_lm32_gaussian_avm_readdata[12].IN1
in_lm32_gaussian_avm_readdata[13] => in_lm32_gaussian_avm_readdata[13].IN1
in_lm32_gaussian_avm_readdata[14] => in_lm32_gaussian_avm_readdata[14].IN1
in_lm32_gaussian_avm_readdata[15] => in_lm32_gaussian_avm_readdata[15].IN1
in_lm32_gaussian_avm_readdata[16] => in_lm32_gaussian_avm_readdata[16].IN1
in_lm32_gaussian_avm_readdata[17] => in_lm32_gaussian_avm_readdata[17].IN1
in_lm32_gaussian_avm_readdata[18] => in_lm32_gaussian_avm_readdata[18].IN1
in_lm32_gaussian_avm_readdata[19] => in_lm32_gaussian_avm_readdata[19].IN1
in_lm32_gaussian_avm_readdata[20] => in_lm32_gaussian_avm_readdata[20].IN1
in_lm32_gaussian_avm_readdata[21] => in_lm32_gaussian_avm_readdata[21].IN1
in_lm32_gaussian_avm_readdata[22] => in_lm32_gaussian_avm_readdata[22].IN1
in_lm32_gaussian_avm_readdata[23] => in_lm32_gaussian_avm_readdata[23].IN1
in_lm32_gaussian_avm_readdata[24] => in_lm32_gaussian_avm_readdata[24].IN1
in_lm32_gaussian_avm_readdata[25] => in_lm32_gaussian_avm_readdata[25].IN1
in_lm32_gaussian_avm_readdata[26] => in_lm32_gaussian_avm_readdata[26].IN1
in_lm32_gaussian_avm_readdata[27] => in_lm32_gaussian_avm_readdata[27].IN1
in_lm32_gaussian_avm_readdata[28] => in_lm32_gaussian_avm_readdata[28].IN1
in_lm32_gaussian_avm_readdata[29] => in_lm32_gaussian_avm_readdata[29].IN1
in_lm32_gaussian_avm_readdata[30] => in_lm32_gaussian_avm_readdata[30].IN1
in_lm32_gaussian_avm_readdata[31] => in_lm32_gaussian_avm_readdata[31].IN1
in_lm32_gaussian_avm_readdatavalid[0] => i_llvm_fpga_mem_lm32_gaussian1_avm_readdatavalid_bitsignaltemp.IN1
in_lm32_gaussian_avm_waitrequest[0] => i_llvm_fpga_mem_lm32_gaussian1_avm_waitrequest_bitsignaltemp.IN1
in_lm32_gaussian_avm_writeack[0] => i_llvm_fpga_mem_lm32_gaussian1_avm_writeack_bitsignaltemp.IN1
out_lm32_gaussian_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
out_lm32_gaussian_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_lm32_gaussian1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_lm32_gaussian1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_lm32_gaussian1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|gaussian_readdata_reg_lm32_1:thereaddata_reg_lm32_gaussian1
out_data_out[0] <= readdata_reg_lm32_gaussian1_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_lm32_gaussian1_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_lm32_gaussian1_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_lm32_gaussian1_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_lm32_gaussian1_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_lm32_gaussian1_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_lm32_gaussian1_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_lm32_gaussian1_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_lm32_gaussian1_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_lm32_gaussian1_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_lm32_gaussian1_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_lm32_gaussian1_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_lm32_gaussian1_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_lm32_gaussian1_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_lm32_gaussian1_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_lm32_gaussian1_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_lm32_gaussian1_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_lm32_gaussian1_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_lm32_gaussian1_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_lm32_gaussian1_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_lm32_gaussian1_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_lm32_gaussian1_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_lm32_gaussian1_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_lm32_gaussian1_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_lm32_gaussian1_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_lm32_gaussian1_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_lm32_gaussian1_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_lm32_gaussian1_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_lm32_gaussian1_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_lm32_gaussian1_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_lm32_gaussian1_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_lm32_gaussian1_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_lm32_gaussian1_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_lm32_gaussian1_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_lm32_gaussian1_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_lm32_gaussian1_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_lm32_gaussian1_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_lm32_gaussian1_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_lm32_gaussian1_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_lm32_gaussian1_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_lm32_gaussian1_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_lm32_gaussian1_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_lm32_gaussian1_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_lm32_gaussian1_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_lm32_gaussian1_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_lm32_gaussian1_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_lm32_gaussian1_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_lm32_gaussian1_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_lm32_gaussian1_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_lm32_gaussian1_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_lm32_gaussian1_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_lm32_gaussian1_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_lm32_gaussian1_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_lm32_gaussian1_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_lm32_gaussian1_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_lm32_gaussian1_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_lm32_gaussian1_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_lm32_gaussian1_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_lm32_gaussian1_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_lm32_gaussian1_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_lm32_gaussian1_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_lm32_gaussian1_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_lm32_gaussian1_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_lm32_gaussian1_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_lm32_gaussian1_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_lm32_gaussian1_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_lm32_gaussian1_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_lm32_gaussian1_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_lm32_gaussian1_valid_reg_q[0].DATAIN
clock => readdata_reg_lm32_gaussian1_data_reg_q[0].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[1].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[2].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[3].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[4].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[5].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[6].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[7].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[8].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[9].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[10].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[11].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[12].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[13].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[14].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[15].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[16].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[17].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[18].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[19].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[20].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[21].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[22].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[23].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[24].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[25].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[26].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[27].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[28].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[29].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[30].CLK
clock => readdata_reg_lm32_gaussian1_data_reg_q[31].CLK
clock => readdata_reg_lm32_gaussian1_valid_reg_q[0].CLK
resetn => readdata_reg_lm32_gaussian1_data_reg_q[0].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[1].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[2].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[3].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[4].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[5].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[6].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[7].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[8].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[9].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[10].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[11].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[12].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[13].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[14].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[15].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[16].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[17].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[18].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[19].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[20].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[21].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[22].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[23].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[24].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[25].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[26].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[27].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[28].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[29].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[30].ACLR
resetn => readdata_reg_lm32_gaussian1_data_reg_q[31].ACLR
resetn => readdata_reg_lm32_gaussian1_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm32_0:thei_llvm_fpga_mem_lm32_gaussian27|lsu_top:thei_llvm_fpga_mem_lm32_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|dspba_delay_ver:i_mul14_gaussian33_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|dspba_delay_ver:i_mul14_gaussian33_im8_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im8_cma_data_reg
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_in[1] => fifo_data_in[1].IN1
data_in[2] => fifo_data_in[2].IN1
data_in[3] => fifo_data_in[3].IN1
data_in[4] => fifo_data_in[4].IN1
data_in[5] => fifo_data_in[5].IN1
data_in[6] => fifo_data_in[6].IN1
data_in[7] => fifo_data_in[7].IN1
data_in[8] => fifo_data_in[8].IN1
data_in[9] => fifo_data_in[9].IN1
data_in[10] => fifo_data_in[10].IN1
data_in[11] => fifo_data_in[11].IN1
data_in[12] => fifo_data_in[12].IN1
data_in[13] => fifo_data_in[13].IN1
data_in[14] => fifo_data_in[14].IN1
data_in[15] => fifo_data_in[15].IN1
data_in[16] => fifo_data_in[16].IN1
data_in[17] => fifo_data_in[17].IN1
data_in[18] => fifo_data_in[18].IN1
data_in[19] => fifo_data_in[19].IN1
data_in[20] => fifo_data_in[20].IN1
data_in[21] => fifo_data_in[21].IN1
data_in[22] => fifo_data_in[22].IN1
data_in[23] => fifo_data_in[23].IN1
data_in[24] => fifo_data_in[24].IN1
data_in[25] => fifo_data_in[25].IN1
data_in[26] => fifo_data_in[26].IN1
data_in[27] => fifo_data_in[27].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|dspba_delay_ver:i_mul14_gaussian33_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im0_cma_data_reg
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_in[1] => fifo_data_in[1].IN1
data_in[2] => fifo_data_in[2].IN1
data_in[3] => fifo_data_in[3].IN1
data_in[4] => fifo_data_in[4].IN1
data_in[5] => fifo_data_in[5].IN1
data_in[6] => fifo_data_in[6].IN1
data_in[7] => fifo_data_in[7].IN1
data_in[8] => fifo_data_in[8].IN1
data_in[9] => fifo_data_in[9].IN1
data_in[10] => fifo_data_in[10].IN1
data_in[11] => fifo_data_in[11].IN1
data_in[12] => fifo_data_in[12].IN1
data_in[13] => fifo_data_in[13].IN1
data_in[14] => fifo_data_in[14].IN1
data_in[15] => fifo_data_in[15].IN1
data_in[16] => fifo_data_in[16].IN1
data_in[17] => fifo_data_in[17].IN1
data_in[18] => fifo_data_in[18].IN1
data_in[19] => fifo_data_in[19].IN1
data_in[20] => fifo_data_in[20].IN1
data_in[21] => fifo_data_in[21].IN1
data_in[22] => fifo_data_in[22].IN1
data_in[23] => fifo_data_in[23].IN1
data_in[24] => fifo_data_in[24].IN1
data_in[25] => fifo_data_in[25].IN1
data_in[26] => fifo_data_in[26].IN1
data_in[27] => fifo_data_in[27].IN1
data_in[28] => fifo_data_in[28].IN1
data_in[29] => fifo_data_in[29].IN1
data_in[30] => fifo_data_in[30].IN1
data_in[31] => fifo_data_in[31].IN1
data_in[32] => fifo_data_in[32].IN1
data_in[33] => fifo_data_in[33].IN1
data_in[34] => fifo_data_in[34].IN1
data_in[35] => fifo_data_in[35].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
data_out[32] <= acl_staging_reg:staging_reg.o_data
data_out[33] <= acl_staging_reg:staging_reg.o_data
data_out[34] <= acl_staging_reg:staging_reg.o_data
data_out[35] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_in[32] => r_data_NO_SHIFT_REG[32].DATAIN
data_in[33] => r_data_NO_SHIFT_REG[33].DATAIN
data_in[34] => r_data_NO_SHIFT_REG[34].DATAIN
data_in[35] => r_data_NO_SHIFT_REG[35].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= r_data_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= r_data_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= r_data_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= r_data_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_data[35] => o_data.DATAA
i_data[35] => r_data[35].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_in[1] => fifo_data_in[1].IN1
data_in[2] => fifo_data_in[2].IN1
data_in[3] => fifo_data_in[3].IN1
data_in[4] => fifo_data_in[4].IN1
data_in[5] => fifo_data_in[5].IN1
data_in[6] => fifo_data_in[6].IN1
data_in[7] => fifo_data_in[7].IN1
data_in[8] => fifo_data_in[8].IN1
data_in[9] => fifo_data_in[9].IN1
data_in[10] => fifo_data_in[10].IN1
data_in[11] => fifo_data_in[11].IN1
data_in[12] => fifo_data_in[12].IN1
data_in[13] => fifo_data_in[13].IN1
data_in[14] => fifo_data_in[14].IN1
data_in[15] => fifo_data_in[15].IN1
data_in[16] => fifo_data_in[16].IN1
data_in[17] => fifo_data_in[17].IN1
data_in[18] => fifo_data_in[18].IN1
data_in[19] => fifo_data_in[19].IN1
data_in[20] => fifo_data_in[20].IN1
data_in[21] => fifo_data_in[21].IN1
data_in[22] => fifo_data_in[22].IN1
data_in[23] => fifo_data_in[23].IN1
data_in[24] => fifo_data_in[24].IN1
data_in[25] => fifo_data_in[25].IN1
data_in[26] => fifo_data_in[26].IN1
data_in[27] => fifo_data_in[27].IN1
data_in[28] => fifo_data_in[28].IN1
data_in[29] => fifo_data_in[29].IN1
data_in[30] => fifo_data_in[30].IN1
data_in[31] => fifo_data_in[31].IN1
data_in[32] => fifo_data_in[32].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
data_out[32] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_in[32] => r_data_NO_SHIFT_REG[32].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= r_data_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35
out_memdep_gaussian_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_memdep_gaussian_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_address
out_o_valid[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.o_valid
out_o_writeack[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.o_writeack
out_memdep_gaussian_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_burstcount
out_memdep_gaussian_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_byteenable
out_memdep_gaussian_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_byteenable
out_memdep_gaussian_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_byteenable
out_memdep_gaussian_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_byteenable
out_memdep_gaussian_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_enable
out_memdep_gaussian_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_read
out_memdep_gaussian_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_write
out_memdep_gaussian_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
out_memdep_gaussian_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_memdep_gaussian1_flush_bitsignaltemp.IN1
in_memdep_gaussian_avm_readdata[0] => in_memdep_gaussian_avm_readdata[0].IN1
in_memdep_gaussian_avm_readdata[1] => in_memdep_gaussian_avm_readdata[1].IN1
in_memdep_gaussian_avm_readdata[2] => in_memdep_gaussian_avm_readdata[2].IN1
in_memdep_gaussian_avm_readdata[3] => in_memdep_gaussian_avm_readdata[3].IN1
in_memdep_gaussian_avm_readdata[4] => in_memdep_gaussian_avm_readdata[4].IN1
in_memdep_gaussian_avm_readdata[5] => in_memdep_gaussian_avm_readdata[5].IN1
in_memdep_gaussian_avm_readdata[6] => in_memdep_gaussian_avm_readdata[6].IN1
in_memdep_gaussian_avm_readdata[7] => in_memdep_gaussian_avm_readdata[7].IN1
in_memdep_gaussian_avm_readdata[8] => in_memdep_gaussian_avm_readdata[8].IN1
in_memdep_gaussian_avm_readdata[9] => in_memdep_gaussian_avm_readdata[9].IN1
in_memdep_gaussian_avm_readdata[10] => in_memdep_gaussian_avm_readdata[10].IN1
in_memdep_gaussian_avm_readdata[11] => in_memdep_gaussian_avm_readdata[11].IN1
in_memdep_gaussian_avm_readdata[12] => in_memdep_gaussian_avm_readdata[12].IN1
in_memdep_gaussian_avm_readdata[13] => in_memdep_gaussian_avm_readdata[13].IN1
in_memdep_gaussian_avm_readdata[14] => in_memdep_gaussian_avm_readdata[14].IN1
in_memdep_gaussian_avm_readdata[15] => in_memdep_gaussian_avm_readdata[15].IN1
in_memdep_gaussian_avm_readdata[16] => in_memdep_gaussian_avm_readdata[16].IN1
in_memdep_gaussian_avm_readdata[17] => in_memdep_gaussian_avm_readdata[17].IN1
in_memdep_gaussian_avm_readdata[18] => in_memdep_gaussian_avm_readdata[18].IN1
in_memdep_gaussian_avm_readdata[19] => in_memdep_gaussian_avm_readdata[19].IN1
in_memdep_gaussian_avm_readdata[20] => in_memdep_gaussian_avm_readdata[20].IN1
in_memdep_gaussian_avm_readdata[21] => in_memdep_gaussian_avm_readdata[21].IN1
in_memdep_gaussian_avm_readdata[22] => in_memdep_gaussian_avm_readdata[22].IN1
in_memdep_gaussian_avm_readdata[23] => in_memdep_gaussian_avm_readdata[23].IN1
in_memdep_gaussian_avm_readdata[24] => in_memdep_gaussian_avm_readdata[24].IN1
in_memdep_gaussian_avm_readdata[25] => in_memdep_gaussian_avm_readdata[25].IN1
in_memdep_gaussian_avm_readdata[26] => in_memdep_gaussian_avm_readdata[26].IN1
in_memdep_gaussian_avm_readdata[27] => in_memdep_gaussian_avm_readdata[27].IN1
in_memdep_gaussian_avm_readdata[28] => in_memdep_gaussian_avm_readdata[28].IN1
in_memdep_gaussian_avm_readdata[29] => in_memdep_gaussian_avm_readdata[29].IN1
in_memdep_gaussian_avm_readdata[30] => in_memdep_gaussian_avm_readdata[30].IN1
in_memdep_gaussian_avm_readdata[31] => in_memdep_gaussian_avm_readdata[31].IN1
in_memdep_gaussian_avm_readdatavalid[0] => i_llvm_fpga_mem_memdep_gaussian1_avm_readdatavalid_bitsignaltemp.IN1
in_memdep_gaussian_avm_waitrequest[0] => i_llvm_fpga_mem_memdep_gaussian1_avm_waitrequest_bitsignaltemp.IN1
in_memdep_gaussian_avm_writeack[0] => i_llvm_fpga_mem_memdep_gaussian1_avm_writeack_bitsignaltemp.IN1
out_lsu_memdep_o_active[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.o_active
in_i_stall[0] => i_llvm_fpga_mem_memdep_gaussian1_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_memdep_gaussian1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_memdep_gaussian1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_memdep_gaussian1_i_valid_bitsignaltemp.IN1
in_i_writedata[0] => in_i_writedata[0].IN1
in_i_writedata[1] => in_i_writedata[1].IN1
in_i_writedata[2] => in_i_writedata[2].IN1
in_i_writedata[3] => in_i_writedata[3].IN1
in_i_writedata[4] => in_i_writedata[4].IN1
in_i_writedata[5] => in_i_writedata[5].IN1
in_i_writedata[6] => in_i_writedata[6].IN1
in_i_writedata[7] => in_i_writedata[7].IN1
in_i_writedata[8] => in_i_writedata[8].IN1
in_i_writedata[9] => in_i_writedata[9].IN1
in_i_writedata[10] => in_i_writedata[10].IN1
in_i_writedata[11] => in_i_writedata[11].IN1
in_i_writedata[12] => in_i_writedata[12].IN1
in_i_writedata[13] => in_i_writedata[13].IN1
in_i_writedata[14] => in_i_writedata[14].IN1
in_i_writedata[15] => in_i_writedata[15].IN1
in_i_writedata[16] => in_i_writedata[16].IN1
in_i_writedata[17] => in_i_writedata[17].IN1
in_i_writedata[18] => in_i_writedata[18].IN1
in_i_writedata[19] => in_i_writedata[19].IN1
in_i_writedata[20] => in_i_writedata[20].IN1
in_i_writedata[21] => in_i_writedata[21].IN1
in_i_writedata[22] => in_i_writedata[22].IN1
in_i_writedata[23] => in_i_writedata[23].IN1
in_i_writedata[24] => in_i_writedata[24].IN1
in_i_writedata[25] => in_i_writedata[25].IN1
in_i_writedata[26] => in_i_writedata[26].IN1
in_i_writedata[27] => in_i_writedata[27].IN1
in_i_writedata[28] => in_i_writedata[28].IN1
in_i_writedata[29] => in_i_writedata[29].IN1
in_i_writedata[30] => in_i_writedata[30].IN1
in_i_writedata[31] => in_i_writedata[31].IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_write:pipelined_write.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => i_writedata[0].IN1
i_writedata[1] => i_writedata[1].IN1
i_writedata[2] => i_writedata[2].IN1
i_writedata[3] => i_writedata[3].IN1
i_writedata[4] => i_writedata[4].IN1
i_writedata[5] => i_writedata[5].IN1
i_writedata[6] => i_writedata[6].IN1
i_writedata[7] => i_writedata[7].IN1
i_writedata[8] => i_writedata[8].IN1
i_writedata[9] => i_writedata[9].IN1
i_writedata[10] => i_writedata[10].IN1
i_writedata[11] => i_writedata[11].IN1
i_writedata[12] => i_writedata[12].IN1
i_writedata[13] => i_writedata[13].IN1
i_writedata[14] => i_writedata[14].IN1
i_writedata[15] => i_writedata[15].IN1
i_writedata[16] => i_writedata[16].IN1
i_writedata[17] => i_writedata[17].IN1
i_writedata[18] => i_writedata[18].IN1
i_writedata[19] => i_writedata[19].IN1
i_writedata[20] => i_writedata[20].IN1
i_writedata[21] => i_writedata[21].IN1
i_writedata[22] => i_writedata[22].IN1
i_writedata[23] => i_writedata[23].IN1
i_writedata[24] => i_writedata[24].IN1
i_writedata[25] => i_writedata[25].IN1
i_writedata[26] => i_writedata[26].IN1
i_writedata[27] => i_writedata[27].IN1
i_writedata[28] => i_writedata[28].IN1
i_writedata[29] => i_writedata[29].IN1
i_writedata[30] => i_writedata[30].IN1
i_writedata[31] => i_writedata[31].IN1
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_write:pipelined_write.o_valid
o_empty <= lsu_pipelined_write:pipelined_write.o_empty
o_almost_empty <= lsu_pipelined_write:pipelined_write.o_almost_empty
o_readdata[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[1] <= o_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[2] <= o_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[3] <= o_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[4] <= o_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[5] <= o_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[6] <= o_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[7] <= o_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[8] <= o_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[9] <= o_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[10] <= o_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[11] <= o_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[12] <= o_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[13] <= o_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[14] <= o_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[15] <= o_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[16] <= o_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[17] <= o_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[18] <= o_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[19] <= o_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[20] <= o_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[21] <= o_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[22] <= o_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[23] <= o_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[24] <= o_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[25] <= o_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[26] <= o_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[27] <= o_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[28] <= o_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[29] <= o_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[30] <= o_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[31] <= o_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= <GND>
avm_readdata[0] => ~NO_FANOUT~
avm_readdata[1] => ~NO_FANOUT~
avm_readdata[2] => ~NO_FANOUT~
avm_readdata[3] => ~NO_FANOUT~
avm_readdata[4] => ~NO_FANOUT~
avm_readdata[5] => ~NO_FANOUT~
avm_readdata[6] => ~NO_FANOUT~
avm_readdata[7] => ~NO_FANOUT~
avm_readdata[8] => ~NO_FANOUT~
avm_readdata[9] => ~NO_FANOUT~
avm_readdata[10] => ~NO_FANOUT~
avm_readdata[11] => ~NO_FANOUT~
avm_readdata[12] => ~NO_FANOUT~
avm_readdata[13] => ~NO_FANOUT~
avm_readdata[14] => ~NO_FANOUT~
avm_readdata[15] => ~NO_FANOUT~
avm_readdata[16] => ~NO_FANOUT~
avm_readdata[17] => ~NO_FANOUT~
avm_readdata[18] => ~NO_FANOUT~
avm_readdata[19] => ~NO_FANOUT~
avm_readdata[20] => ~NO_FANOUT~
avm_readdata[21] => ~NO_FANOUT~
avm_readdata[22] => ~NO_FANOUT~
avm_readdata[23] => ~NO_FANOUT~
avm_readdata[24] => ~NO_FANOUT~
avm_readdata[25] => ~NO_FANOUT~
avm_readdata[26] => ~NO_FANOUT~
avm_readdata[27] => ~NO_FANOUT~
avm_readdata[28] => ~NO_FANOUT~
avm_readdata[29] => ~NO_FANOUT~
avm_readdata[30] => ~NO_FANOUT~
avm_readdata[31] => ~NO_FANOUT~
avm_write <= lsu_pipelined_write:pipelined_write.avm_write
avm_writeack => lsu_writeack.IN1
avm_writedata[0] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[1] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[2] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[3] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[4] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[5] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[6] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[7] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[8] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[9] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[10] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[11] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[12] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[13] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[14] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[15] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[16] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[17] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[18] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[19] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[20] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[21] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[22] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[23] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[24] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[25] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[26] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[27] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[28] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[29] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[30] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[31] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_byteenable[0] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => ~NO_FANOUT~
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_writeack <= lsu_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => i_byteenable[0].IN1
i_byteenable[1] => i_byteenable[1].IN1
i_byteenable[2] => i_byteenable[2].IN1
i_byteenable[3] => i_byteenable[3].IN1
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_write:pipelined_write.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_write:pipelined_write.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write
clk => clk.IN3
resetn => resetn.IN2
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[32].IN1
i_address[1] => core_data_in[33].IN1
i_address[2] => core_data_in[34].IN1
i_address[3] => core_data_in[35].IN1
i_address[4] => core_data_in[36].IN1
i_address[5] => core_data_in[37].IN1
i_address[6] => core_data_in[38].IN1
i_address[7] => core_data_in[39].IN1
i_address[8] => core_data_in[40].IN1
i_address[9] => core_data_in[41].IN1
i_address[10] => core_data_in[42].IN1
i_address[11] => core_data_in[43].IN1
i_address[12] => core_data_in[44].IN1
i_address[13] => core_data_in[45].IN1
i_address[14] => core_data_in[46].IN1
i_address[15] => core_data_in[47].IN1
i_address[16] => core_data_in[48].IN1
i_address[17] => core_data_in[49].IN1
i_address[18] => core_data_in[50].IN1
i_address[19] => core_data_in[51].IN1
i_address[20] => core_data_in[52].IN1
i_address[21] => core_data_in[53].IN1
i_address[22] => core_data_in[54].IN1
i_address[23] => core_data_in[55].IN1
i_address[24] => core_data_in[56].IN1
i_address[25] => core_data_in[57].IN1
i_address[26] => core_data_in[58].IN1
i_address[27] => core_data_in[59].IN1
i_address[28] => core_data_in[60].IN1
i_address[29] => core_data_in[61].IN1
i_address[30] => core_data_in[62].IN1
i_address[31] => core_data_in[63].IN1
i_writedata[0] => core_data_in[0].IN1
i_writedata[1] => core_data_in[1].IN1
i_writedata[2] => core_data_in[2].IN1
i_writedata[3] => core_data_in[3].IN1
i_writedata[4] => core_data_in[4].IN1
i_writedata[5] => core_data_in[5].IN1
i_writedata[6] => core_data_in[6].IN1
i_writedata[7] => core_data_in[7].IN1
i_writedata[8] => core_data_in[8].IN1
i_writedata[9] => core_data_in[9].IN1
i_writedata[10] => core_data_in[10].IN1
i_writedata[11] => core_data_in[11].IN1
i_writedata[12] => core_data_in[12].IN1
i_writedata[13] => core_data_in[13].IN1
i_writedata[14] => core_data_in[14].IN1
i_writedata[15] => core_data_in[15].IN1
i_writedata[16] => core_data_in[16].IN1
i_writedata[17] => core_data_in[17].IN1
i_writedata[18] => core_data_in[18].IN1
i_writedata[19] => core_data_in[19].IN1
i_writedata[20] => core_data_in[20].IN1
i_writedata[21] => core_data_in[21].IN1
i_writedata[22] => core_data_in[22].IN1
i_writedata[23] => core_data_in[23].IN1
i_writedata[24] => core_data_in[24].IN1
i_writedata[25] => core_data_in[25].IN1
i_writedata[26] => core_data_in[26].IN1
i_writedata[27] => core_data_in[27].IN1
i_writedata[28] => core_data_in[28].IN1
i_writedata[29] => core_data_in[29].IN1
i_writedata[30] => core_data_in[30].IN1
i_writedata[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:data_fifo.o_data
avm_address[3] <= hld_fifo:data_fifo.o_data
avm_address[4] <= hld_fifo:data_fifo.o_data
avm_address[5] <= hld_fifo:data_fifo.o_data
avm_address[6] <= hld_fifo:data_fifo.o_data
avm_address[7] <= hld_fifo:data_fifo.o_data
avm_address[8] <= hld_fifo:data_fifo.o_data
avm_address[9] <= hld_fifo:data_fifo.o_data
avm_address[10] <= hld_fifo:data_fifo.o_data
avm_address[11] <= hld_fifo:data_fifo.o_data
avm_address[12] <= hld_fifo:data_fifo.o_data
avm_address[13] <= hld_fifo:data_fifo.o_data
avm_address[14] <= hld_fifo:data_fifo.o_data
avm_address[15] <= hld_fifo:data_fifo.o_data
avm_address[16] <= hld_fifo:data_fifo.o_data
avm_address[17] <= hld_fifo:data_fifo.o_data
avm_address[18] <= hld_fifo:data_fifo.o_data
avm_address[19] <= hld_fifo:data_fifo.o_data
avm_address[20] <= hld_fifo:data_fifo.o_data
avm_address[21] <= hld_fifo:data_fifo.o_data
avm_address[22] <= hld_fifo:data_fifo.o_data
avm_address[23] <= hld_fifo:data_fifo.o_data
avm_address[24] <= hld_fifo:data_fifo.o_data
avm_address[25] <= hld_fifo:data_fifo.o_data
avm_address[26] <= hld_fifo:data_fifo.o_data
avm_address[27] <= hld_fifo:data_fifo.o_data
avm_address[28] <= hld_fifo:data_fifo.o_data
avm_address[29] <= hld_fifo:data_fifo.o_data
avm_address[30] <= hld_fifo:data_fifo.o_data
avm_address[31] <= hld_fifo:data_fifo.o_data
avm_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
avm_writeack => ack_counter.IN1
avm_writeack => ack_counter.IN1
avm_writedata[0] <= hld_fifo:data_fifo.o_data
avm_writedata[1] <= hld_fifo:data_fifo.o_data
avm_writedata[2] <= hld_fifo:data_fifo.o_data
avm_writedata[3] <= hld_fifo:data_fifo.o_data
avm_writedata[4] <= hld_fifo:data_fifo.o_data
avm_writedata[5] <= hld_fifo:data_fifo.o_data
avm_writedata[6] <= hld_fifo:data_fifo.o_data
avm_writedata[7] <= hld_fifo:data_fifo.o_data
avm_writedata[8] <= hld_fifo:data_fifo.o_data
avm_writedata[9] <= hld_fifo:data_fifo.o_data
avm_writedata[10] <= hld_fifo:data_fifo.o_data
avm_writedata[11] <= hld_fifo:data_fifo.o_data
avm_writedata[12] <= hld_fifo:data_fifo.o_data
avm_writedata[13] <= hld_fifo:data_fifo.o_data
avm_writedata[14] <= hld_fifo:data_fifo.o_data
avm_writedata[15] <= hld_fifo:data_fifo.o_data
avm_writedata[16] <= hld_fifo:data_fifo.o_data
avm_writedata[17] <= hld_fifo:data_fifo.o_data
avm_writedata[18] <= hld_fifo:data_fifo.o_data
avm_writedata[19] <= hld_fifo:data_fifo.o_data
avm_writedata[20] <= hld_fifo:data_fifo.o_data
avm_writedata[21] <= hld_fifo:data_fifo.o_data
avm_writedata[22] <= hld_fifo:data_fifo.o_data
avm_writedata[23] <= hld_fifo:data_fifo.o_data
avm_writedata[24] <= hld_fifo:data_fifo.o_data
avm_writedata[25] <= hld_fifo:data_fifo.o_data
avm_writedata[26] <= hld_fifo:data_fifo.o_data
avm_writedata[27] <= hld_fifo:data_fifo.o_data
avm_writedata[28] <= hld_fifo:data_fifo.o_data
avm_writedata[29] <= hld_fifo:data_fifo.o_data
avm_writedata[30] <= hld_fifo:data_fifo.o_data
avm_writedata[31] <= hld_fifo:data_fifo.o_data
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => write_accepted.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
i_data[35] => data_in[35].IN1
i_data[36] => data_in[36].IN1
i_data[37] => data_in[37].IN1
i_data[38] => data_in[38].IN1
i_data[39] => data_in[39].IN1
i_data[40] => data_in[40].IN1
i_data[41] => data_in[41].IN1
i_data[42] => data_in[42].IN1
i_data[43] => data_in[43].IN1
i_data[44] => data_in[44].IN1
i_data[45] => data_in[45].IN1
i_data[46] => data_in[46].IN1
i_data[47] => data_in[47].IN1
i_data[48] => data_in[48].IN1
i_data[49] => data_in[49].IN1
i_data[50] => data_in[50].IN1
i_data[51] => data_in[51].IN1
i_data[52] => data_in[52].IN1
i_data[53] => data_in[53].IN1
i_data[54] => data_in[54].IN1
i_data[55] => data_in[55].IN1
i_data[56] => data_in[56].IN1
i_data[57] => data_in[57].IN1
i_data[58] => data_in[58].IN1
i_data[59] => data_in[59].IN1
i_data[60] => data_in[60].IN1
i_data[61] => data_in[61].IN1
i_data[62] => data_in[62].IN1
i_data[63] => data_in[63].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[35] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[36] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[37] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[38] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[39] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[40] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[41] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[42] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[43] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[44] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[45] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[46] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[47] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[48] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[49] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[50] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[51] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[52] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[53] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[54] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[55] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[56] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[57] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[58] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[59] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[60] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[61] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[62] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[63] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[32] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[33] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[34] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[35] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[36] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[37] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[38] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[39] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[40] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[41] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[42] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[43] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[44] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[45] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[46] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[47] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[48] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[49] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[50] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[51] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[52] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[53] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[54] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[55] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[56] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[57] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[58] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[59] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[60] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[61] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[62] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[63] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_jr32:auto_generated.wren
data[0] => dpram_jr32:auto_generated.data[0]
data[1] => dpram_jr32:auto_generated.data[1]
data[2] => dpram_jr32:auto_generated.data[2]
data[3] => dpram_jr32:auto_generated.data[3]
data[4] => dpram_jr32:auto_generated.data[4]
data[5] => dpram_jr32:auto_generated.data[5]
data[6] => dpram_jr32:auto_generated.data[6]
data[7] => dpram_jr32:auto_generated.data[7]
data[8] => dpram_jr32:auto_generated.data[8]
data[9] => dpram_jr32:auto_generated.data[9]
data[10] => dpram_jr32:auto_generated.data[10]
data[11] => dpram_jr32:auto_generated.data[11]
data[12] => dpram_jr32:auto_generated.data[12]
data[13] => dpram_jr32:auto_generated.data[13]
data[14] => dpram_jr32:auto_generated.data[14]
data[15] => dpram_jr32:auto_generated.data[15]
data[16] => dpram_jr32:auto_generated.data[16]
data[17] => dpram_jr32:auto_generated.data[17]
data[18] => dpram_jr32:auto_generated.data[18]
data[19] => dpram_jr32:auto_generated.data[19]
data[20] => dpram_jr32:auto_generated.data[20]
data[21] => dpram_jr32:auto_generated.data[21]
data[22] => dpram_jr32:auto_generated.data[22]
data[23] => dpram_jr32:auto_generated.data[23]
data[24] => dpram_jr32:auto_generated.data[24]
data[25] => dpram_jr32:auto_generated.data[25]
data[26] => dpram_jr32:auto_generated.data[26]
data[27] => dpram_jr32:auto_generated.data[27]
data[28] => dpram_jr32:auto_generated.data[28]
data[29] => dpram_jr32:auto_generated.data[29]
data[30] => dpram_jr32:auto_generated.data[30]
data[31] => dpram_jr32:auto_generated.data[31]
data[32] => dpram_jr32:auto_generated.data[32]
data[33] => dpram_jr32:auto_generated.data[33]
data[34] => dpram_jr32:auto_generated.data[34]
data[35] => dpram_jr32:auto_generated.data[35]
data[36] => dpram_jr32:auto_generated.data[36]
data[37] => dpram_jr32:auto_generated.data[37]
data[38] => dpram_jr32:auto_generated.data[38]
data[39] => dpram_jr32:auto_generated.data[39]
data[40] => dpram_jr32:auto_generated.data[40]
data[41] => dpram_jr32:auto_generated.data[41]
data[42] => dpram_jr32:auto_generated.data[42]
data[43] => dpram_jr32:auto_generated.data[43]
data[44] => dpram_jr32:auto_generated.data[44]
data[45] => dpram_jr32:auto_generated.data[45]
data[46] => dpram_jr32:auto_generated.data[46]
data[47] => dpram_jr32:auto_generated.data[47]
data[48] => dpram_jr32:auto_generated.data[48]
data[49] => dpram_jr32:auto_generated.data[49]
data[50] => dpram_jr32:auto_generated.data[50]
data[51] => dpram_jr32:auto_generated.data[51]
data[52] => dpram_jr32:auto_generated.data[52]
data[53] => dpram_jr32:auto_generated.data[53]
data[54] => dpram_jr32:auto_generated.data[54]
data[55] => dpram_jr32:auto_generated.data[55]
data[56] => dpram_jr32:auto_generated.data[56]
data[57] => dpram_jr32:auto_generated.data[57]
data[58] => dpram_jr32:auto_generated.data[58]
data[59] => dpram_jr32:auto_generated.data[59]
data[60] => dpram_jr32:auto_generated.data[60]
data[61] => dpram_jr32:auto_generated.data[61]
data[62] => dpram_jr32:auto_generated.data[62]
data[63] => dpram_jr32:auto_generated.data[63]
wraddress[0] => dpram_jr32:auto_generated.wraddress[0]
wraddress[1] => dpram_jr32:auto_generated.wraddress[1]
wraddress[2] => dpram_jr32:auto_generated.wraddress[2]
wraddress[3] => dpram_jr32:auto_generated.wraddress[3]
wraddress[4] => dpram_jr32:auto_generated.wraddress[4]
inclock => dpram_jr32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_jr32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_jr32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_jr32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_jr32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_jr32:auto_generated.rdaddress[4]
outclock => dpram_jr32:auto_generated.outclock
outclocken => dpram_jr32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_jr32:auto_generated.q[0]
q[1] <= dpram_jr32:auto_generated.q[1]
q[2] <= dpram_jr32:auto_generated.q[2]
q[3] <= dpram_jr32:auto_generated.q[3]
q[4] <= dpram_jr32:auto_generated.q[4]
q[5] <= dpram_jr32:auto_generated.q[5]
q[6] <= dpram_jr32:auto_generated.q[6]
q[7] <= dpram_jr32:auto_generated.q[7]
q[8] <= dpram_jr32:auto_generated.q[8]
q[9] <= dpram_jr32:auto_generated.q[9]
q[10] <= dpram_jr32:auto_generated.q[10]
q[11] <= dpram_jr32:auto_generated.q[11]
q[12] <= dpram_jr32:auto_generated.q[12]
q[13] <= dpram_jr32:auto_generated.q[13]
q[14] <= dpram_jr32:auto_generated.q[14]
q[15] <= dpram_jr32:auto_generated.q[15]
q[16] <= dpram_jr32:auto_generated.q[16]
q[17] <= dpram_jr32:auto_generated.q[17]
q[18] <= dpram_jr32:auto_generated.q[18]
q[19] <= dpram_jr32:auto_generated.q[19]
q[20] <= dpram_jr32:auto_generated.q[20]
q[21] <= dpram_jr32:auto_generated.q[21]
q[22] <= dpram_jr32:auto_generated.q[22]
q[23] <= dpram_jr32:auto_generated.q[23]
q[24] <= dpram_jr32:auto_generated.q[24]
q[25] <= dpram_jr32:auto_generated.q[25]
q[26] <= dpram_jr32:auto_generated.q[26]
q[27] <= dpram_jr32:auto_generated.q[27]
q[28] <= dpram_jr32:auto_generated.q[28]
q[29] <= dpram_jr32:auto_generated.q[29]
q[30] <= dpram_jr32:auto_generated.q[30]
q[31] <= dpram_jr32:auto_generated.q[31]
q[32] <= dpram_jr32:auto_generated.q[32]
q[33] <= dpram_jr32:auto_generated.q[33]
q[34] <= dpram_jr32:auto_generated.q[34]
q[35] <= dpram_jr32:auto_generated.q[35]
q[36] <= dpram_jr32:auto_generated.q[36]
q[37] <= dpram_jr32:auto_generated.q[37]
q[38] <= dpram_jr32:auto_generated.q[38]
q[39] <= dpram_jr32:auto_generated.q[39]
q[40] <= dpram_jr32:auto_generated.q[40]
q[41] <= dpram_jr32:auto_generated.q[41]
q[42] <= dpram_jr32:auto_generated.q[42]
q[43] <= dpram_jr32:auto_generated.q[43]
q[44] <= dpram_jr32:auto_generated.q[44]
q[45] <= dpram_jr32:auto_generated.q[45]
q[46] <= dpram_jr32:auto_generated.q[46]
q[47] <= dpram_jr32:auto_generated.q[47]
q[48] <= dpram_jr32:auto_generated.q[48]
q[49] <= dpram_jr32:auto_generated.q[49]
q[50] <= dpram_jr32:auto_generated.q[50]
q[51] <= dpram_jr32:auto_generated.q[51]
q[52] <= dpram_jr32:auto_generated.q[52]
q[53] <= dpram_jr32:auto_generated.q[53]
q[54] <= dpram_jr32:auto_generated.q[54]
q[55] <= dpram_jr32:auto_generated.q[55]
q[56] <= dpram_jr32:auto_generated.q[56]
q[57] <= dpram_jr32:auto_generated.q[57]
q[58] <= dpram_jr32:auto_generated.q[58]
q[59] <= dpram_jr32:auto_generated.q[59]
q[60] <= dpram_jr32:auto_generated.q[60]
q[61] <= dpram_jr32:auto_generated.q[61]
q[62] <= dpram_jr32:auto_generated.q[62]
q[63] <= dpram_jr32:auto_generated.q[63]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
data[32] => lutrama32.PORTADATAIN
data[33] => lutrama33.PORTADATAIN
data[34] => lutrama34.PORTADATAIN
data[35] => lutrama35.PORTADATAIN
data[36] => lutrama36.PORTADATAIN
data[37] => lutrama37.PORTADATAIN
data[38] => lutrama38.PORTADATAIN
data[39] => lutrama39.PORTADATAIN
data[40] => lutrama40.PORTADATAIN
data[41] => lutrama41.PORTADATAIN
data[42] => lutrama42.PORTADATAIN
data[43] => lutrama43.PORTADATAIN
data[44] => lutrama44.PORTADATAIN
data[45] => lutrama45.PORTADATAIN
data[46] => lutrama46.PORTADATAIN
data[47] => lutrama47.PORTADATAIN
data[48] => lutrama48.PORTADATAIN
data[49] => lutrama49.PORTADATAIN
data[50] => lutrama50.PORTADATAIN
data[51] => lutrama51.PORTADATAIN
data[52] => lutrama52.PORTADATAIN
data[53] => lutrama53.PORTADATAIN
data[54] => lutrama54.PORTADATAIN
data[55] => lutrama55.PORTADATAIN
data[56] => lutrama56.PORTADATAIN
data[57] => lutrama57.PORTADATAIN
data[58] => lutrama58.PORTADATAIN
data[59] => lutrama59.PORTADATAIN
data[60] => lutrama60.PORTADATAIN
data[61] => lutrama61.PORTADATAIN
data[62] => lutrama62.PORTADATAIN
data[63] => lutrama63.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
inclock => lutrama32.CLK0
inclock => lutrama33.CLK0
inclock => lutrama34.CLK0
inclock => lutrama35.CLK0
inclock => lutrama36.CLK0
inclock => lutrama37.CLK0
inclock => lutrama38.CLK0
inclock => lutrama39.CLK0
inclock => lutrama40.CLK0
inclock => lutrama41.CLK0
inclock => lutrama42.CLK0
inclock => lutrama43.CLK0
inclock => lutrama44.CLK0
inclock => lutrama45.CLK0
inclock => lutrama46.CLK0
inclock => lutrama47.CLK0
inclock => lutrama48.CLK0
inclock => lutrama49.CLK0
inclock => lutrama50.CLK0
inclock => lutrama51.CLK0
inclock => lutrama52.CLK0
inclock => lutrama53.CLK0
inclock => lutrama54.CLK0
inclock => lutrama55.CLK0
inclock => lutrama56.CLK0
inclock => lutrama57.CLK0
inclock => lutrama58.CLK0
inclock => lutrama59.CLK0
inclock => lutrama60.CLK0
inclock => lutrama61.CLK0
inclock => lutrama62.CLK0
inclock => lutrama63.CLK0
outclock => dataout_reg[63].CLK
outclock => dataout_reg[62].CLK
outclock => dataout_reg[61].CLK
outclock => dataout_reg[60].CLK
outclock => dataout_reg[59].CLK
outclock => dataout_reg[58].CLK
outclock => dataout_reg[57].CLK
outclock => dataout_reg[56].CLK
outclock => dataout_reg[55].CLK
outclock => dataout_reg[54].CLK
outclock => dataout_reg[53].CLK
outclock => dataout_reg[52].CLK
outclock => dataout_reg[51].CLK
outclock => dataout_reg[50].CLK
outclock => dataout_reg[49].CLK
outclock => dataout_reg[48].CLK
outclock => dataout_reg[47].CLK
outclock => dataout_reg[46].CLK
outclock => dataout_reg[45].CLK
outclock => dataout_reg[44].CLK
outclock => dataout_reg[43].CLK
outclock => dataout_reg[42].CLK
outclock => dataout_reg[41].CLK
outclock => dataout_reg[40].CLK
outclock => dataout_reg[39].CLK
outclock => dataout_reg[38].CLK
outclock => dataout_reg[37].CLK
outclock => dataout_reg[36].CLK
outclock => dataout_reg[35].CLK
outclock => dataout_reg[34].CLK
outclock => dataout_reg[33].CLK
outclock => dataout_reg[32].CLK
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[63].ENA
outclocken => dataout_reg[62].ENA
outclocken => dataout_reg[61].ENA
outclocken => dataout_reg[60].ENA
outclocken => dataout_reg[59].ENA
outclocken => dataout_reg[58].ENA
outclocken => dataout_reg[57].ENA
outclocken => dataout_reg[56].ENA
outclocken => dataout_reg[55].ENA
outclocken => dataout_reg[54].ENA
outclocken => dataout_reg[53].ENA
outclocken => dataout_reg[52].ENA
outclocken => dataout_reg[51].ENA
outclocken => dataout_reg[50].ENA
outclocken => dataout_reg[49].ENA
outclocken => dataout_reg[48].ENA
outclocken => dataout_reg[47].ENA
outclocken => dataout_reg[46].ENA
outclocken => dataout_reg[45].ENA
outclocken => dataout_reg[44].ENA
outclocken => dataout_reg[43].ENA
outclocken => dataout_reg[42].ENA
outclocken => dataout_reg[41].ENA
outclocken => dataout_reg[40].ENA
outclocken => dataout_reg[39].ENA
outclocken => dataout_reg[38].ENA
outclocken => dataout_reg[37].ENA
outclocken => dataout_reg[36].ENA
outclocken => dataout_reg[35].ENA
outclocken => dataout_reg[34].ENA
outclocken => dataout_reg[33].ENA
outclocken => dataout_reg[32].ENA
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dataout_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dataout_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dataout_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dataout_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dataout_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dataout_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dataout_reg[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dataout_reg[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dataout_reg[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dataout_reg[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dataout_reg[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dataout_reg[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dataout_reg[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dataout_reg[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dataout_reg[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dataout_reg[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dataout_reg[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dataout_reg[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dataout_reg[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dataout_reg[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dataout_reg[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dataout_reg[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dataout_reg[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dataout_reg[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dataout_reg[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dataout_reg[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dataout_reg[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dataout_reg[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dataout_reg[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dataout_reg[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dataout_reg[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dataout_reg[63].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[0] => lutrama32.PORTBADDR
rdaddress[0] => lutrama33.PORTBADDR
rdaddress[0] => lutrama34.PORTBADDR
rdaddress[0] => lutrama35.PORTBADDR
rdaddress[0] => lutrama36.PORTBADDR
rdaddress[0] => lutrama37.PORTBADDR
rdaddress[0] => lutrama38.PORTBADDR
rdaddress[0] => lutrama39.PORTBADDR
rdaddress[0] => lutrama40.PORTBADDR
rdaddress[0] => lutrama41.PORTBADDR
rdaddress[0] => lutrama42.PORTBADDR
rdaddress[0] => lutrama43.PORTBADDR
rdaddress[0] => lutrama44.PORTBADDR
rdaddress[0] => lutrama45.PORTBADDR
rdaddress[0] => lutrama46.PORTBADDR
rdaddress[0] => lutrama47.PORTBADDR
rdaddress[0] => lutrama48.PORTBADDR
rdaddress[0] => lutrama49.PORTBADDR
rdaddress[0] => lutrama50.PORTBADDR
rdaddress[0] => lutrama51.PORTBADDR
rdaddress[0] => lutrama52.PORTBADDR
rdaddress[0] => lutrama53.PORTBADDR
rdaddress[0] => lutrama54.PORTBADDR
rdaddress[0] => lutrama55.PORTBADDR
rdaddress[0] => lutrama56.PORTBADDR
rdaddress[0] => lutrama57.PORTBADDR
rdaddress[0] => lutrama58.PORTBADDR
rdaddress[0] => lutrama59.PORTBADDR
rdaddress[0] => lutrama60.PORTBADDR
rdaddress[0] => lutrama61.PORTBADDR
rdaddress[0] => lutrama62.PORTBADDR
rdaddress[0] => lutrama63.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[1] => lutrama32.PORTBADDR1
rdaddress[1] => lutrama33.PORTBADDR1
rdaddress[1] => lutrama34.PORTBADDR1
rdaddress[1] => lutrama35.PORTBADDR1
rdaddress[1] => lutrama36.PORTBADDR1
rdaddress[1] => lutrama37.PORTBADDR1
rdaddress[1] => lutrama38.PORTBADDR1
rdaddress[1] => lutrama39.PORTBADDR1
rdaddress[1] => lutrama40.PORTBADDR1
rdaddress[1] => lutrama41.PORTBADDR1
rdaddress[1] => lutrama42.PORTBADDR1
rdaddress[1] => lutrama43.PORTBADDR1
rdaddress[1] => lutrama44.PORTBADDR1
rdaddress[1] => lutrama45.PORTBADDR1
rdaddress[1] => lutrama46.PORTBADDR1
rdaddress[1] => lutrama47.PORTBADDR1
rdaddress[1] => lutrama48.PORTBADDR1
rdaddress[1] => lutrama49.PORTBADDR1
rdaddress[1] => lutrama50.PORTBADDR1
rdaddress[1] => lutrama51.PORTBADDR1
rdaddress[1] => lutrama52.PORTBADDR1
rdaddress[1] => lutrama53.PORTBADDR1
rdaddress[1] => lutrama54.PORTBADDR1
rdaddress[1] => lutrama55.PORTBADDR1
rdaddress[1] => lutrama56.PORTBADDR1
rdaddress[1] => lutrama57.PORTBADDR1
rdaddress[1] => lutrama58.PORTBADDR1
rdaddress[1] => lutrama59.PORTBADDR1
rdaddress[1] => lutrama60.PORTBADDR1
rdaddress[1] => lutrama61.PORTBADDR1
rdaddress[1] => lutrama62.PORTBADDR1
rdaddress[1] => lutrama63.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[2] => lutrama32.PORTBADDR2
rdaddress[2] => lutrama33.PORTBADDR2
rdaddress[2] => lutrama34.PORTBADDR2
rdaddress[2] => lutrama35.PORTBADDR2
rdaddress[2] => lutrama36.PORTBADDR2
rdaddress[2] => lutrama37.PORTBADDR2
rdaddress[2] => lutrama38.PORTBADDR2
rdaddress[2] => lutrama39.PORTBADDR2
rdaddress[2] => lutrama40.PORTBADDR2
rdaddress[2] => lutrama41.PORTBADDR2
rdaddress[2] => lutrama42.PORTBADDR2
rdaddress[2] => lutrama43.PORTBADDR2
rdaddress[2] => lutrama44.PORTBADDR2
rdaddress[2] => lutrama45.PORTBADDR2
rdaddress[2] => lutrama46.PORTBADDR2
rdaddress[2] => lutrama47.PORTBADDR2
rdaddress[2] => lutrama48.PORTBADDR2
rdaddress[2] => lutrama49.PORTBADDR2
rdaddress[2] => lutrama50.PORTBADDR2
rdaddress[2] => lutrama51.PORTBADDR2
rdaddress[2] => lutrama52.PORTBADDR2
rdaddress[2] => lutrama53.PORTBADDR2
rdaddress[2] => lutrama54.PORTBADDR2
rdaddress[2] => lutrama55.PORTBADDR2
rdaddress[2] => lutrama56.PORTBADDR2
rdaddress[2] => lutrama57.PORTBADDR2
rdaddress[2] => lutrama58.PORTBADDR2
rdaddress[2] => lutrama59.PORTBADDR2
rdaddress[2] => lutrama60.PORTBADDR2
rdaddress[2] => lutrama61.PORTBADDR2
rdaddress[2] => lutrama62.PORTBADDR2
rdaddress[2] => lutrama63.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[3] => lutrama32.PORTBADDR3
rdaddress[3] => lutrama33.PORTBADDR3
rdaddress[3] => lutrama34.PORTBADDR3
rdaddress[3] => lutrama35.PORTBADDR3
rdaddress[3] => lutrama36.PORTBADDR3
rdaddress[3] => lutrama37.PORTBADDR3
rdaddress[3] => lutrama38.PORTBADDR3
rdaddress[3] => lutrama39.PORTBADDR3
rdaddress[3] => lutrama40.PORTBADDR3
rdaddress[3] => lutrama41.PORTBADDR3
rdaddress[3] => lutrama42.PORTBADDR3
rdaddress[3] => lutrama43.PORTBADDR3
rdaddress[3] => lutrama44.PORTBADDR3
rdaddress[3] => lutrama45.PORTBADDR3
rdaddress[3] => lutrama46.PORTBADDR3
rdaddress[3] => lutrama47.PORTBADDR3
rdaddress[3] => lutrama48.PORTBADDR3
rdaddress[3] => lutrama49.PORTBADDR3
rdaddress[3] => lutrama50.PORTBADDR3
rdaddress[3] => lutrama51.PORTBADDR3
rdaddress[3] => lutrama52.PORTBADDR3
rdaddress[3] => lutrama53.PORTBADDR3
rdaddress[3] => lutrama54.PORTBADDR3
rdaddress[3] => lutrama55.PORTBADDR3
rdaddress[3] => lutrama56.PORTBADDR3
rdaddress[3] => lutrama57.PORTBADDR3
rdaddress[3] => lutrama58.PORTBADDR3
rdaddress[3] => lutrama59.PORTBADDR3
rdaddress[3] => lutrama60.PORTBADDR3
rdaddress[3] => lutrama61.PORTBADDR3
rdaddress[3] => lutrama62.PORTBADDR3
rdaddress[3] => lutrama63.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
rdaddress[4] => lutrama32.PORTBADDR4
rdaddress[4] => lutrama33.PORTBADDR4
rdaddress[4] => lutrama34.PORTBADDR4
rdaddress[4] => lutrama35.PORTBADDR4
rdaddress[4] => lutrama36.PORTBADDR4
rdaddress[4] => lutrama37.PORTBADDR4
rdaddress[4] => lutrama38.PORTBADDR4
rdaddress[4] => lutrama39.PORTBADDR4
rdaddress[4] => lutrama40.PORTBADDR4
rdaddress[4] => lutrama41.PORTBADDR4
rdaddress[4] => lutrama42.PORTBADDR4
rdaddress[4] => lutrama43.PORTBADDR4
rdaddress[4] => lutrama44.PORTBADDR4
rdaddress[4] => lutrama45.PORTBADDR4
rdaddress[4] => lutrama46.PORTBADDR4
rdaddress[4] => lutrama47.PORTBADDR4
rdaddress[4] => lutrama48.PORTBADDR4
rdaddress[4] => lutrama49.PORTBADDR4
rdaddress[4] => lutrama50.PORTBADDR4
rdaddress[4] => lutrama51.PORTBADDR4
rdaddress[4] => lutrama52.PORTBADDR4
rdaddress[4] => lutrama53.PORTBADDR4
rdaddress[4] => lutrama54.PORTBADDR4
rdaddress[4] => lutrama55.PORTBADDR4
rdaddress[4] => lutrama56.PORTBADDR4
rdaddress[4] => lutrama57.PORTBADDR4
rdaddress[4] => lutrama58.PORTBADDR4
rdaddress[4] => lutrama59.PORTBADDR4
rdaddress[4] => lutrama60.PORTBADDR4
rdaddress[4] => lutrama61.PORTBADDR4
rdaddress[4] => lutrama62.PORTBADDR4
rdaddress[4] => lutrama63.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[0] => lutrama32.PORTAADDR
wraddress[0] => lutrama33.PORTAADDR
wraddress[0] => lutrama34.PORTAADDR
wraddress[0] => lutrama35.PORTAADDR
wraddress[0] => lutrama36.PORTAADDR
wraddress[0] => lutrama37.PORTAADDR
wraddress[0] => lutrama38.PORTAADDR
wraddress[0] => lutrama39.PORTAADDR
wraddress[0] => lutrama40.PORTAADDR
wraddress[0] => lutrama41.PORTAADDR
wraddress[0] => lutrama42.PORTAADDR
wraddress[0] => lutrama43.PORTAADDR
wraddress[0] => lutrama44.PORTAADDR
wraddress[0] => lutrama45.PORTAADDR
wraddress[0] => lutrama46.PORTAADDR
wraddress[0] => lutrama47.PORTAADDR
wraddress[0] => lutrama48.PORTAADDR
wraddress[0] => lutrama49.PORTAADDR
wraddress[0] => lutrama50.PORTAADDR
wraddress[0] => lutrama51.PORTAADDR
wraddress[0] => lutrama52.PORTAADDR
wraddress[0] => lutrama53.PORTAADDR
wraddress[0] => lutrama54.PORTAADDR
wraddress[0] => lutrama55.PORTAADDR
wraddress[0] => lutrama56.PORTAADDR
wraddress[0] => lutrama57.PORTAADDR
wraddress[0] => lutrama58.PORTAADDR
wraddress[0] => lutrama59.PORTAADDR
wraddress[0] => lutrama60.PORTAADDR
wraddress[0] => lutrama61.PORTAADDR
wraddress[0] => lutrama62.PORTAADDR
wraddress[0] => lutrama63.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[1] => lutrama32.PORTAADDR1
wraddress[1] => lutrama33.PORTAADDR1
wraddress[1] => lutrama34.PORTAADDR1
wraddress[1] => lutrama35.PORTAADDR1
wraddress[1] => lutrama36.PORTAADDR1
wraddress[1] => lutrama37.PORTAADDR1
wraddress[1] => lutrama38.PORTAADDR1
wraddress[1] => lutrama39.PORTAADDR1
wraddress[1] => lutrama40.PORTAADDR1
wraddress[1] => lutrama41.PORTAADDR1
wraddress[1] => lutrama42.PORTAADDR1
wraddress[1] => lutrama43.PORTAADDR1
wraddress[1] => lutrama44.PORTAADDR1
wraddress[1] => lutrama45.PORTAADDR1
wraddress[1] => lutrama46.PORTAADDR1
wraddress[1] => lutrama47.PORTAADDR1
wraddress[1] => lutrama48.PORTAADDR1
wraddress[1] => lutrama49.PORTAADDR1
wraddress[1] => lutrama50.PORTAADDR1
wraddress[1] => lutrama51.PORTAADDR1
wraddress[1] => lutrama52.PORTAADDR1
wraddress[1] => lutrama53.PORTAADDR1
wraddress[1] => lutrama54.PORTAADDR1
wraddress[1] => lutrama55.PORTAADDR1
wraddress[1] => lutrama56.PORTAADDR1
wraddress[1] => lutrama57.PORTAADDR1
wraddress[1] => lutrama58.PORTAADDR1
wraddress[1] => lutrama59.PORTAADDR1
wraddress[1] => lutrama60.PORTAADDR1
wraddress[1] => lutrama61.PORTAADDR1
wraddress[1] => lutrama62.PORTAADDR1
wraddress[1] => lutrama63.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[2] => lutrama32.PORTAADDR2
wraddress[2] => lutrama33.PORTAADDR2
wraddress[2] => lutrama34.PORTAADDR2
wraddress[2] => lutrama35.PORTAADDR2
wraddress[2] => lutrama36.PORTAADDR2
wraddress[2] => lutrama37.PORTAADDR2
wraddress[2] => lutrama38.PORTAADDR2
wraddress[2] => lutrama39.PORTAADDR2
wraddress[2] => lutrama40.PORTAADDR2
wraddress[2] => lutrama41.PORTAADDR2
wraddress[2] => lutrama42.PORTAADDR2
wraddress[2] => lutrama43.PORTAADDR2
wraddress[2] => lutrama44.PORTAADDR2
wraddress[2] => lutrama45.PORTAADDR2
wraddress[2] => lutrama46.PORTAADDR2
wraddress[2] => lutrama47.PORTAADDR2
wraddress[2] => lutrama48.PORTAADDR2
wraddress[2] => lutrama49.PORTAADDR2
wraddress[2] => lutrama50.PORTAADDR2
wraddress[2] => lutrama51.PORTAADDR2
wraddress[2] => lutrama52.PORTAADDR2
wraddress[2] => lutrama53.PORTAADDR2
wraddress[2] => lutrama54.PORTAADDR2
wraddress[2] => lutrama55.PORTAADDR2
wraddress[2] => lutrama56.PORTAADDR2
wraddress[2] => lutrama57.PORTAADDR2
wraddress[2] => lutrama58.PORTAADDR2
wraddress[2] => lutrama59.PORTAADDR2
wraddress[2] => lutrama60.PORTAADDR2
wraddress[2] => lutrama61.PORTAADDR2
wraddress[2] => lutrama62.PORTAADDR2
wraddress[2] => lutrama63.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[3] => lutrama32.PORTAADDR3
wraddress[3] => lutrama33.PORTAADDR3
wraddress[3] => lutrama34.PORTAADDR3
wraddress[3] => lutrama35.PORTAADDR3
wraddress[3] => lutrama36.PORTAADDR3
wraddress[3] => lutrama37.PORTAADDR3
wraddress[3] => lutrama38.PORTAADDR3
wraddress[3] => lutrama39.PORTAADDR3
wraddress[3] => lutrama40.PORTAADDR3
wraddress[3] => lutrama41.PORTAADDR3
wraddress[3] => lutrama42.PORTAADDR3
wraddress[3] => lutrama43.PORTAADDR3
wraddress[3] => lutrama44.PORTAADDR3
wraddress[3] => lutrama45.PORTAADDR3
wraddress[3] => lutrama46.PORTAADDR3
wraddress[3] => lutrama47.PORTAADDR3
wraddress[3] => lutrama48.PORTAADDR3
wraddress[3] => lutrama49.PORTAADDR3
wraddress[3] => lutrama50.PORTAADDR3
wraddress[3] => lutrama51.PORTAADDR3
wraddress[3] => lutrama52.PORTAADDR3
wraddress[3] => lutrama53.PORTAADDR3
wraddress[3] => lutrama54.PORTAADDR3
wraddress[3] => lutrama55.PORTAADDR3
wraddress[3] => lutrama56.PORTAADDR3
wraddress[3] => lutrama57.PORTAADDR3
wraddress[3] => lutrama58.PORTAADDR3
wraddress[3] => lutrama59.PORTAADDR3
wraddress[3] => lutrama60.PORTAADDR3
wraddress[3] => lutrama61.PORTAADDR3
wraddress[3] => lutrama62.PORTAADDR3
wraddress[3] => lutrama63.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wraddress[4] => lutrama32.PORTAADDR4
wraddress[4] => lutrama33.PORTAADDR4
wraddress[4] => lutrama34.PORTAADDR4
wraddress[4] => lutrama35.PORTAADDR4
wraddress[4] => lutrama36.PORTAADDR4
wraddress[4] => lutrama37.PORTAADDR4
wraddress[4] => lutrama38.PORTAADDR4
wraddress[4] => lutrama39.PORTAADDR4
wraddress[4] => lutrama40.PORTAADDR4
wraddress[4] => lutrama41.PORTAADDR4
wraddress[4] => lutrama42.PORTAADDR4
wraddress[4] => lutrama43.PORTAADDR4
wraddress[4] => lutrama44.PORTAADDR4
wraddress[4] => lutrama45.PORTAADDR4
wraddress[4] => lutrama46.PORTAADDR4
wraddress[4] => lutrama47.PORTAADDR4
wraddress[4] => lutrama48.PORTAADDR4
wraddress[4] => lutrama49.PORTAADDR4
wraddress[4] => lutrama50.PORTAADDR4
wraddress[4] => lutrama51.PORTAADDR4
wraddress[4] => lutrama52.PORTAADDR4
wraddress[4] => lutrama53.PORTAADDR4
wraddress[4] => lutrama54.PORTAADDR4
wraddress[4] => lutrama55.PORTAADDR4
wraddress[4] => lutrama56.PORTAADDR4
wraddress[4] => lutrama57.PORTAADDR4
wraddress[4] => lutrama58.PORTAADDR4
wraddress[4] => lutrama59.PORTAADDR4
wraddress[4] => lutrama60.PORTAADDR4
wraddress[4] => lutrama61.PORTAADDR4
wraddress[4] => lutrama62.PORTAADDR4
wraddress[4] => lutrama63.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0
wren => lutrama32.ENA0
wren => lutrama33.ENA0
wren => lutrama34.ENA0
wren => lutrama35.ENA0
wren => lutrama36.ENA0
wren => lutrama37.ENA0
wren => lutrama38.ENA0
wren => lutrama39.ENA0
wren => lutrama40.ENA0
wren => lutrama41.ENA0
wren => lutrama42.ENA0
wren => lutrama43.ENA0
wren => lutrama44.ENA0
wren => lutrama45.ENA0
wren => lutrama46.ENA0
wren => lutrama47.ENA0
wren => lutrama48.ENA0
wren => lutrama49.ENA0
wren => lutrama50.ENA0
wren => lutrama51.ENA0
wren => lutrama52.ENA0
wren => lutrama53.ENA0
wren => lutrama54.ENA0
wren => lutrama55.ENA0
wren => lutrama56.ENA0
wren => lutrama57.ENA0
wren => lutrama58.ENA0
wren => lutrama59.ENA0
wren => lutrama60.ENA0
wren => lutrama61.ENA0
wren => lutrama62.ENA0
wren => lutrama63.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_gaussian35|lsu_top:thei_llvm_fpga_mem_memdep_gaussian1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47
out_data_out[0] <= gaussian_i_llvm_fpga_push_i1_notexitcond_47_reg:thei_llvm_fpga_push_i1_notexitcond_gaussian47_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i1_notexitcond_47_reg:thei_llvm_fpga_push_i1_notexitcond_gaussian47_reg.out_valid_out
in_feedback_stall_in_3[0] => i_llvm_fpga_push_i1_notexitcond_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1.feedback_out
out_feedback_valid_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_gaussian1_data_in_bitsignaltemp.IN1
in_first_cleanup[0] => i_llvm_fpga_push_i1_notexitcond_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|acl_push:thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_gaussian47|gaussian_i_llvm_fpga_push_i1_notexitcond_47_reg:thei_llvm_fpga_push_i1_notexitcond_gaussian47_reg
out_data_out[0] <= i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_notexitcond_gaussian47_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|dspba_delay_ver:i_masked_gaussian51_delay
clk => delays[0][0].CLK
aclr => delays[0][0].ACLR
ena => delays[0][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53
out_data_out[0] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[6] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[7] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[8] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[9] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[10] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[11] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[12] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[13] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[14] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[15] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[16] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[17] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[18] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[19] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[20] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[21] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[22] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[23] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[24] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[25] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[26] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[27] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[28] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[29] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[30] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_data_out[31] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg.out_valid_out
in_feedback_stall_in_17[0] => i_llvm_fpga_push_i32_add44_push17_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_17[0] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[1] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[2] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[3] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[4] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[5] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[6] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[7] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[8] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[9] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[10] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[11] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[12] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[13] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[14] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[15] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[16] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[17] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[18] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[19] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[20] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[21] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[22] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[23] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[24] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[25] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[26] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[27] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[28] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[29] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[30] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_out_17[31] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_out
out_feedback_valid_out_17[0] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_add44_push17_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_add44_push17_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_g572:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_g572:auto_generated.address_a[0]
address_a[1] => altera_syncram_g572:auto_generated.address_a[1]
address_a[2] => altera_syncram_g572:auto_generated.address_a[2]
address_a[3] => altera_syncram_g572:auto_generated.address_a[3]
address_a[4] => altera_syncram_g572:auto_generated.address_a[4]
address_a[5] => altera_syncram_g572:auto_generated.address_a[5]
address_a[6] => altera_syncram_g572:auto_generated.address_a[6]
address_b[0] => altera_syncram_g572:auto_generated.address_b[0]
address_b[1] => altera_syncram_g572:auto_generated.address_b[1]
address_b[2] => altera_syncram_g572:auto_generated.address_b[2]
address_b[3] => altera_syncram_g572:auto_generated.address_b[3]
address_b[4] => altera_syncram_g572:auto_generated.address_b[4]
address_b[5] => altera_syncram_g572:auto_generated.address_b[5]
address_b[6] => altera_syncram_g572:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_g572:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_g572:auto_generated.clock0
clock1 => altera_syncram_g572:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_g572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_g572:auto_generated.data_a[0]
data_a[1] => altera_syncram_g572:auto_generated.data_a[1]
data_a[2] => altera_syncram_g572:auto_generated.data_a[2]
data_a[3] => altera_syncram_g572:auto_generated.data_a[3]
data_a[4] => altera_syncram_g572:auto_generated.data_a[4]
data_a[5] => altera_syncram_g572:auto_generated.data_a[5]
data_a[6] => altera_syncram_g572:auto_generated.data_a[6]
data_a[7] => altera_syncram_g572:auto_generated.data_a[7]
data_a[8] => altera_syncram_g572:auto_generated.data_a[8]
data_a[9] => altera_syncram_g572:auto_generated.data_a[9]
data_a[10] => altera_syncram_g572:auto_generated.data_a[10]
data_a[11] => altera_syncram_g572:auto_generated.data_a[11]
data_a[12] => altera_syncram_g572:auto_generated.data_a[12]
data_a[13] => altera_syncram_g572:auto_generated.data_a[13]
data_a[14] => altera_syncram_g572:auto_generated.data_a[14]
data_a[15] => altera_syncram_g572:auto_generated.data_a[15]
data_a[16] => altera_syncram_g572:auto_generated.data_a[16]
data_a[17] => altera_syncram_g572:auto_generated.data_a[17]
data_a[18] => altera_syncram_g572:auto_generated.data_a[18]
data_a[19] => altera_syncram_g572:auto_generated.data_a[19]
data_a[20] => altera_syncram_g572:auto_generated.data_a[20]
data_a[21] => altera_syncram_g572:auto_generated.data_a[21]
data_a[22] => altera_syncram_g572:auto_generated.data_a[22]
data_a[23] => altera_syncram_g572:auto_generated.data_a[23]
data_a[24] => altera_syncram_g572:auto_generated.data_a[24]
data_a[25] => altera_syncram_g572:auto_generated.data_a[25]
data_a[26] => altera_syncram_g572:auto_generated.data_a[26]
data_a[27] => altera_syncram_g572:auto_generated.data_a[27]
data_a[28] => altera_syncram_g572:auto_generated.data_a[28]
data_a[29] => altera_syncram_g572:auto_generated.data_a[29]
data_a[30] => altera_syncram_g572:auto_generated.data_a[30]
data_a[31] => altera_syncram_g572:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_g572:auto_generated.q_b[0]
q_b[1] <= altera_syncram_g572:auto_generated.q_b[1]
q_b[2] <= altera_syncram_g572:auto_generated.q_b[2]
q_b[3] <= altera_syncram_g572:auto_generated.q_b[3]
q_b[4] <= altera_syncram_g572:auto_generated.q_b[4]
q_b[5] <= altera_syncram_g572:auto_generated.q_b[5]
q_b[6] <= altera_syncram_g572:auto_generated.q_b[6]
q_b[7] <= altera_syncram_g572:auto_generated.q_b[7]
q_b[8] <= altera_syncram_g572:auto_generated.q_b[8]
q_b[9] <= altera_syncram_g572:auto_generated.q_b[9]
q_b[10] <= altera_syncram_g572:auto_generated.q_b[10]
q_b[11] <= altera_syncram_g572:auto_generated.q_b[11]
q_b[12] <= altera_syncram_g572:auto_generated.q_b[12]
q_b[13] <= altera_syncram_g572:auto_generated.q_b[13]
q_b[14] <= altera_syncram_g572:auto_generated.q_b[14]
q_b[15] <= altera_syncram_g572:auto_generated.q_b[15]
q_b[16] <= altera_syncram_g572:auto_generated.q_b[16]
q_b[17] <= altera_syncram_g572:auto_generated.q_b[17]
q_b[18] <= altera_syncram_g572:auto_generated.q_b[18]
q_b[19] <= altera_syncram_g572:auto_generated.q_b[19]
q_b[20] <= altera_syncram_g572:auto_generated.q_b[20]
q_b[21] <= altera_syncram_g572:auto_generated.q_b[21]
q_b[22] <= altera_syncram_g572:auto_generated.q_b[22]
q_b[23] <= altera_syncram_g572:auto_generated.q_b[23]
q_b[24] <= altera_syncram_g572:auto_generated.q_b[24]
q_b[25] <= altera_syncram_g572:auto_generated.q_b[25]
q_b[26] <= altera_syncram_g572:auto_generated.q_b[26]
q_b[27] <= altera_syncram_g572:auto_generated.q_b[27]
q_b[28] <= altera_syncram_g572:auto_generated.q_b[28]
q_b[29] <= altera_syncram_g572:auto_generated.q_b[29]
q_b[30] <= altera_syncram_g572:auto_generated.q_b[30]
q_b[31] <= altera_syncram_g572:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_g572:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated
aclr1 => altsyncram_rab4:altsyncram1.aclr1
address_a[0] => altsyncram_rab4:altsyncram1.address_a[0]
address_a[1] => altsyncram_rab4:altsyncram1.address_a[1]
address_a[2] => altsyncram_rab4:altsyncram1.address_a[2]
address_a[3] => altsyncram_rab4:altsyncram1.address_a[3]
address_a[4] => altsyncram_rab4:altsyncram1.address_a[4]
address_a[5] => altsyncram_rab4:altsyncram1.address_a[5]
address_a[6] => altsyncram_rab4:altsyncram1.address_a[6]
address_b[0] => altsyncram_rab4:altsyncram1.address_b[0]
address_b[1] => altsyncram_rab4:altsyncram1.address_b[1]
address_b[2] => altsyncram_rab4:altsyncram1.address_b[2]
address_b[3] => altsyncram_rab4:altsyncram1.address_b[3]
address_b[4] => altsyncram_rab4:altsyncram1.address_b[4]
address_b[5] => altsyncram_rab4:altsyncram1.address_b[5]
address_b[6] => altsyncram_rab4:altsyncram1.address_b[6]
addressstall_b => altsyncram_rab4:altsyncram1.addressstall_b
clock0 => altsyncram_rab4:altsyncram1.clock0
clock1 => altsyncram_rab4:altsyncram1.clock1
clocken1 => altsyncram_rab4:altsyncram1.clocken1
data_a[0] => altsyncram_rab4:altsyncram1.data_a[0]
data_a[1] => altsyncram_rab4:altsyncram1.data_a[1]
data_a[2] => altsyncram_rab4:altsyncram1.data_a[2]
data_a[3] => altsyncram_rab4:altsyncram1.data_a[3]
data_a[4] => altsyncram_rab4:altsyncram1.data_a[4]
data_a[5] => altsyncram_rab4:altsyncram1.data_a[5]
data_a[6] => altsyncram_rab4:altsyncram1.data_a[6]
data_a[7] => altsyncram_rab4:altsyncram1.data_a[7]
data_a[8] => altsyncram_rab4:altsyncram1.data_a[8]
data_a[9] => altsyncram_rab4:altsyncram1.data_a[9]
data_a[10] => altsyncram_rab4:altsyncram1.data_a[10]
data_a[11] => altsyncram_rab4:altsyncram1.data_a[11]
data_a[12] => altsyncram_rab4:altsyncram1.data_a[12]
data_a[13] => altsyncram_rab4:altsyncram1.data_a[13]
data_a[14] => altsyncram_rab4:altsyncram1.data_a[14]
data_a[15] => altsyncram_rab4:altsyncram1.data_a[15]
data_a[16] => altsyncram_rab4:altsyncram1.data_a[16]
data_a[17] => altsyncram_rab4:altsyncram1.data_a[17]
data_a[18] => altsyncram_rab4:altsyncram1.data_a[18]
data_a[19] => altsyncram_rab4:altsyncram1.data_a[19]
data_a[20] => altsyncram_rab4:altsyncram1.data_a[20]
data_a[21] => altsyncram_rab4:altsyncram1.data_a[21]
data_a[22] => altsyncram_rab4:altsyncram1.data_a[22]
data_a[23] => altsyncram_rab4:altsyncram1.data_a[23]
data_a[24] => altsyncram_rab4:altsyncram1.data_a[24]
data_a[25] => altsyncram_rab4:altsyncram1.data_a[25]
data_a[26] => altsyncram_rab4:altsyncram1.data_a[26]
data_a[27] => altsyncram_rab4:altsyncram1.data_a[27]
data_a[28] => altsyncram_rab4:altsyncram1.data_a[28]
data_a[29] => altsyncram_rab4:altsyncram1.data_a[29]
data_a[30] => altsyncram_rab4:altsyncram1.data_a[30]
data_a[31] => altsyncram_rab4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_rab4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_rab4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_rab4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_rab4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_rab4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_rab4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_rab4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_rab4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_rab4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_rab4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_rab4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_rab4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_rab4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_rab4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_rab4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_rab4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_rab4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_rab4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_rab4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_rab4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_rab4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_rab4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_rab4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_rab4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_rab4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_rab4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_rab4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_rab4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_rab4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_rab4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_rab4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_rab4:altsyncram1.q_b[31]
wren_a => altsyncram_rab4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_g572:auto_generated|altsyncram_rab4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|acl_push:thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i32_add44_push17_0:thei_llvm_fpga_push_i32_add44_push17_gaussian53|gaussian_i_llvm_fpga_push_i32_add44_push17_53_reg:thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg
out_data_out[0] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_push_i32_add44_push17_gaussian53_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57
out_data_out[0] <= gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_57_reg:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_57_reg:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg.out_valid_out
in_feedback_stall_in_20[0] => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_20[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1.feedback_out
out_feedback_valid_out_20[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|acl_push:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_0:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|gaussian_i_llvm_fpga_push_i1_notcmp3546_push20_57_reg:thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg
out_data_out[0] <= i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_notcmp3546_pop20_0:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i1_notcmp3546_pop20_56_reg:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i1_notcmp3546_pop20_56_reg:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg.out_valid_out
in_feedback_in_20[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_20[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_20[0] <= acl_pop:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_notcmp3546_pop20_0:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56|acl_pop:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_notcmp3546_pop20_0:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56|acl_pop:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_notcmp3546_pop20_0:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56|gaussian_i_llvm_fpga_pop_i1_notcmp3546_pop20_56_reg:thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg
out_data_out[0] <= i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_pop19_0:thei_llvm_fpga_pop_i1_pop19_gaussian54
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i1_pop19_54_reg:thei_llvm_fpga_pop_i1_pop19_gaussian54_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i1_pop19_54_reg:thei_llvm_fpga_pop_i1_pop19_gaussian54_reg.out_valid_out
in_feedback_in_19[0] => i_llvm_fpga_pop_i1_pop19_gaussian1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_19[0] => i_llvm_fpga_pop_i1_pop19_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_19[0] <= acl_pop:thei_llvm_fpga_pop_i1_pop19_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_pop19_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_pop19_gaussian1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_pop19_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_pop19_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_pop19_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_pop19_0:thei_llvm_fpga_pop_i1_pop19_gaussian54|acl_pop:thei_llvm_fpga_pop_i1_pop19_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_pop19_0:thei_llvm_fpga_pop_i1_pop19_gaussian54|acl_pop:thei_llvm_fpga_pop_i1_pop19_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_pop19_0:thei_llvm_fpga_pop_i1_pop19_gaussian54|gaussian_i_llvm_fpga_pop_i1_pop19_54_reg:thei_llvm_fpga_pop_i1_pop19_gaussian54_reg
out_data_out[0] <= i_llvm_fpga_pop_i1_pop19_gaussian54_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_pop19_gaussian54_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i1_pop19_gaussian54_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_pop19_gaussian54_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_pop19_gaussian54_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_pop19_gaussian54_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_pop19_gaussian54_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i1_pop19_gaussian54_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_pop19_gaussian54_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_pop19_gaussian54_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_pop19_gaussian54_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55
out_data_out[0] <= gaussian_i_llvm_fpga_push_i1_push19_55_reg:thei_llvm_fpga_push_i1_push19_gaussian55_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i1_push19_55_reg:thei_llvm_fpga_push_i1_push19_gaussian55_reg.out_valid_out
in_feedback_stall_in_19[0] => i_llvm_fpga_push_i1_push19_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_19[0] <= acl_push:thei_llvm_fpga_push_i1_push19_gaussian1.feedback_out
out_feedback_valid_out_19[0] <= acl_push:thei_llvm_fpga_push_i1_push19_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_push19_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_push19_gaussian1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_push19_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_push19_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|acl_push:thei_llvm_fpga_push_i1_push19_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_push19_0:thei_llvm_fpga_push_i1_push19_gaussian55|gaussian_i_llvm_fpga_push_i1_push19_55_reg:thei_llvm_fpga_push_i1_push19_gaussian55_reg
out_data_out[0] <= i_llvm_fpga_push_i1_push19_gaussian55_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_push19_gaussian55_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_push19_gaussian55_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_push19_gaussian55_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_push19_gaussian55_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_push19_gaussian55_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_push19_gaussian55_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_push19_gaussian55_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_push19_gaussian55_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_push19_gaussian55_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_push19_gaussian55_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36
out_data_out[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_36_reg:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_36_reg:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg.out_valid_out
in_feedback_stall_in_14[0] => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_14[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1.feedback_out
out_feedback_valid_out_14[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_ram_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_ll_ram_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_ll_ram_fifo:fifo.stall_out
ecc_err_status[0] <= acl_ll_ram_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_ll_ram_fifo:fifo.ecc_err_status
empty <= acl_ll_ram_fifo:fifo.empty
full <= acl_ll_ram_fifo:fifo.full
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo
clock => clock.IN4
resetn => resetn.IN1
data_in[0] => ll_data_in[0].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_in => sel_valid_in.IN1
valid_out <= acl_data_fifo:sel_fifo.valid_out
stall_in => sel_stall_in.IN1
stall_out <= acl_data_fifo:sel_fifo.stall_out
empty <= acl_data_fifo:sel_fifo.empty
full <= acl_data_fifo:sel_fifo.full
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
read => data_new[6].IN1
read => data_new[7].IN1
read => data_new[8].IN1
read => data_new[9].IN1
read => data_new[10].IN1
read => data_new[11].IN1
read => data_new[12].IN1
read => data_new[13].IN1
read => data_new[14].IN1
read => data_new[15].IN1
read => data_new[16].IN1
read => data_new[17].IN1
read => data_new[18].IN1
read => data_new[19].IN1
read => data_new[20].IN1
read => data_new[21].IN1
read => data_new[22].IN1
read => data_new[23].IN1
read => data_new[24].IN1
read => data_new[25].IN1
read => data_new[26].IN1
read => data_new[27].IN1
read => data_new[28].IN1
read => data_new[29].IN1
read => data_new[30].IN1
read => data_new[31].IN1
read => data_new[32].IN1
read => data_new[33].IN1
read => data_new[34].IN1
read => data_new[35].IN1
read => data_new[36].IN1
read => data_new[37].IN1
read => data_new[38].IN1
read => data_new[39].IN1
read => data_new[40].IN1
read => data_new[41].IN1
read => data_new[42].IN1
read => data_new[43].IN1
read => data_new[44].IN1
read => data_new[45].IN1
read => data_new[46].IN1
read => data_new[47].IN1
read => data_new[48].IN1
read => data_new[49].IN1
read => data_new[50].IN1
read => data_new[51].IN1
read => data_new[52].IN1
read => data_new[53].IN1
read => data_new[54].IN1
read => data_new[55].IN1
read => data_new[56].IN1
read => data_new[57].IN1
read => data_new[58].IN1
read => data_new[59].IN1
read => data_new[60].IN1
read => data_new[61].IN1
read => data_new[62].IN1
read => data_new[63].IN1
read => data_new[64].IN1
read => data_new[65].IN1
read => data_new[66].IN1
read => data_new[67].IN1
read => data_new[68].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_0:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|gaussian_i_llvm_fpga_push_i1_memdep_phi4_push14_36_reg:thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_a272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_a272:auto_generated.address_a[0]
address_a[1] => altera_syncram_a272:auto_generated.address_a[1]
address_a[2] => altera_syncram_a272:auto_generated.address_a[2]
address_a[3] => altera_syncram_a272:auto_generated.address_a[3]
address_a[4] => altera_syncram_a272:auto_generated.address_a[4]
address_a[5] => altera_syncram_a272:auto_generated.address_a[5]
address_a[6] => altera_syncram_a272:auto_generated.address_a[6]
address_b[0] => altera_syncram_a272:auto_generated.address_b[0]
address_b[1] => altera_syncram_a272:auto_generated.address_b[1]
address_b[2] => altera_syncram_a272:auto_generated.address_b[2]
address_b[3] => altera_syncram_a272:auto_generated.address_b[3]
address_b[4] => altera_syncram_a272:auto_generated.address_b[4]
address_b[5] => altera_syncram_a272:auto_generated.address_b[5]
address_b[6] => altera_syncram_a272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_a272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_a272:auto_generated.clock0
clock1 => altera_syncram_a272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_a272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_a272:auto_generated.data_a[0]
data_a[1] => altera_syncram_a272:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altera_syncram_a272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_a272:auto_generated.q_b[1]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_a272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_a272:auto_generated
aclr1 => altsyncram_l7b4:altsyncram1.aclr1
address_a[0] => altsyncram_l7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_l7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_l7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_l7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_l7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_l7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_l7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_l7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_l7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_l7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_l7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_l7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_l7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_l7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_l7b4:altsyncram1.addressstall_b
clock0 => altsyncram_l7b4:altsyncram1.clock0
clock1 => altsyncram_l7b4:altsyncram1.clock1
clocken1 => altsyncram_l7b4:altsyncram1.clocken1
data_a[0] => altsyncram_l7b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_l7b4:altsyncram1.data_a[1]
q_b[0] <= altsyncram_l7b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_l7b4:altsyncram1.q_b[1]
wren_a => altsyncram_l7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_a272:auto_generated|altsyncram_l7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gaussian4_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gaussian4_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43
out_data_out[0] <= gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg.out_valid_out
in_feedback_stall_in_12[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_12[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_out_12[1] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_out_12[2] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_out_12[3] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_out_12[4] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_out_12[5] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_out_12[6] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_out_12[7] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_out
out_feedback_valid_out_12[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_keep_going[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_m272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_m272:auto_generated.address_a[0]
address_a[1] => altera_syncram_m272:auto_generated.address_a[1]
address_a[2] => altera_syncram_m272:auto_generated.address_a[2]
address_a[3] => altera_syncram_m272:auto_generated.address_a[3]
address_a[4] => altera_syncram_m272:auto_generated.address_a[4]
address_a[5] => altera_syncram_m272:auto_generated.address_a[5]
address_a[6] => altera_syncram_m272:auto_generated.address_a[6]
address_b[0] => altera_syncram_m272:auto_generated.address_b[0]
address_b[1] => altera_syncram_m272:auto_generated.address_b[1]
address_b[2] => altera_syncram_m272:auto_generated.address_b[2]
address_b[3] => altera_syncram_m272:auto_generated.address_b[3]
address_b[4] => altera_syncram_m272:auto_generated.address_b[4]
address_b[5] => altera_syncram_m272:auto_generated.address_b[5]
address_b[6] => altera_syncram_m272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_m272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_m272:auto_generated.clock0
clock1 => altera_syncram_m272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_m272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_m272:auto_generated.data_a[0]
data_a[1] => altera_syncram_m272:auto_generated.data_a[1]
data_a[2] => altera_syncram_m272:auto_generated.data_a[2]
data_a[3] => altera_syncram_m272:auto_generated.data_a[3]
data_a[4] => altera_syncram_m272:auto_generated.data_a[4]
data_a[5] => altera_syncram_m272:auto_generated.data_a[5]
data_a[6] => altera_syncram_m272:auto_generated.data_a[6]
data_a[7] => altera_syncram_m272:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_m272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_m272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_m272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_m272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_m272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_m272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_m272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_m272:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_m272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated
aclr1 => altsyncram_18b4:altsyncram1.aclr1
address_a[0] => altsyncram_18b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_18b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_18b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_18b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_18b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_18b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_18b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_18b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_18b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_18b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_18b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_18b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_18b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_18b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_18b4:altsyncram1.addressstall_b
clock0 => altsyncram_18b4:altsyncram1.clock0
clock1 => altsyncram_18b4:altsyncram1.clock1
clocken1 => altsyncram_18b4:altsyncram1.clocken1
data_a[0] => altsyncram_18b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_18b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_18b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_18b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_18b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_18b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_18b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_18b4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_18b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_18b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_18b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_18b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_18b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_18b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_18b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_18b4:altsyncram1.q_b[7]
wren_a => altsyncram_18b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated|altsyncram_18b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|gaussian_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_43_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg
out_data_out[0] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[5].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg.out_data_out
out_data_out[2] <= gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg.out_data_out
out_data_out[3] <= gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg.out_data_out
out_data_out[4] <= gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg.out_data_out
out_data_out[5] <= gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg.out_valid_out
in_feedback_in_12[0] => in_feedback_in_12[0].IN1
in_feedback_in_12[1] => in_feedback_in_12[1].IN1
in_feedback_in_12[2] => in_feedback_in_12[2].IN1
in_feedback_in_12[3] => in_feedback_in_12[3].IN1
in_feedback_in_12[4] => in_feedback_in_12[4].IN1
in_feedback_in_12[5] => in_feedback_in_12[5].IN1
in_feedback_in_12[6] => in_feedback_in_12[6].IN1
in_feedback_in_12[7] => in_feedback_in_12[7].IN1
in_feedback_valid_in_12[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_12[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_dir[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39|gaussian_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_39_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg
out_data_out[0] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[5].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1.exiting_valid_out
out_data_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_gaussian4_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_gaussian4_reg.out_valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1.pipeline_valid_out
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|gaussian_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_gaussian4_reg
out_data_out[0] <= i_llvm_fpga_pipeline_keep_going_gaussian4_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pipeline_keep_going_gaussian4_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian4_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pipeline_keep_going_gaussian4_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pipeline_keep_going_gaussian4_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian4_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_gaussian4_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pipeline_keep_going_gaussian4_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pipeline_keep_going_gaussian4_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pipeline_keep_going_gaussian4_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pipeline_keep_going_gaussian4_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1
clock => clock.IN4
resetn => resetn.IN1
data_in => data_in.IN1
valid_out <= acl_push:push.valid_out
stall_in => stall_in.IN1
stall_out <= acl_pop:pop1.stall_out
valid_in => valid_in.IN1
data_out <= acl_push:push.data_out
initeration_in => initeration_in.IN1
initeration_stall_out <= acl_pop:pop1.feedback_stall_out
initeration_valid_in => initeration_valid_in.IN1
not_exitcond_in => _.IN1
not_exitcond_stall_out <= acl_pop:pop2.feedback_stall_out
not_exitcond_valid_in => not_exitcond_valid_in.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => p_stall_in.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= acl_push:push.ecc_err_status
ecc_err_status[1] <= acl_push:push.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_pop:pop1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_pop:pop1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_pop:pop2
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_pop:pop2|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_ram_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_ll_ram_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_ll_ram_fifo:fifo.stall_out
ecc_err_status[0] <= acl_ll_ram_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_ll_ram_fifo:fifo.ecc_err_status
empty <= acl_ll_ram_fifo:fifo.empty
full <= acl_ll_ram_fifo:fifo.full
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo
clock => clock.IN4
resetn => resetn.IN1
data_in[0] => ll_data_in[0].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_in => sel_valid_in.IN1
valid_out <= acl_data_fifo:sel_fifo.valid_out
stall_in => sel_stall_in.IN1
stall_out <= acl_data_fifo:sel_fifo.stall_out
empty <= acl_data_fifo:sel_fifo.empty
full <= acl_data_fifo:sel_fifo.full
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
read => data_new[6].IN1
read => data_new[7].IN1
read => data_new[8].IN1
read => data_new[9].IN1
read => data_new[10].IN1
read => data_new[11].IN1
read => data_new[12].IN1
read => data_new[13].IN1
read => data_new[14].IN1
read => data_new[15].IN1
read => data_new[16].IN1
read => data_new[17].IN1
read => data_new[18].IN1
read => data_new[19].IN1
read => data_new[20].IN1
read => data_new[21].IN1
read => data_new[22].IN1
read => data_new[23].IN1
read => data_new[24].IN1
read => data_new[25].IN1
read => data_new[26].IN1
read => data_new[27].IN1
read => data_new[28].IN1
read => data_new[29].IN1
read => data_new[30].IN1
read => data_new[31].IN1
read => data_new[32].IN1
read => data_new[33].IN1
read => data_new[34].IN1
read => data_new[35].IN1
read => data_new[36].IN1
read => data_new[37].IN1
read => data_new[38].IN1
read => data_new[39].IN1
read => data_new[40].IN1
read => data_new[41].IN1
read => data_new[42].IN1
read => data_new[43].IN1
read => data_new[44].IN1
read => data_new[45].IN1
read => data_new[46].IN1
read => data_new[47].IN1
read => data_new[48].IN1
read => data_new[49].IN1
read => data_new[50].IN1
read => data_new[51].IN1
read => data_new[52].IN1
read => data_new[53].IN1
read => data_new[54].IN1
read => data_new[55].IN1
read => data_new[56].IN1
read => data_new[57].IN1
read => data_new[58].IN1
read => data_new[59].IN1
read => data_new[60].IN1
read => data_new[61].IN1
read => data_new[62].IN1
read => data_new[63].IN1
read => data_new[64].IN1
read => data_new[65].IN1
read => data_new[66].IN1
read => data_new[67].IN1
read => data_new[68].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_gaussian4|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|acl_data_fifo:theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi4_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi4_pop14_24_reg:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi4_pop14_24_reg:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg.out_valid_out
in_feedback_in_14[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_14[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_14[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi4_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi4_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi4_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24|gaussian_i_llvm_fpga_pop_i1_memdep_phi4_pop14_24_reg:thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50
out_data_out[0] <= gaussian_i_llvm_fpga_push_i2_cleanups_push16_50_reg:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_push_i2_cleanups_push16_50_reg:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i2_cleanups_push16_50_reg:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg.out_valid_out
in_feedback_stall_in_16[0] => i_llvm_fpga_push_i2_cleanups_push16_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_16[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_out_16[1] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_out_16[2] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_out_16[3] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_out_16[4] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_out_16[5] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_out_16[6] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_out_16[7] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_out
out_feedback_valid_out_16[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_keep_going[0] => i_llvm_fpga_push_i2_cleanups_push16_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i2_cleanups_push16_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_m272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_m272:auto_generated.address_a[0]
address_a[1] => altera_syncram_m272:auto_generated.address_a[1]
address_a[2] => altera_syncram_m272:auto_generated.address_a[2]
address_a[3] => altera_syncram_m272:auto_generated.address_a[3]
address_a[4] => altera_syncram_m272:auto_generated.address_a[4]
address_a[5] => altera_syncram_m272:auto_generated.address_a[5]
address_a[6] => altera_syncram_m272:auto_generated.address_a[6]
address_b[0] => altera_syncram_m272:auto_generated.address_b[0]
address_b[1] => altera_syncram_m272:auto_generated.address_b[1]
address_b[2] => altera_syncram_m272:auto_generated.address_b[2]
address_b[3] => altera_syncram_m272:auto_generated.address_b[3]
address_b[4] => altera_syncram_m272:auto_generated.address_b[4]
address_b[5] => altera_syncram_m272:auto_generated.address_b[5]
address_b[6] => altera_syncram_m272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_m272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_m272:auto_generated.clock0
clock1 => altera_syncram_m272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_m272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_m272:auto_generated.data_a[0]
data_a[1] => altera_syncram_m272:auto_generated.data_a[1]
data_a[2] => altera_syncram_m272:auto_generated.data_a[2]
data_a[3] => altera_syncram_m272:auto_generated.data_a[3]
data_a[4] => altera_syncram_m272:auto_generated.data_a[4]
data_a[5] => altera_syncram_m272:auto_generated.data_a[5]
data_a[6] => altera_syncram_m272:auto_generated.data_a[6]
data_a[7] => altera_syncram_m272:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_m272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_m272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_m272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_m272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_m272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_m272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_m272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_m272:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_m272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated
aclr1 => altsyncram_18b4:altsyncram1.aclr1
address_a[0] => altsyncram_18b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_18b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_18b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_18b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_18b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_18b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_18b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_18b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_18b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_18b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_18b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_18b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_18b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_18b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_18b4:altsyncram1.addressstall_b
clock0 => altsyncram_18b4:altsyncram1.clock0
clock1 => altsyncram_18b4:altsyncram1.clock1
clocken1 => altsyncram_18b4:altsyncram1.clocken1
data_a[0] => altsyncram_18b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_18b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_18b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_18b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_18b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_18b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_18b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_18b4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_18b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_18b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_18b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_18b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_18b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_18b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_18b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_18b4:altsyncram1.q_b[7]
wren_a => altsyncram_18b4:altsyncram1.wren_a


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated|altsyncram_18b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|acl_push:thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_push_i2_cleanups_push16_0:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|gaussian_i_llvm_fpga_push_i2_cleanups_push16_50_reg:thei_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg
out_data_out[0] <= i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[1].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg.out_data_out
out_data_out[1] <= gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg.out_valid_out
in_feedback_in_16[0] => in_feedback_in_16[0].IN1
in_feedback_in_16[1] => in_feedback_in_16[1].IN1
in_feedback_in_16[2] => in_feedback_in_16[2].IN1
in_feedback_in_16[3] => in_feedback_in_16[3].IN1
in_feedback_in_16[4] => in_feedback_in_16[4].IN1
in_feedback_in_16[5] => in_feedback_in_16[5].IN1
in_feedback_in_16[6] => in_feedback_in_16[6].IN1
in_feedback_in_16[7] => in_feedback_in_16[7].IN1
in_feedback_valid_in_16[0] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_16[0] <= acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_dir[0] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0|gaussian_i_llvm_fpga_pop_i2_cleanups_pop16_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg
out_data_out[0] <= i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[1].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23
out_lm1_gaussian_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_burstcount
out_o_readdata[0] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[1] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[2] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[3] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[4] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[5] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[6] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[7] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[8] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[9] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[10] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[11] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[12] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[13] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[14] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[15] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[16] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[17] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[18] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[19] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[20] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[21] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[22] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[23] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[24] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[25] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[26] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[27] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[28] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[29] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[30] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_readdata[31] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_data_out
out_o_valid[0] <= gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0.out_valid_out
out_lm1_gaussian_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_byteenable
out_lm1_gaussian_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_byteenable
out_lm1_gaussian_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_byteenable
out_lm1_gaussian_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_byteenable
out_lm1_gaussian_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_enable
out_lm1_gaussian_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_read
out_lm1_gaussian_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_write
out_lm1_gaussian_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
out_lm1_gaussian_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_lm1_gaussian1_flush_bitsignaltemp.IN1
in_lm1_gaussian_avm_readdata[0] => in_lm1_gaussian_avm_readdata[0].IN1
in_lm1_gaussian_avm_readdata[1] => in_lm1_gaussian_avm_readdata[1].IN1
in_lm1_gaussian_avm_readdata[2] => in_lm1_gaussian_avm_readdata[2].IN1
in_lm1_gaussian_avm_readdata[3] => in_lm1_gaussian_avm_readdata[3].IN1
in_lm1_gaussian_avm_readdata[4] => in_lm1_gaussian_avm_readdata[4].IN1
in_lm1_gaussian_avm_readdata[5] => in_lm1_gaussian_avm_readdata[5].IN1
in_lm1_gaussian_avm_readdata[6] => in_lm1_gaussian_avm_readdata[6].IN1
in_lm1_gaussian_avm_readdata[7] => in_lm1_gaussian_avm_readdata[7].IN1
in_lm1_gaussian_avm_readdata[8] => in_lm1_gaussian_avm_readdata[8].IN1
in_lm1_gaussian_avm_readdata[9] => in_lm1_gaussian_avm_readdata[9].IN1
in_lm1_gaussian_avm_readdata[10] => in_lm1_gaussian_avm_readdata[10].IN1
in_lm1_gaussian_avm_readdata[11] => in_lm1_gaussian_avm_readdata[11].IN1
in_lm1_gaussian_avm_readdata[12] => in_lm1_gaussian_avm_readdata[12].IN1
in_lm1_gaussian_avm_readdata[13] => in_lm1_gaussian_avm_readdata[13].IN1
in_lm1_gaussian_avm_readdata[14] => in_lm1_gaussian_avm_readdata[14].IN1
in_lm1_gaussian_avm_readdata[15] => in_lm1_gaussian_avm_readdata[15].IN1
in_lm1_gaussian_avm_readdata[16] => in_lm1_gaussian_avm_readdata[16].IN1
in_lm1_gaussian_avm_readdata[17] => in_lm1_gaussian_avm_readdata[17].IN1
in_lm1_gaussian_avm_readdata[18] => in_lm1_gaussian_avm_readdata[18].IN1
in_lm1_gaussian_avm_readdata[19] => in_lm1_gaussian_avm_readdata[19].IN1
in_lm1_gaussian_avm_readdata[20] => in_lm1_gaussian_avm_readdata[20].IN1
in_lm1_gaussian_avm_readdata[21] => in_lm1_gaussian_avm_readdata[21].IN1
in_lm1_gaussian_avm_readdata[22] => in_lm1_gaussian_avm_readdata[22].IN1
in_lm1_gaussian_avm_readdata[23] => in_lm1_gaussian_avm_readdata[23].IN1
in_lm1_gaussian_avm_readdata[24] => in_lm1_gaussian_avm_readdata[24].IN1
in_lm1_gaussian_avm_readdata[25] => in_lm1_gaussian_avm_readdata[25].IN1
in_lm1_gaussian_avm_readdata[26] => in_lm1_gaussian_avm_readdata[26].IN1
in_lm1_gaussian_avm_readdata[27] => in_lm1_gaussian_avm_readdata[27].IN1
in_lm1_gaussian_avm_readdata[28] => in_lm1_gaussian_avm_readdata[28].IN1
in_lm1_gaussian_avm_readdata[29] => in_lm1_gaussian_avm_readdata[29].IN1
in_lm1_gaussian_avm_readdata[30] => in_lm1_gaussian_avm_readdata[30].IN1
in_lm1_gaussian_avm_readdata[31] => in_lm1_gaussian_avm_readdata[31].IN1
in_lm1_gaussian_avm_readdatavalid[0] => i_llvm_fpga_mem_lm1_gaussian1_avm_readdatavalid_bitsignaltemp.IN1
in_lm1_gaussian_avm_waitrequest[0] => i_llvm_fpga_mem_lm1_gaussian1_avm_waitrequest_bitsignaltemp.IN1
in_lm1_gaussian_avm_writeack[0] => i_llvm_fpga_mem_lm1_gaussian1_avm_writeack_bitsignaltemp.IN1
out_lm1_gaussian_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
out_lm1_gaussian_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_lm1_gaussian1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_lm1_gaussian1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_lm1_gaussian1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|gaussian_readdata_reg_lm1_0:thereaddata_reg_lm1_gaussian0
out_data_out[0] <= readdata_reg_lm1_gaussian0_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_lm1_gaussian0_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_lm1_gaussian0_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_lm1_gaussian0_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_lm1_gaussian0_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_lm1_gaussian0_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_lm1_gaussian0_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_lm1_gaussian0_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_lm1_gaussian0_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_lm1_gaussian0_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_lm1_gaussian0_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_lm1_gaussian0_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_lm1_gaussian0_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_lm1_gaussian0_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_lm1_gaussian0_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_lm1_gaussian0_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_lm1_gaussian0_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_lm1_gaussian0_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_lm1_gaussian0_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_lm1_gaussian0_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_lm1_gaussian0_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_lm1_gaussian0_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_lm1_gaussian0_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_lm1_gaussian0_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_lm1_gaussian0_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_lm1_gaussian0_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_lm1_gaussian0_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_lm1_gaussian0_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_lm1_gaussian0_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_lm1_gaussian0_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_lm1_gaussian0_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_lm1_gaussian0_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_lm1_gaussian0_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_lm1_gaussian0_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_lm1_gaussian0_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_lm1_gaussian0_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_lm1_gaussian0_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_lm1_gaussian0_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_lm1_gaussian0_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_lm1_gaussian0_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_lm1_gaussian0_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_lm1_gaussian0_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_lm1_gaussian0_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_lm1_gaussian0_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_lm1_gaussian0_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_lm1_gaussian0_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_lm1_gaussian0_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_lm1_gaussian0_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_lm1_gaussian0_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_lm1_gaussian0_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_lm1_gaussian0_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_lm1_gaussian0_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_lm1_gaussian0_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_lm1_gaussian0_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_lm1_gaussian0_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_lm1_gaussian0_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_lm1_gaussian0_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_lm1_gaussian0_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_lm1_gaussian0_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_lm1_gaussian0_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_lm1_gaussian0_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_lm1_gaussian0_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_lm1_gaussian0_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_lm1_gaussian0_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_lm1_gaussian0_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_lm1_gaussian0_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_lm1_gaussian0_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_lm1_gaussian0_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_lm1_gaussian0_valid_reg_q[0].DATAIN
clock => readdata_reg_lm1_gaussian0_data_reg_q[0].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[1].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[2].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[3].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[4].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[5].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[6].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[7].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[8].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[9].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[10].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[11].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[12].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[13].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[14].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[15].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[16].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[17].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[18].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[19].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[20].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[21].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[22].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[23].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[24].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[25].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[26].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[27].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[28].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[29].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[30].CLK
clock => readdata_reg_lm1_gaussian0_data_reg_q[31].CLK
clock => readdata_reg_lm1_gaussian0_valid_reg_q[0].CLK
resetn => readdata_reg_lm1_gaussian0_data_reg_q[0].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[1].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[2].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[3].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[4].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[5].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[6].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[7].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[8].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[9].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[10].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[11].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[12].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[13].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[14].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[15].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[16].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[17].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[18].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[19].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[20].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[21].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[22].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[23].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[24].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[25].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[26].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[27].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[28].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[29].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[30].ACLR
resetn => readdata_reg_lm1_gaussian0_data_reg_q[31].ACLR
resetn => readdata_reg_lm1_gaussian0_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_bb_B7_stall_region:thebb_gaussian_B7_stall_region|gaussian_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_gaussian23|lsu_top:thei_llvm_fpga_mem_lm1_gaussian1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7:thebb_gaussian_B7|gaussian_B7_branch:thegaussian_B7_branch
in_add44_push17[0] => add44_push17_reg_q[0].DATAIN
in_add44_push17[1] => add44_push17_reg_q[1].DATAIN
in_add44_push17[2] => add44_push17_reg_q[2].DATAIN
in_add44_push17[3] => add44_push17_reg_q[3].DATAIN
in_add44_push17[4] => add44_push17_reg_q[4].DATAIN
in_add44_push17[5] => add44_push17_reg_q[5].DATAIN
in_add44_push17[6] => add44_push17_reg_q[6].DATAIN
in_add44_push17[7] => add44_push17_reg_q[7].DATAIN
in_add44_push17[8] => add44_push17_reg_q[8].DATAIN
in_add44_push17[9] => add44_push17_reg_q[9].DATAIN
in_add44_push17[10] => add44_push17_reg_q[10].DATAIN
in_add44_push17[11] => add44_push17_reg_q[11].DATAIN
in_add44_push17[12] => add44_push17_reg_q[12].DATAIN
in_add44_push17[13] => add44_push17_reg_q[13].DATAIN
in_add44_push17[14] => add44_push17_reg_q[14].DATAIN
in_add44_push17[15] => add44_push17_reg_q[15].DATAIN
in_add44_push17[16] => add44_push17_reg_q[16].DATAIN
in_add44_push17[17] => add44_push17_reg_q[17].DATAIN
in_add44_push17[18] => add44_push17_reg_q[18].DATAIN
in_add44_push17[19] => add44_push17_reg_q[19].DATAIN
in_add44_push17[20] => add44_push17_reg_q[20].DATAIN
in_add44_push17[21] => add44_push17_reg_q[21].DATAIN
in_add44_push17[22] => add44_push17_reg_q[22].DATAIN
in_add44_push17[23] => add44_push17_reg_q[23].DATAIN
in_add44_push17[24] => add44_push17_reg_q[24].DATAIN
in_add44_push17[25] => add44_push17_reg_q[25].DATAIN
in_add44_push17[26] => add44_push17_reg_q[26].DATAIN
in_add44_push17[27] => add44_push17_reg_q[27].DATAIN
in_add44_push17[28] => add44_push17_reg_q[28].DATAIN
in_add44_push17[29] => add44_push17_reg_q[29].DATAIN
in_add44_push17[30] => add44_push17_reg_q[30].DATAIN
in_add44_push17[31] => add44_push17_reg_q[31].DATAIN
in_masked[0] => valid_out_0_and_q[0].IN0
in_masked[0] => valid_out_1_and_q[0].IN0
in_memdep[0] => memdep_reg_q[0].DATAIN
in_notcmp3546_pop20[0] => notcmp3546_pop20_reg_q[0].DATAIN
in_pop19[0] => pop19_reg_q[0].DATAIN
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_add44_push17[0] <= add44_push17_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[1] <= add44_push17_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[2] <= add44_push17_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[3] <= add44_push17_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[4] <= add44_push17_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[5] <= add44_push17_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[6] <= add44_push17_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[7] <= add44_push17_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[8] <= add44_push17_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[9] <= add44_push17_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[10] <= add44_push17_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[11] <= add44_push17_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[12] <= add44_push17_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[13] <= add44_push17_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[14] <= add44_push17_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[15] <= add44_push17_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[16] <= add44_push17_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[17] <= add44_push17_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[18] <= add44_push17_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[19] <= add44_push17_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[20] <= add44_push17_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[21] <= add44_push17_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[22] <= add44_push17_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[23] <= add44_push17_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[24] <= add44_push17_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[25] <= add44_push17_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[26] <= add44_push17_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[27] <= add44_push17_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[28] <= add44_push17_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[29] <= add44_push17_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[30] <= add44_push17_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push17[31] <= add44_push17_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_memdep[0] <= memdep_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_notcmp3546_pop20[0] <= notcmp3546_pop20_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_pop19[0] <= pop19_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out[0] <= gaussian_B7_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => pop19_reg_q[0].CLK
clock => notcmp3546_pop20_reg_q[0].CLK
clock => memdep_reg_q[0].CLK
clock => add44_push17_reg_q[0].CLK
clock => add44_push17_reg_q[1].CLK
clock => add44_push17_reg_q[2].CLK
clock => add44_push17_reg_q[3].CLK
clock => add44_push17_reg_q[4].CLK
clock => add44_push17_reg_q[5].CLK
clock => add44_push17_reg_q[6].CLK
clock => add44_push17_reg_q[7].CLK
clock => add44_push17_reg_q[8].CLK
clock => add44_push17_reg_q[9].CLK
clock => add44_push17_reg_q[10].CLK
clock => add44_push17_reg_q[11].CLK
clock => add44_push17_reg_q[12].CLK
clock => add44_push17_reg_q[13].CLK
clock => add44_push17_reg_q[14].CLK
clock => add44_push17_reg_q[15].CLK
clock => add44_push17_reg_q[16].CLK
clock => add44_push17_reg_q[17].CLK
clock => add44_push17_reg_q[18].CLK
clock => add44_push17_reg_q[19].CLK
clock => add44_push17_reg_q[20].CLK
clock => add44_push17_reg_q[21].CLK
clock => add44_push17_reg_q[22].CLK
clock => add44_push17_reg_q[23].CLK
clock => add44_push17_reg_q[24].CLK
clock => add44_push17_reg_q[25].CLK
clock => add44_push17_reg_q[26].CLK
clock => add44_push17_reg_q[27].CLK
clock => add44_push17_reg_q[28].CLK
clock => add44_push17_reg_q[29].CLK
clock => add44_push17_reg_q[30].CLK
clock => add44_push17_reg_q[31].CLK
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => add44_push17_reg_q[0].ACLR
resetn => add44_push17_reg_q[1].ACLR
resetn => add44_push17_reg_q[2].ACLR
resetn => add44_push17_reg_q[3].ACLR
resetn => add44_push17_reg_q[4].ACLR
resetn => add44_push17_reg_q[5].ACLR
resetn => add44_push17_reg_q[6].ACLR
resetn => add44_push17_reg_q[7].ACLR
resetn => add44_push17_reg_q[8].ACLR
resetn => add44_push17_reg_q[9].ACLR
resetn => add44_push17_reg_q[10].ACLR
resetn => add44_push17_reg_q[11].ACLR
resetn => add44_push17_reg_q[12].ACLR
resetn => add44_push17_reg_q[13].ACLR
resetn => add44_push17_reg_q[14].ACLR
resetn => add44_push17_reg_q[15].ACLR
resetn => add44_push17_reg_q[16].ACLR
resetn => add44_push17_reg_q[17].ACLR
resetn => add44_push17_reg_q[18].ACLR
resetn => add44_push17_reg_q[19].ACLR
resetn => add44_push17_reg_q[20].ACLR
resetn => add44_push17_reg_q[21].ACLR
resetn => add44_push17_reg_q[22].ACLR
resetn => add44_push17_reg_q[23].ACLR
resetn => add44_push17_reg_q[24].ACLR
resetn => add44_push17_reg_q[25].ACLR
resetn => add44_push17_reg_q[26].ACLR
resetn => add44_push17_reg_q[27].ACLR
resetn => add44_push17_reg_q[28].ACLR
resetn => add44_push17_reg_q[29].ACLR
resetn => add44_push17_reg_q[30].ACLR
resetn => add44_push17_reg_q[31].ACLR
resetn => memdep_reg_q[0].ACLR
resetn => notcmp3546_pop20_reg_q[0].ACLR
resetn => pop19_reg_q[0].ACLR
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B7_sr_1:thebb_gaussian_B7_sr_1_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_1_tpl[0] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[0] => sr_1_x_q[0].DATAIN
in_i_data_1_tpl[1] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[1] => sr_1_x_q[1].DATAIN
in_i_data_1_tpl[2] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[2] => sr_1_x_q[2].DATAIN
in_i_data_1_tpl[3] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[3] => sr_1_x_q[3].DATAIN
in_i_data_1_tpl[4] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[4] => sr_1_x_q[4].DATAIN
in_i_data_1_tpl[5] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[5] => sr_1_x_q[5].DATAIN
in_i_data_1_tpl[6] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[6] => sr_1_x_q[6].DATAIN
in_i_data_1_tpl[7] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[7] => sr_1_x_q[7].DATAIN
in_i_data_1_tpl[8] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[8] => sr_1_x_q[8].DATAIN
in_i_data_1_tpl[9] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[9] => sr_1_x_q[9].DATAIN
in_i_data_1_tpl[10] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[10] => sr_1_x_q[10].DATAIN
in_i_data_1_tpl[11] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[11] => sr_1_x_q[11].DATAIN
in_i_data_1_tpl[12] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[12] => sr_1_x_q[12].DATAIN
in_i_data_1_tpl[13] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[13] => sr_1_x_q[13].DATAIN
in_i_data_1_tpl[14] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[14] => sr_1_x_q[14].DATAIN
in_i_data_1_tpl[15] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[15] => sr_1_x_q[15].DATAIN
in_i_data_1_tpl[16] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[16] => sr_1_x_q[16].DATAIN
in_i_data_1_tpl[17] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[17] => sr_1_x_q[17].DATAIN
in_i_data_1_tpl[18] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[18] => sr_1_x_q[18].DATAIN
in_i_data_1_tpl[19] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[19] => sr_1_x_q[19].DATAIN
in_i_data_1_tpl[20] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[20] => sr_1_x_q[20].DATAIN
in_i_data_1_tpl[21] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[21] => sr_1_x_q[21].DATAIN
in_i_data_1_tpl[22] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[22] => sr_1_x_q[22].DATAIN
in_i_data_1_tpl[23] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[23] => sr_1_x_q[23].DATAIN
in_i_data_1_tpl[24] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[24] => sr_1_x_q[24].DATAIN
in_i_data_1_tpl[25] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[25] => sr_1_x_q[25].DATAIN
in_i_data_1_tpl[26] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[26] => sr_1_x_q[26].DATAIN
in_i_data_1_tpl[27] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[27] => sr_1_x_q[27].DATAIN
in_i_data_1_tpl[28] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[28] => sr_1_x_q[28].DATAIN
in_i_data_1_tpl[29] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[29] => sr_1_x_q[29].DATAIN
in_i_data_1_tpl[30] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[30] => sr_1_x_q[30].DATAIN
in_i_data_1_tpl[31] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[31] => sr_1_x_q[31].DATAIN
in_i_data_2_tpl[0] => data_mux_2_x_q.DATAA
in_i_data_2_tpl[0] => sr_2_x_q[0].DATAIN
in_i_data_3_tpl[0] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[0] => sr_3_x_q[0].DATAIN
in_i_data_4_tpl[0] => data_mux_4_x_q.DATAA
in_i_data_4_tpl[0] => sr_4_x_q[0].DATAIN
in_i_data_5_tpl[0] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[0] => sr_5_x_q[0].DATAIN
in_i_data_5_tpl[1] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[1] => sr_5_x_q[1].DATAIN
in_i_data_5_tpl[2] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[2] => sr_5_x_q[2].DATAIN
in_i_data_5_tpl[3] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[3] => sr_5_x_q[3].DATAIN
in_i_data_5_tpl[4] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[4] => sr_5_x_q[4].DATAIN
in_i_data_5_tpl[5] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[5] => sr_5_x_q[5].DATAIN
in_i_data_5_tpl[6] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[6] => sr_5_x_q[6].DATAIN
in_i_data_5_tpl[7] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[7] => sr_5_x_q[7].DATAIN
in_i_data_5_tpl[8] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[8] => sr_5_x_q[8].DATAIN
in_i_data_5_tpl[9] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[9] => sr_5_x_q[9].DATAIN
in_i_data_5_tpl[10] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[10] => sr_5_x_q[10].DATAIN
in_i_data_5_tpl[11] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[11] => sr_5_x_q[11].DATAIN
in_i_data_5_tpl[12] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[12] => sr_5_x_q[12].DATAIN
in_i_data_5_tpl[13] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[13] => sr_5_x_q[13].DATAIN
in_i_data_5_tpl[14] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[14] => sr_5_x_q[14].DATAIN
in_i_data_5_tpl[15] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[15] => sr_5_x_q[15].DATAIN
in_i_data_5_tpl[16] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[16] => sr_5_x_q[16].DATAIN
in_i_data_5_tpl[17] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[17] => sr_5_x_q[17].DATAIN
in_i_data_5_tpl[18] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[18] => sr_5_x_q[18].DATAIN
in_i_data_5_tpl[19] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[19] => sr_5_x_q[19].DATAIN
in_i_data_5_tpl[20] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[20] => sr_5_x_q[20].DATAIN
in_i_data_5_tpl[21] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[21] => sr_5_x_q[21].DATAIN
in_i_data_5_tpl[22] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[22] => sr_5_x_q[22].DATAIN
in_i_data_5_tpl[23] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[23] => sr_5_x_q[23].DATAIN
in_i_data_5_tpl[24] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[24] => sr_5_x_q[24].DATAIN
in_i_data_5_tpl[25] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[25] => sr_5_x_q[25].DATAIN
in_i_data_5_tpl[26] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[26] => sr_5_x_q[26].DATAIN
in_i_data_5_tpl[27] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[27] => sr_5_x_q[27].DATAIN
in_i_data_5_tpl[28] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[28] => sr_5_x_q[28].DATAIN
in_i_data_5_tpl[29] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[29] => sr_5_x_q[29].DATAIN
in_i_data_5_tpl[30] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[30] => sr_5_x_q[30].DATAIN
in_i_data_5_tpl[31] => data_mux_5_x_q.DATAA
in_i_data_5_tpl[31] => sr_5_x_q[31].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[1] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[2] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[3] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[4] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[5] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[6] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[7] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[8] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[9] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[10] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[11] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[12] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[13] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[14] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[15] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[16] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[17] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[18] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[19] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[20] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[21] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[22] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[23] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[24] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[25] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[26] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[27] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[28] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[29] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[30] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[31] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_2_tpl[0] <= data_mux_2_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[0] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_4_tpl[0] <= data_mux_4_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[0] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[1] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[2] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[3] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[4] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[5] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[6] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[7] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[8] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[9] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[10] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[11] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[12] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[13] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[14] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[15] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[16] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[17] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[18] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[19] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[20] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[21] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[22] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[23] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[24] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[25] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[26] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[27] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[28] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[29] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[30] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_5_tpl[31] <= data_mux_5_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_5_x_q[0].CLK
clock => sr_5_x_q[1].CLK
clock => sr_5_x_q[2].CLK
clock => sr_5_x_q[3].CLK
clock => sr_5_x_q[4].CLK
clock => sr_5_x_q[5].CLK
clock => sr_5_x_q[6].CLK
clock => sr_5_x_q[7].CLK
clock => sr_5_x_q[8].CLK
clock => sr_5_x_q[9].CLK
clock => sr_5_x_q[10].CLK
clock => sr_5_x_q[11].CLK
clock => sr_5_x_q[12].CLK
clock => sr_5_x_q[13].CLK
clock => sr_5_x_q[14].CLK
clock => sr_5_x_q[15].CLK
clock => sr_5_x_q[16].CLK
clock => sr_5_x_q[17].CLK
clock => sr_5_x_q[18].CLK
clock => sr_5_x_q[19].CLK
clock => sr_5_x_q[20].CLK
clock => sr_5_x_q[21].CLK
clock => sr_5_x_q[22].CLK
clock => sr_5_x_q[23].CLK
clock => sr_5_x_q[24].CLK
clock => sr_5_x_q[25].CLK
clock => sr_5_x_q[26].CLK
clock => sr_5_x_q[27].CLK
clock => sr_5_x_q[28].CLK
clock => sr_5_x_q[29].CLK
clock => sr_5_x_q[30].CLK
clock => sr_5_x_q[31].CLK
clock => sr_4_x_q[0].CLK
clock => sr_3_x_q[0].CLK
clock => sr_2_x_q[0].CLK
clock => sr_1_x_q[0].CLK
clock => sr_1_x_q[1].CLK
clock => sr_1_x_q[2].CLK
clock => sr_1_x_q[3].CLK
clock => sr_1_x_q[4].CLK
clock => sr_1_x_q[5].CLK
clock => sr_1_x_q[6].CLK
clock => sr_1_x_q[7].CLK
clock => sr_1_x_q[8].CLK
clock => sr_1_x_q[9].CLK
clock => sr_1_x_q[10].CLK
clock => sr_1_x_q[11].CLK
clock => sr_1_x_q[12].CLK
clock => sr_1_x_q[13].CLK
clock => sr_1_x_q[14].CLK
clock => sr_1_x_q[15].CLK
clock => sr_1_x_q[16].CLK
clock => sr_1_x_q[17].CLK
clock => sr_1_x_q[18].CLK
clock => sr_1_x_q[19].CLK
clock => sr_1_x_q[20].CLK
clock => sr_1_x_q[21].CLK
clock => sr_1_x_q[22].CLK
clock => sr_1_x_q[23].CLK
clock => sr_1_x_q[24].CLK
clock => sr_1_x_q[25].CLK
clock => sr_1_x_q[26].CLK
clock => sr_1_x_q[27].CLK
clock => sr_1_x_q[28].CLK
clock => sr_1_x_q[29].CLK
clock => sr_1_x_q[30].CLK
clock => sr_1_x_q[31].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_1_x_q[0].ACLR
resetn => sr_1_x_q[1].ACLR
resetn => sr_1_x_q[2].ACLR
resetn => sr_1_x_q[3].ACLR
resetn => sr_1_x_q[4].ACLR
resetn => sr_1_x_q[5].ACLR
resetn => sr_1_x_q[6].ACLR
resetn => sr_1_x_q[7].ACLR
resetn => sr_1_x_q[8].ACLR
resetn => sr_1_x_q[9].ACLR
resetn => sr_1_x_q[10].ACLR
resetn => sr_1_x_q[11].ACLR
resetn => sr_1_x_q[12].ACLR
resetn => sr_1_x_q[13].ACLR
resetn => sr_1_x_q[14].ACLR
resetn => sr_1_x_q[15].ACLR
resetn => sr_1_x_q[16].ACLR
resetn => sr_1_x_q[17].ACLR
resetn => sr_1_x_q[18].ACLR
resetn => sr_1_x_q[19].ACLR
resetn => sr_1_x_q[20].ACLR
resetn => sr_1_x_q[21].ACLR
resetn => sr_1_x_q[22].ACLR
resetn => sr_1_x_q[23].ACLR
resetn => sr_1_x_q[24].ACLR
resetn => sr_1_x_q[25].ACLR
resetn => sr_1_x_q[26].ACLR
resetn => sr_1_x_q[27].ACLR
resetn => sr_1_x_q[28].ACLR
resetn => sr_1_x_q[29].ACLR
resetn => sr_1_x_q[30].ACLR
resetn => sr_1_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR
resetn => sr_2_x_q[0].ACLR
resetn => sr_3_x_q[0].ACLR
resetn => sr_5_x_q[0].ACLR
resetn => sr_5_x_q[1].ACLR
resetn => sr_5_x_q[2].ACLR
resetn => sr_5_x_q[3].ACLR
resetn => sr_5_x_q[4].ACLR
resetn => sr_5_x_q[5].ACLR
resetn => sr_5_x_q[6].ACLR
resetn => sr_5_x_q[7].ACLR
resetn => sr_5_x_q[8].ACLR
resetn => sr_5_x_q[9].ACLR
resetn => sr_5_x_q[10].ACLR
resetn => sr_5_x_q[11].ACLR
resetn => sr_5_x_q[12].ACLR
resetn => sr_5_x_q[13].ACLR
resetn => sr_5_x_q[14].ACLR
resetn => sr_5_x_q[15].ACLR
resetn => sr_5_x_q[16].ACLR
resetn => sr_5_x_q[17].ACLR
resetn => sr_5_x_q[18].ACLR
resetn => sr_5_x_q[19].ACLR
resetn => sr_5_x_q[20].ACLR
resetn => sr_5_x_q[21].ACLR
resetn => sr_5_x_q[22].ACLR
resetn => sr_5_x_q[23].ACLR
resetn => sr_5_x_q[24].ACLR
resetn => sr_5_x_q[25].ACLR
resetn => sr_5_x_q[26].ACLR
resetn => sr_5_x_q[27].ACLR
resetn => sr_5_x_q[28].ACLR
resetn => sr_5_x_q[29].ACLR
resetn => sr_5_x_q[30].ACLR
resetn => sr_5_x_q[31].ACLR
resetn => sr_4_x_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_2:theloop_limiter_gaussian2
in_i_stall[0] => limiter_i_stall_bitsignaltemp.IN1
in_i_stall_exit[0] => limiter_i_stall_exit_bitsignaltemp.IN1
in_i_valid[0] => limiter_i_valid_bitsignaltemp.IN1
in_i_valid_exit[0] => limiter_i_valid_exit_bitsignaltemp.IN1
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_2:theloop_limiter_gaussian2|acl_loop_limiter:thelimiter
clock => clock.IN1
resetn => resetn.IN1
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN7
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_2:theloop_limiter_gaussian2|acl_loop_limiter:thelimiter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going36_2_sr:thei_llvm_fpga_pipeline_keep_going36_gaussian2_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6
out_feedback_out_10[0] <= gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region.out_feedback_out_10
in_feedback_stall_in_10[0] => in_feedback_stall_in_10[0].IN1
out_feedback_valid_out_10[0] <= gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region.out_feedback_valid_out_10
in_add44_push173_0[0] => in_add44_push173_0[0].IN1
in_add44_push173_0[1] => in_add44_push173_0[1].IN1
in_add44_push173_0[2] => in_add44_push173_0[2].IN1
in_add44_push173_0[3] => in_add44_push173_0[3].IN1
in_add44_push173_0[4] => in_add44_push173_0[4].IN1
in_add44_push173_0[5] => in_add44_push173_0[5].IN1
in_add44_push173_0[6] => in_add44_push173_0[6].IN1
in_add44_push173_0[7] => in_add44_push173_0[7].IN1
in_add44_push173_0[8] => in_add44_push173_0[8].IN1
in_add44_push173_0[9] => in_add44_push173_0[9].IN1
in_add44_push173_0[10] => in_add44_push173_0[10].IN1
in_add44_push173_0[11] => in_add44_push173_0[11].IN1
in_add44_push173_0[12] => in_add44_push173_0[12].IN1
in_add44_push173_0[13] => in_add44_push173_0[13].IN1
in_add44_push173_0[14] => in_add44_push173_0[14].IN1
in_add44_push173_0[15] => in_add44_push173_0[15].IN1
in_add44_push173_0[16] => in_add44_push173_0[16].IN1
in_add44_push173_0[17] => in_add44_push173_0[17].IN1
in_add44_push173_0[18] => in_add44_push173_0[18].IN1
in_add44_push173_0[19] => in_add44_push173_0[19].IN1
in_add44_push173_0[20] => in_add44_push173_0[20].IN1
in_add44_push173_0[21] => in_add44_push173_0[21].IN1
in_add44_push173_0[22] => in_add44_push173_0[22].IN1
in_add44_push173_0[23] => in_add44_push173_0[23].IN1
in_add44_push173_0[24] => in_add44_push173_0[24].IN1
in_add44_push173_0[25] => in_add44_push173_0[25].IN1
in_add44_push173_0[26] => in_add44_push173_0[26].IN1
in_add44_push173_0[27] => in_add44_push173_0[27].IN1
in_add44_push173_0[28] => in_add44_push173_0[28].IN1
in_add44_push173_0[29] => in_add44_push173_0[29].IN1
in_add44_push173_0[30] => in_add44_push173_0[30].IN1
in_add44_push173_0[31] => in_add44_push173_0[31].IN1
in_memdep_1_0[0] => in_memdep_1_0[0].IN1
in_notcmp3546_pop205_0[0] => in_notcmp3546_pop205_0[0].IN1
in_pop194_0[0] => in_pop194_0[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_stall_in_1[0] => in_stall_in_1[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_add44_push173[0] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[1] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[2] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[3] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[4] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[5] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[6] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[7] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[8] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[9] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[10] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[11] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[12] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[13] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[14] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[15] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[16] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[17] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[18] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[19] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[20] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[21] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[22] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[23] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[24] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[25] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[26] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[27] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[28] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[29] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[30] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_add44_push173[31] <= gaussian_B6_branch:thegaussian_B6_branch.out_add44_push173
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= gaussian_B6_merge:thegaussian_B6_merge.out_stall_out_0
out_valid_out_0[0] <= gaussian_B6_branch:thegaussian_B6_branch.out_valid_out_0
out_valid_out_1[0] <= gaussian_B6_branch:thegaussian_B6_branch.out_valid_out_1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_B6_branch:thegaussian_B6_branch
in_add44_push173[0] => add44_push173_reg_q[0].DATAIN
in_add44_push173[1] => add44_push173_reg_q[1].DATAIN
in_add44_push173[2] => add44_push173_reg_q[2].DATAIN
in_add44_push173[3] => add44_push173_reg_q[3].DATAIN
in_add44_push173[4] => add44_push173_reg_q[4].DATAIN
in_add44_push173[5] => add44_push173_reg_q[5].DATAIN
in_add44_push173[6] => add44_push173_reg_q[6].DATAIN
in_add44_push173[7] => add44_push173_reg_q[7].DATAIN
in_add44_push173[8] => add44_push173_reg_q[8].DATAIN
in_add44_push173[9] => add44_push173_reg_q[9].DATAIN
in_add44_push173[10] => add44_push173_reg_q[10].DATAIN
in_add44_push173[11] => add44_push173_reg_q[11].DATAIN
in_add44_push173[12] => add44_push173_reg_q[12].DATAIN
in_add44_push173[13] => add44_push173_reg_q[13].DATAIN
in_add44_push173[14] => add44_push173_reg_q[14].DATAIN
in_add44_push173[15] => add44_push173_reg_q[15].DATAIN
in_add44_push173[16] => add44_push173_reg_q[16].DATAIN
in_add44_push173[17] => add44_push173_reg_q[17].DATAIN
in_add44_push173[18] => add44_push173_reg_q[18].DATAIN
in_add44_push173[19] => add44_push173_reg_q[19].DATAIN
in_add44_push173[20] => add44_push173_reg_q[20].DATAIN
in_add44_push173[21] => add44_push173_reg_q[21].DATAIN
in_add44_push173[22] => add44_push173_reg_q[22].DATAIN
in_add44_push173[23] => add44_push173_reg_q[23].DATAIN
in_add44_push173[24] => add44_push173_reg_q[24].DATAIN
in_add44_push173[25] => add44_push173_reg_q[25].DATAIN
in_add44_push173[26] => add44_push173_reg_q[26].DATAIN
in_add44_push173[27] => add44_push173_reg_q[27].DATAIN
in_add44_push173[28] => add44_push173_reg_q[28].DATAIN
in_add44_push173[29] => add44_push173_reg_q[29].DATAIN
in_add44_push173[30] => add44_push173_reg_q[30].DATAIN
in_add44_push173[31] => add44_push173_reg_q[31].DATAIN
in_notcmp3546_pop205[0] => valid_out_0_and_q[0].IN0
in_notcmp3546_pop205[0] => valid_out_1_and_q[0].IN0
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_add44_push173[0] <= add44_push173_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[1] <= add44_push173_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[2] <= add44_push173_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[3] <= add44_push173_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[4] <= add44_push173_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[5] <= add44_push173_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[6] <= add44_push173_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[7] <= add44_push173_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[8] <= add44_push173_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[9] <= add44_push173_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[10] <= add44_push173_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[11] <= add44_push173_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[12] <= add44_push173_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[13] <= add44_push173_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[14] <= add44_push173_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[15] <= add44_push173_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[16] <= add44_push173_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[17] <= add44_push173_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[18] <= add44_push173_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[19] <= add44_push173_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[20] <= add44_push173_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[21] <= add44_push173_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[22] <= add44_push173_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[23] <= add44_push173_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[24] <= add44_push173_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[25] <= add44_push173_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[26] <= add44_push173_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[27] <= add44_push173_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[28] <= add44_push173_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[29] <= add44_push173_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[30] <= add44_push173_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[31] <= add44_push173_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out[0] <= gaussian_B6_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => add44_push173_reg_q[0].CLK
clock => add44_push173_reg_q[1].CLK
clock => add44_push173_reg_q[2].CLK
clock => add44_push173_reg_q[3].CLK
clock => add44_push173_reg_q[4].CLK
clock => add44_push173_reg_q[5].CLK
clock => add44_push173_reg_q[6].CLK
clock => add44_push173_reg_q[7].CLK
clock => add44_push173_reg_q[8].CLK
clock => add44_push173_reg_q[9].CLK
clock => add44_push173_reg_q[10].CLK
clock => add44_push173_reg_q[11].CLK
clock => add44_push173_reg_q[12].CLK
clock => add44_push173_reg_q[13].CLK
clock => add44_push173_reg_q[14].CLK
clock => add44_push173_reg_q[15].CLK
clock => add44_push173_reg_q[16].CLK
clock => add44_push173_reg_q[17].CLK
clock => add44_push173_reg_q[18].CLK
clock => add44_push173_reg_q[19].CLK
clock => add44_push173_reg_q[20].CLK
clock => add44_push173_reg_q[21].CLK
clock => add44_push173_reg_q[22].CLK
clock => add44_push173_reg_q[23].CLK
clock => add44_push173_reg_q[24].CLK
clock => add44_push173_reg_q[25].CLK
clock => add44_push173_reg_q[26].CLK
clock => add44_push173_reg_q[27].CLK
clock => add44_push173_reg_q[28].CLK
clock => add44_push173_reg_q[29].CLK
clock => add44_push173_reg_q[30].CLK
clock => add44_push173_reg_q[31].CLK
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => add44_push173_reg_q[0].ACLR
resetn => add44_push173_reg_q[1].ACLR
resetn => add44_push173_reg_q[2].ACLR
resetn => add44_push173_reg_q[3].ACLR
resetn => add44_push173_reg_q[4].ACLR
resetn => add44_push173_reg_q[5].ACLR
resetn => add44_push173_reg_q[6].ACLR
resetn => add44_push173_reg_q[7].ACLR
resetn => add44_push173_reg_q[8].ACLR
resetn => add44_push173_reg_q[9].ACLR
resetn => add44_push173_reg_q[10].ACLR
resetn => add44_push173_reg_q[11].ACLR
resetn => add44_push173_reg_q[12].ACLR
resetn => add44_push173_reg_q[13].ACLR
resetn => add44_push173_reg_q[14].ACLR
resetn => add44_push173_reg_q[15].ACLR
resetn => add44_push173_reg_q[16].ACLR
resetn => add44_push173_reg_q[17].ACLR
resetn => add44_push173_reg_q[18].ACLR
resetn => add44_push173_reg_q[19].ACLR
resetn => add44_push173_reg_q[20].ACLR
resetn => add44_push173_reg_q[21].ACLR
resetn => add44_push173_reg_q[22].ACLR
resetn => add44_push173_reg_q[23].ACLR
resetn => add44_push173_reg_q[24].ACLR
resetn => add44_push173_reg_q[25].ACLR
resetn => add44_push173_reg_q[26].ACLR
resetn => add44_push173_reg_q[27].ACLR
resetn => add44_push173_reg_q[28].ACLR
resetn => add44_push173_reg_q[29].ACLR
resetn => add44_push173_reg_q[30].ACLR
resetn => add44_push173_reg_q[31].ACLR
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_B6_merge:thegaussian_B6_merge
in_add44_push173_0[0] => out_add44_push173[0].DATAIN
in_add44_push173_0[1] => out_add44_push173[1].DATAIN
in_add44_push173_0[2] => out_add44_push173[2].DATAIN
in_add44_push173_0[3] => out_add44_push173[3].DATAIN
in_add44_push173_0[4] => out_add44_push173[4].DATAIN
in_add44_push173_0[5] => out_add44_push173[5].DATAIN
in_add44_push173_0[6] => out_add44_push173[6].DATAIN
in_add44_push173_0[7] => out_add44_push173[7].DATAIN
in_add44_push173_0[8] => out_add44_push173[8].DATAIN
in_add44_push173_0[9] => out_add44_push173[9].DATAIN
in_add44_push173_0[10] => out_add44_push173[10].DATAIN
in_add44_push173_0[11] => out_add44_push173[11].DATAIN
in_add44_push173_0[12] => out_add44_push173[12].DATAIN
in_add44_push173_0[13] => out_add44_push173[13].DATAIN
in_add44_push173_0[14] => out_add44_push173[14].DATAIN
in_add44_push173_0[15] => out_add44_push173[15].DATAIN
in_add44_push173_0[16] => out_add44_push173[16].DATAIN
in_add44_push173_0[17] => out_add44_push173[17].DATAIN
in_add44_push173_0[18] => out_add44_push173[18].DATAIN
in_add44_push173_0[19] => out_add44_push173[19].DATAIN
in_add44_push173_0[20] => out_add44_push173[20].DATAIN
in_add44_push173_0[21] => out_add44_push173[21].DATAIN
in_add44_push173_0[22] => out_add44_push173[22].DATAIN
in_add44_push173_0[23] => out_add44_push173[23].DATAIN
in_add44_push173_0[24] => out_add44_push173[24].DATAIN
in_add44_push173_0[25] => out_add44_push173[25].DATAIN
in_add44_push173_0[26] => out_add44_push173[26].DATAIN
in_add44_push173_0[27] => out_add44_push173[27].DATAIN
in_add44_push173_0[28] => out_add44_push173[28].DATAIN
in_add44_push173_0[29] => out_add44_push173[29].DATAIN
in_add44_push173_0[30] => out_add44_push173[30].DATAIN
in_add44_push173_0[31] => out_add44_push173[31].DATAIN
in_memdep_1_0[0] => out_memdep_1[0].DATAIN
in_notcmp3546_pop205_0[0] => out_notcmp3546_pop205[0].DATAIN
in_pop194_0[0] => out_pop194[0].DATAIN
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_add44_push173[0] <= in_add44_push173_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[1] <= in_add44_push173_0[1].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[2] <= in_add44_push173_0[2].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[3] <= in_add44_push173_0[3].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[4] <= in_add44_push173_0[4].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[5] <= in_add44_push173_0[5].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[6] <= in_add44_push173_0[6].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[7] <= in_add44_push173_0[7].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[8] <= in_add44_push173_0[8].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[9] <= in_add44_push173_0[9].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[10] <= in_add44_push173_0[10].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[11] <= in_add44_push173_0[11].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[12] <= in_add44_push173_0[12].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[13] <= in_add44_push173_0[13].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[14] <= in_add44_push173_0[14].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[15] <= in_add44_push173_0[15].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[16] <= in_add44_push173_0[16].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[17] <= in_add44_push173_0[17].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[18] <= in_add44_push173_0[18].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[19] <= in_add44_push173_0[19].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[20] <= in_add44_push173_0[20].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[21] <= in_add44_push173_0[21].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[22] <= in_add44_push173_0[22].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[23] <= in_add44_push173_0[23].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[24] <= in_add44_push173_0[24].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[25] <= in_add44_push173_0[25].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[26] <= in_add44_push173_0[26].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[27] <= in_add44_push173_0[27].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[28] <= in_add44_push173_0[28].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[29] <= in_add44_push173_0[29].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[30] <= in_add44_push173_0[30].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[31] <= in_add44_push173_0[31].DB_MAX_OUTPUT_PORT_TYPE
out_memdep_1[0] <= in_memdep_1_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_notcmp3546_pop205[0] <= in_notcmp3546_pop205_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_pop194[0] <= in_pop194_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region
out_add44_push173[0] <= in_add44_push173[0].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[1] <= in_add44_push173[1].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[2] <= in_add44_push173[2].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[3] <= in_add44_push173[3].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[4] <= in_add44_push173[4].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[5] <= in_add44_push173[5].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[6] <= in_add44_push173[6].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[7] <= in_add44_push173[7].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[8] <= in_add44_push173[8].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[9] <= in_add44_push173[9].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[10] <= in_add44_push173[10].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[11] <= in_add44_push173[11].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[12] <= in_add44_push173[12].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[13] <= in_add44_push173[13].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[14] <= in_add44_push173[14].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[15] <= in_add44_push173[15].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[16] <= in_add44_push173[16].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[17] <= in_add44_push173[17].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[18] <= in_add44_push173[18].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[19] <= in_add44_push173[19].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[20] <= in_add44_push173[20].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[21] <= in_add44_push173[21].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[22] <= in_add44_push173[22].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[23] <= in_add44_push173[23].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[24] <= in_add44_push173[24].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[25] <= in_add44_push173[25].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[26] <= in_add44_push173[26].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[27] <= in_add44_push173[27].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[28] <= in_add44_push173[28].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[29] <= in_add44_push173[29].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[30] <= in_add44_push173[30].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push173[31] <= in_add44_push173[31].DB_MAX_OUTPUT_PORT_TYPE
out_notcmp3546_pop205[0] <= in_notcmp3546_pop205[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= SE_stall_entry_V0.DB_MAX_OUTPUT_PORT_TYPE
out_feedback_out_10[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0.out_feedback_out_10
in_feedback_stall_in_10[0] => in_feedback_stall_in_10[0].IN1
out_feedback_valid_out_10[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0.out_feedback_valid_out_10
in_stall_in[0] => SE_stall_entry_consumed0.IN0
out_stall_out[0] <= SE_stall_entry_wireStall.DB_MAX_OUTPUT_PORT_TYPE
in_add44_push173[0] => out_add44_push173[0].DATAIN
in_add44_push173[1] => out_add44_push173[1].DATAIN
in_add44_push173[2] => out_add44_push173[2].DATAIN
in_add44_push173[3] => out_add44_push173[3].DATAIN
in_add44_push173[4] => out_add44_push173[4].DATAIN
in_add44_push173[5] => out_add44_push173[5].DATAIN
in_add44_push173[6] => out_add44_push173[6].DATAIN
in_add44_push173[7] => out_add44_push173[7].DATAIN
in_add44_push173[8] => out_add44_push173[8].DATAIN
in_add44_push173[9] => out_add44_push173[9].DATAIN
in_add44_push173[10] => out_add44_push173[10].DATAIN
in_add44_push173[11] => out_add44_push173[11].DATAIN
in_add44_push173[12] => out_add44_push173[12].DATAIN
in_add44_push173[13] => out_add44_push173[13].DATAIN
in_add44_push173[14] => out_add44_push173[14].DATAIN
in_add44_push173[15] => out_add44_push173[15].DATAIN
in_add44_push173[16] => out_add44_push173[16].DATAIN
in_add44_push173[17] => out_add44_push173[17].DATAIN
in_add44_push173[18] => out_add44_push173[18].DATAIN
in_add44_push173[19] => out_add44_push173[19].DATAIN
in_add44_push173[20] => out_add44_push173[20].DATAIN
in_add44_push173[21] => out_add44_push173[21].DATAIN
in_add44_push173[22] => out_add44_push173[22].DATAIN
in_add44_push173[23] => out_add44_push173[23].DATAIN
in_add44_push173[24] => out_add44_push173[24].DATAIN
in_add44_push173[25] => out_add44_push173[25].DATAIN
in_add44_push173[26] => out_add44_push173[26].DATAIN
in_add44_push173[27] => out_add44_push173[27].DATAIN
in_add44_push173[28] => out_add44_push173[28].DATAIN
in_add44_push173[29] => out_add44_push173[29].DATAIN
in_add44_push173[30] => out_add44_push173[30].DATAIN
in_add44_push173[31] => out_add44_push173[31].DATAIN
in_memdep_1[0] => bubble_select_stall_entry_c[0].IN1
in_notcmp3546_pop205[0] => out_notcmp3546_pop205[0].DATAIN
in_pop194[0] => bubble_select_stall_entry_e[0].IN1
in_valid_in[0] => SE_stall_entry_consumed0.IN1
in_valid_in[0] => SE_stall_entry_consumed1.IN1
in_valid_in[0] => SE_stall_entry_StallValid[0].IN1
in_valid_in[0] => SE_stall_entry_V0.IN1
in_valid_in[0] => SE_stall_entry_V1.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0
out_data_out[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg.out_valid_out
in_feedback_stall_in_10[0] => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_10[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1.feedback_out
out_feedback_valid_out_10[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian1_data_in_bitsignaltemp.IN1
in_pop194[0] => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B6:thebb_gaussian_B6|gaussian_bb_B6_stall_region:thebb_gaussian_B6_stall_region|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|gaussian_i_llvm_fpga_push_i1_memdep_phi_push10_0_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5
in_feedback_in_10[0] => in_feedback_in_10[0].IN1
out_feedback_stall_out_10[0] <= gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region.out_feedback_stall_out_10
in_feedback_valid_in_10[0] => in_feedback_valid_in_10[0].IN1
in_add48_0[0] => in_add48_0[0].IN1
in_add48_0[1] => in_add48_0[1].IN1
in_add48_0[2] => in_add48_0[2].IN1
in_add48_0[3] => in_add48_0[3].IN1
in_add48_0[4] => in_add48_0[4].IN1
in_add48_0[5] => in_add48_0[5].IN1
in_add48_0[6] => in_add48_0[6].IN1
in_add48_0[7] => in_add48_0[7].IN1
in_add48_0[8] => in_add48_0[8].IN1
in_add48_0[9] => in_add48_0[9].IN1
in_add48_0[10] => in_add48_0[10].IN1
in_add48_0[11] => in_add48_0[11].IN1
in_add48_0[12] => in_add48_0[12].IN1
in_add48_0[13] => in_add48_0[13].IN1
in_add48_0[14] => in_add48_0[14].IN1
in_add48_0[15] => in_add48_0[15].IN1
in_add48_0[16] => in_add48_0[16].IN1
in_add48_0[17] => in_add48_0[17].IN1
in_add48_0[18] => in_add48_0[18].IN1
in_add48_0[19] => in_add48_0[19].IN1
in_add48_0[20] => in_add48_0[20].IN1
in_add48_0[21] => in_add48_0[21].IN1
in_add48_0[22] => in_add48_0[22].IN1
in_add48_0[23] => in_add48_0[23].IN1
in_add48_0[24] => in_add48_0[24].IN1
in_add48_0[25] => in_add48_0[25].IN1
in_add48_0[26] => in_add48_0[26].IN1
in_add48_0[27] => in_add48_0[27].IN1
in_add48_0[28] => in_add48_0[28].IN1
in_add48_0[29] => in_add48_0[29].IN1
in_add48_0[30] => in_add48_0[30].IN1
in_add48_0[31] => in_add48_0[31].IN1
in_add48_1[0] => in_add48_1[0].IN1
in_add48_1[1] => in_add48_1[1].IN1
in_add48_1[2] => in_add48_1[2].IN1
in_add48_1[3] => in_add48_1[3].IN1
in_add48_1[4] => in_add48_1[4].IN1
in_add48_1[5] => in_add48_1[5].IN1
in_add48_1[6] => in_add48_1[6].IN1
in_add48_1[7] => in_add48_1[7].IN1
in_add48_1[8] => in_add48_1[8].IN1
in_add48_1[9] => in_add48_1[9].IN1
in_add48_1[10] => in_add48_1[10].IN1
in_add48_1[11] => in_add48_1[11].IN1
in_add48_1[12] => in_add48_1[12].IN1
in_add48_1[13] => in_add48_1[13].IN1
in_add48_1[14] => in_add48_1[14].IN1
in_add48_1[15] => in_add48_1[15].IN1
in_add48_1[16] => in_add48_1[16].IN1
in_add48_1[17] => in_add48_1[17].IN1
in_add48_1[18] => in_add48_1[18].IN1
in_add48_1[19] => in_add48_1[19].IN1
in_add48_1[20] => in_add48_1[20].IN1
in_add48_1[21] => in_add48_1[21].IN1
in_add48_1[22] => in_add48_1[22].IN1
in_add48_1[23] => in_add48_1[23].IN1
in_add48_1[24] => in_add48_1[24].IN1
in_add48_1[25] => in_add48_1[25].IN1
in_add48_1[26] => in_add48_1[26].IN1
in_add48_1[27] => in_add48_1[27].IN1
in_add48_1[28] => in_add48_1[28].IN1
in_add48_1[29] => in_add48_1[29].IN1
in_add48_1[30] => in_add48_1[30].IN1
in_add48_1[31] => in_add48_1[31].IN1
in_forked23_0[0] => in_forked23_0[0].IN1
in_forked23_1[0] => in_forked23_1[0].IN1
in_intel_reserved_ffwd_6_0[0] => in_intel_reserved_ffwd_6_0[0].IN1
in_intel_reserved_ffwd_6_0[1] => in_intel_reserved_ffwd_6_0[1].IN1
in_intel_reserved_ffwd_6_0[2] => in_intel_reserved_ffwd_6_0[2].IN1
in_intel_reserved_ffwd_6_0[3] => in_intel_reserved_ffwd_6_0[3].IN1
in_intel_reserved_ffwd_6_0[4] => in_intel_reserved_ffwd_6_0[4].IN1
in_intel_reserved_ffwd_6_0[5] => in_intel_reserved_ffwd_6_0[5].IN1
in_intel_reserved_ffwd_6_0[6] => in_intel_reserved_ffwd_6_0[6].IN1
in_intel_reserved_ffwd_6_0[7] => in_intel_reserved_ffwd_6_0[7].IN1
in_intel_reserved_ffwd_6_0[8] => in_intel_reserved_ffwd_6_0[8].IN1
in_intel_reserved_ffwd_6_0[9] => in_intel_reserved_ffwd_6_0[9].IN1
in_intel_reserved_ffwd_6_0[10] => in_intel_reserved_ffwd_6_0[10].IN1
in_intel_reserved_ffwd_6_0[11] => in_intel_reserved_ffwd_6_0[11].IN1
in_intel_reserved_ffwd_6_0[12] => in_intel_reserved_ffwd_6_0[12].IN1
in_intel_reserved_ffwd_6_0[13] => in_intel_reserved_ffwd_6_0[13].IN1
in_intel_reserved_ffwd_6_0[14] => in_intel_reserved_ffwd_6_0[14].IN1
in_intel_reserved_ffwd_6_0[15] => in_intel_reserved_ffwd_6_0[15].IN1
in_intel_reserved_ffwd_6_0[16] => in_intel_reserved_ffwd_6_0[16].IN1
in_intel_reserved_ffwd_6_0[17] => in_intel_reserved_ffwd_6_0[17].IN1
in_intel_reserved_ffwd_6_0[18] => in_intel_reserved_ffwd_6_0[18].IN1
in_intel_reserved_ffwd_6_0[19] => in_intel_reserved_ffwd_6_0[19].IN1
in_intel_reserved_ffwd_6_0[20] => in_intel_reserved_ffwd_6_0[20].IN1
in_intel_reserved_ffwd_6_0[21] => in_intel_reserved_ffwd_6_0[21].IN1
in_intel_reserved_ffwd_6_0[22] => in_intel_reserved_ffwd_6_0[22].IN1
in_intel_reserved_ffwd_6_0[23] => in_intel_reserved_ffwd_6_0[23].IN1
in_intel_reserved_ffwd_6_0[24] => in_intel_reserved_ffwd_6_0[24].IN1
in_intel_reserved_ffwd_6_0[25] => in_intel_reserved_ffwd_6_0[25].IN1
in_intel_reserved_ffwd_6_0[26] => in_intel_reserved_ffwd_6_0[26].IN1
in_intel_reserved_ffwd_6_0[27] => in_intel_reserved_ffwd_6_0[27].IN1
in_intel_reserved_ffwd_6_0[28] => in_intel_reserved_ffwd_6_0[28].IN1
in_intel_reserved_ffwd_6_0[29] => in_intel_reserved_ffwd_6_0[29].IN1
in_intel_reserved_ffwd_6_0[30] => in_intel_reserved_ffwd_6_0[30].IN1
in_intel_reserved_ffwd_6_0[31] => in_intel_reserved_ffwd_6_0[31].IN1
in_intel_reserved_ffwd_6_0[32] => in_intel_reserved_ffwd_6_0[32].IN1
in_intel_reserved_ffwd_7_0[0] => in_intel_reserved_ffwd_7_0[0].IN1
in_intel_reserved_ffwd_7_0[1] => in_intel_reserved_ffwd_7_0[1].IN1
in_intel_reserved_ffwd_7_0[2] => in_intel_reserved_ffwd_7_0[2].IN1
in_intel_reserved_ffwd_7_0[3] => in_intel_reserved_ffwd_7_0[3].IN1
in_intel_reserved_ffwd_7_0[4] => in_intel_reserved_ffwd_7_0[4].IN1
in_intel_reserved_ffwd_7_0[5] => in_intel_reserved_ffwd_7_0[5].IN1
in_intel_reserved_ffwd_7_0[6] => in_intel_reserved_ffwd_7_0[6].IN1
in_intel_reserved_ffwd_7_0[7] => in_intel_reserved_ffwd_7_0[7].IN1
in_intel_reserved_ffwd_7_0[8] => in_intel_reserved_ffwd_7_0[8].IN1
in_intel_reserved_ffwd_7_0[9] => in_intel_reserved_ffwd_7_0[9].IN1
in_intel_reserved_ffwd_7_0[10] => in_intel_reserved_ffwd_7_0[10].IN1
in_intel_reserved_ffwd_7_0[11] => in_intel_reserved_ffwd_7_0[11].IN1
in_intel_reserved_ffwd_7_0[12] => in_intel_reserved_ffwd_7_0[12].IN1
in_intel_reserved_ffwd_7_0[13] => in_intel_reserved_ffwd_7_0[13].IN1
in_intel_reserved_ffwd_7_0[14] => in_intel_reserved_ffwd_7_0[14].IN1
in_intel_reserved_ffwd_7_0[15] => in_intel_reserved_ffwd_7_0[15].IN1
in_intel_reserved_ffwd_7_0[16] => in_intel_reserved_ffwd_7_0[16].IN1
in_intel_reserved_ffwd_7_0[17] => in_intel_reserved_ffwd_7_0[17].IN1
in_intel_reserved_ffwd_7_0[18] => in_intel_reserved_ffwd_7_0[18].IN1
in_intel_reserved_ffwd_7_0[19] => in_intel_reserved_ffwd_7_0[19].IN1
in_intel_reserved_ffwd_7_0[20] => in_intel_reserved_ffwd_7_0[20].IN1
in_intel_reserved_ffwd_7_0[21] => in_intel_reserved_ffwd_7_0[21].IN1
in_intel_reserved_ffwd_7_0[22] => in_intel_reserved_ffwd_7_0[22].IN1
in_intel_reserved_ffwd_7_0[23] => in_intel_reserved_ffwd_7_0[23].IN1
in_intel_reserved_ffwd_7_0[24] => in_intel_reserved_ffwd_7_0[24].IN1
in_intel_reserved_ffwd_7_0[25] => in_intel_reserved_ffwd_7_0[25].IN1
in_intel_reserved_ffwd_7_0[26] => in_intel_reserved_ffwd_7_0[26].IN1
in_intel_reserved_ffwd_7_0[27] => in_intel_reserved_ffwd_7_0[27].IN1
in_intel_reserved_ffwd_7_0[28] => in_intel_reserved_ffwd_7_0[28].IN1
in_intel_reserved_ffwd_7_0[29] => in_intel_reserved_ffwd_7_0[29].IN1
in_intel_reserved_ffwd_7_0[30] => in_intel_reserved_ffwd_7_0[30].IN1
in_intel_reserved_ffwd_7_0[31] => in_intel_reserved_ffwd_7_0[31].IN1
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_c0_exe163[0] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[1] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[2] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[3] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[4] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[5] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[6] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[7] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[8] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[9] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[10] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[11] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[12] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[13] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[14] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[15] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[16] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[17] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[18] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[19] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[20] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[21] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[22] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[23] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[24] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[25] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[26] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[27] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[28] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[29] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[30] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe163[31] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe163
out_c0_exe2[0] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe2
out_c0_exe3[0] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe3
out_c0_exe4[0] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[1] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[2] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[3] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[4] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[5] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[6] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[7] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[8] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[9] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[10] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[11] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[12] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[13] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[14] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[15] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[16] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[17] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[18] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[19] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[20] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[21] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[22] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[23] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[24] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[25] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[26] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[27] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[28] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[29] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[30] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_c0_exe4[31] <= gaussian_B5_branch:thegaussian_B5_branch.out_c0_exe4
out_exiting_stall_out[0] <= gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_stall_out
out_exiting_valid_out[0] <= gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_valid_out
out_memdep_phi_pop10[0] <= gaussian_B5_branch:thegaussian_B5_branch.out_memdep_phi_pop10
out_stall_out_0[0] <= gaussian_B5_merge:thegaussian_B5_merge.out_stall_out_0
out_stall_out_1[0] <= gaussian_B5_merge:thegaussian_B5_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= gaussian_B5_branch:thegaussian_B5_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_B5_branch:thegaussian_B5_branch
in_c0_exe163[0] => out_c0_exe163[0].DATAIN
in_c0_exe163[1] => out_c0_exe163[1].DATAIN
in_c0_exe163[2] => out_c0_exe163[2].DATAIN
in_c0_exe163[3] => out_c0_exe163[3].DATAIN
in_c0_exe163[4] => out_c0_exe163[4].DATAIN
in_c0_exe163[5] => out_c0_exe163[5].DATAIN
in_c0_exe163[6] => out_c0_exe163[6].DATAIN
in_c0_exe163[7] => out_c0_exe163[7].DATAIN
in_c0_exe163[8] => out_c0_exe163[8].DATAIN
in_c0_exe163[9] => out_c0_exe163[9].DATAIN
in_c0_exe163[10] => out_c0_exe163[10].DATAIN
in_c0_exe163[11] => out_c0_exe163[11].DATAIN
in_c0_exe163[12] => out_c0_exe163[12].DATAIN
in_c0_exe163[13] => out_c0_exe163[13].DATAIN
in_c0_exe163[14] => out_c0_exe163[14].DATAIN
in_c0_exe163[15] => out_c0_exe163[15].DATAIN
in_c0_exe163[16] => out_c0_exe163[16].DATAIN
in_c0_exe163[17] => out_c0_exe163[17].DATAIN
in_c0_exe163[18] => out_c0_exe163[18].DATAIN
in_c0_exe163[19] => out_c0_exe163[19].DATAIN
in_c0_exe163[20] => out_c0_exe163[20].DATAIN
in_c0_exe163[21] => out_c0_exe163[21].DATAIN
in_c0_exe163[22] => out_c0_exe163[22].DATAIN
in_c0_exe163[23] => out_c0_exe163[23].DATAIN
in_c0_exe163[24] => out_c0_exe163[24].DATAIN
in_c0_exe163[25] => out_c0_exe163[25].DATAIN
in_c0_exe163[26] => out_c0_exe163[26].DATAIN
in_c0_exe163[27] => out_c0_exe163[27].DATAIN
in_c0_exe163[28] => out_c0_exe163[28].DATAIN
in_c0_exe163[29] => out_c0_exe163[29].DATAIN
in_c0_exe163[30] => out_c0_exe163[30].DATAIN
in_c0_exe163[31] => out_c0_exe163[31].DATAIN
in_c0_exe2[0] => out_c0_exe2[0].DATAIN
in_c0_exe3[0] => out_c0_exe3[0].DATAIN
in_c0_exe4[0] => out_c0_exe4[0].DATAIN
in_c0_exe4[1] => out_c0_exe4[1].DATAIN
in_c0_exe4[2] => out_c0_exe4[2].DATAIN
in_c0_exe4[3] => out_c0_exe4[3].DATAIN
in_c0_exe4[4] => out_c0_exe4[4].DATAIN
in_c0_exe4[5] => out_c0_exe4[5].DATAIN
in_c0_exe4[6] => out_c0_exe4[6].DATAIN
in_c0_exe4[7] => out_c0_exe4[7].DATAIN
in_c0_exe4[8] => out_c0_exe4[8].DATAIN
in_c0_exe4[9] => out_c0_exe4[9].DATAIN
in_c0_exe4[10] => out_c0_exe4[10].DATAIN
in_c0_exe4[11] => out_c0_exe4[11].DATAIN
in_c0_exe4[12] => out_c0_exe4[12].DATAIN
in_c0_exe4[13] => out_c0_exe4[13].DATAIN
in_c0_exe4[14] => out_c0_exe4[14].DATAIN
in_c0_exe4[15] => out_c0_exe4[15].DATAIN
in_c0_exe4[16] => out_c0_exe4[16].DATAIN
in_c0_exe4[17] => out_c0_exe4[17].DATAIN
in_c0_exe4[18] => out_c0_exe4[18].DATAIN
in_c0_exe4[19] => out_c0_exe4[19].DATAIN
in_c0_exe4[20] => out_c0_exe4[20].DATAIN
in_c0_exe4[21] => out_c0_exe4[21].DATAIN
in_c0_exe4[22] => out_c0_exe4[22].DATAIN
in_c0_exe4[23] => out_c0_exe4[23].DATAIN
in_c0_exe4[24] => out_c0_exe4[24].DATAIN
in_c0_exe4[25] => out_c0_exe4[25].DATAIN
in_c0_exe4[26] => out_c0_exe4[26].DATAIN
in_c0_exe4[27] => out_c0_exe4[27].DATAIN
in_c0_exe4[28] => out_c0_exe4[28].DATAIN
in_c0_exe4[29] => out_c0_exe4[29].DATAIN
in_c0_exe4[30] => out_c0_exe4[30].DATAIN
in_c0_exe4[31] => out_c0_exe4[31].DATAIN
in_memdep_phi_pop10[0] => out_memdep_phi_pop10[0].DATAIN
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_c0_exe163[0] <= in_c0_exe163[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[1] <= in_c0_exe163[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[2] <= in_c0_exe163[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[3] <= in_c0_exe163[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[4] <= in_c0_exe163[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[5] <= in_c0_exe163[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[6] <= in_c0_exe163[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[7] <= in_c0_exe163[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[8] <= in_c0_exe163[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[9] <= in_c0_exe163[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[10] <= in_c0_exe163[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[11] <= in_c0_exe163[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[12] <= in_c0_exe163[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[13] <= in_c0_exe163[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[14] <= in_c0_exe163[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[15] <= in_c0_exe163[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[16] <= in_c0_exe163[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[17] <= in_c0_exe163[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[18] <= in_c0_exe163[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[19] <= in_c0_exe163[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[20] <= in_c0_exe163[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[21] <= in_c0_exe163[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[22] <= in_c0_exe163[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[23] <= in_c0_exe163[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[24] <= in_c0_exe163[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[25] <= in_c0_exe163[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[26] <= in_c0_exe163[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[27] <= in_c0_exe163[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[28] <= in_c0_exe163[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[29] <= in_c0_exe163[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[30] <= in_c0_exe163[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[31] <= in_c0_exe163[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe2[0] <= in_c0_exe2[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[0] <= in_c0_exe3[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[0] <= in_c0_exe4[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[1] <= in_c0_exe4[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[2] <= in_c0_exe4[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[3] <= in_c0_exe4[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[4] <= in_c0_exe4[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[5] <= in_c0_exe4[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[6] <= in_c0_exe4[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[7] <= in_c0_exe4[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[8] <= in_c0_exe4[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[9] <= in_c0_exe4[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[10] <= in_c0_exe4[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[11] <= in_c0_exe4[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[12] <= in_c0_exe4[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[13] <= in_c0_exe4[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[14] <= in_c0_exe4[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[15] <= in_c0_exe4[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[16] <= in_c0_exe4[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[17] <= in_c0_exe4[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[18] <= in_c0_exe4[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[19] <= in_c0_exe4[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[20] <= in_c0_exe4[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[21] <= in_c0_exe4[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[22] <= in_c0_exe4[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[23] <= in_c0_exe4[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[24] <= in_c0_exe4[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[25] <= in_c0_exe4[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[26] <= in_c0_exe4[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[27] <= in_c0_exe4[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[28] <= in_c0_exe4[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[29] <= in_c0_exe4[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[30] <= in_c0_exe4[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[31] <= in_c0_exe4[31].DB_MAX_OUTPUT_PORT_TYPE
out_memdep_phi_pop10[0] <= in_memdep_phi_pop10[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_B5_merge:thegaussian_B5_merge
in_add48_0[0] => add48_mux_q.DATAB
in_add48_0[1] => add48_mux_q.DATAB
in_add48_0[2] => add48_mux_q.DATAB
in_add48_0[3] => add48_mux_q.DATAB
in_add48_0[4] => add48_mux_q.DATAB
in_add48_0[5] => add48_mux_q.DATAB
in_add48_0[6] => add48_mux_q.DATAB
in_add48_0[7] => add48_mux_q.DATAB
in_add48_0[8] => add48_mux_q.DATAB
in_add48_0[9] => add48_mux_q.DATAB
in_add48_0[10] => add48_mux_q.DATAB
in_add48_0[11] => add48_mux_q.DATAB
in_add48_0[12] => add48_mux_q.DATAB
in_add48_0[13] => add48_mux_q.DATAB
in_add48_0[14] => add48_mux_q.DATAB
in_add48_0[15] => add48_mux_q.DATAB
in_add48_0[16] => add48_mux_q.DATAB
in_add48_0[17] => add48_mux_q.DATAB
in_add48_0[18] => add48_mux_q.DATAB
in_add48_0[19] => add48_mux_q.DATAB
in_add48_0[20] => add48_mux_q.DATAB
in_add48_0[21] => add48_mux_q.DATAB
in_add48_0[22] => add48_mux_q.DATAB
in_add48_0[23] => add48_mux_q.DATAB
in_add48_0[24] => add48_mux_q.DATAB
in_add48_0[25] => add48_mux_q.DATAB
in_add48_0[26] => add48_mux_q.DATAB
in_add48_0[27] => add48_mux_q.DATAB
in_add48_0[28] => add48_mux_q.DATAB
in_add48_0[29] => add48_mux_q.DATAB
in_add48_0[30] => add48_mux_q.DATAB
in_add48_0[31] => add48_mux_q.DATAB
in_add48_1[0] => add48_mux_q.DATAA
in_add48_1[1] => add48_mux_q.DATAA
in_add48_1[2] => add48_mux_q.DATAA
in_add48_1[3] => add48_mux_q.DATAA
in_add48_1[4] => add48_mux_q.DATAA
in_add48_1[5] => add48_mux_q.DATAA
in_add48_1[6] => add48_mux_q.DATAA
in_add48_1[7] => add48_mux_q.DATAA
in_add48_1[8] => add48_mux_q.DATAA
in_add48_1[9] => add48_mux_q.DATAA
in_add48_1[10] => add48_mux_q.DATAA
in_add48_1[11] => add48_mux_q.DATAA
in_add48_1[12] => add48_mux_q.DATAA
in_add48_1[13] => add48_mux_q.DATAA
in_add48_1[14] => add48_mux_q.DATAA
in_add48_1[15] => add48_mux_q.DATAA
in_add48_1[16] => add48_mux_q.DATAA
in_add48_1[17] => add48_mux_q.DATAA
in_add48_1[18] => add48_mux_q.DATAA
in_add48_1[19] => add48_mux_q.DATAA
in_add48_1[20] => add48_mux_q.DATAA
in_add48_1[21] => add48_mux_q.DATAA
in_add48_1[22] => add48_mux_q.DATAA
in_add48_1[23] => add48_mux_q.DATAA
in_add48_1[24] => add48_mux_q.DATAA
in_add48_1[25] => add48_mux_q.DATAA
in_add48_1[26] => add48_mux_q.DATAA
in_add48_1[27] => add48_mux_q.DATAA
in_add48_1[28] => add48_mux_q.DATAA
in_add48_1[29] => add48_mux_q.DATAA
in_add48_1[30] => add48_mux_q.DATAA
in_add48_1[31] => add48_mux_q.DATAA
in_forked23_0[0] => forked23_mux_q.DATAB
in_forked23_1[0] => forked23_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_add48[0] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[1] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[2] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[3] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[4] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[5] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[6] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[7] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[8] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[9] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[10] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[11] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[12] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[13] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[14] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[15] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[16] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[17] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[18] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[19] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[20] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[21] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[22] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[23] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[24] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[25] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[26] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[27] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[28] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[29] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[30] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_add48[31] <= add48_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_forked23[0] <= forked23_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region
out_c0_exe163[0] <= coalesced_delay_0_0_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[1] <= coalesced_delay_0_0_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[2] <= coalesced_delay_0_0_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[3] <= coalesced_delay_0_0_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[4] <= coalesced_delay_0_0_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[5] <= coalesced_delay_0_0_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[6] <= coalesced_delay_0_0_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[7] <= coalesced_delay_0_0_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[8] <= coalesced_delay_0_0_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[9] <= coalesced_delay_0_0_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[10] <= coalesced_delay_0_0_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[11] <= coalesced_delay_0_0_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[12] <= coalesced_delay_0_0_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[13] <= coalesced_delay_0_0_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[14] <= coalesced_delay_0_0_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[15] <= coalesced_delay_0_0_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[16] <= coalesced_delay_0_0_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[17] <= coalesced_delay_0_0_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[18] <= coalesced_delay_0_0_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[19] <= coalesced_delay_0_0_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[20] <= coalesced_delay_0_0_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[21] <= coalesced_delay_0_0_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[22] <= coalesced_delay_0_0_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[23] <= coalesced_delay_0_0_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[24] <= coalesced_delay_0_0_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[25] <= coalesced_delay_0_0_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[26] <= coalesced_delay_0_0_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[27] <= coalesced_delay_0_0_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[28] <= coalesced_delay_0_0_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[29] <= coalesced_delay_0_0_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[30] <= coalesced_delay_0_0_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe163[31] <= coalesced_delay_0_0_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe2[0] <= coalesced_delay_0_0_q[64].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[0] <= coalesced_delay_0_0_q[65].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[0] <= coalesced_delay_0_0_q[32].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[1] <= coalesced_delay_0_0_q[33].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[2] <= coalesced_delay_0_0_q[34].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[3] <= coalesced_delay_0_0_q[35].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[4] <= coalesced_delay_0_0_q[36].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[5] <= coalesced_delay_0_0_q[37].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[6] <= coalesced_delay_0_0_q[38].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[7] <= coalesced_delay_0_0_q[39].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[8] <= coalesced_delay_0_0_q[40].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[9] <= coalesced_delay_0_0_q[41].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[10] <= coalesced_delay_0_0_q[42].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[11] <= coalesced_delay_0_0_q[43].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[12] <= coalesced_delay_0_0_q[44].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[13] <= coalesced_delay_0_0_q[45].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[14] <= coalesced_delay_0_0_q[46].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[15] <= coalesced_delay_0_0_q[47].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[16] <= coalesced_delay_0_0_q[48].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[17] <= coalesced_delay_0_0_q[49].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[18] <= coalesced_delay_0_0_q[50].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[19] <= coalesced_delay_0_0_q[51].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[20] <= coalesced_delay_0_0_q[52].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[21] <= coalesced_delay_0_0_q[53].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[22] <= coalesced_delay_0_0_q[54].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[23] <= coalesced_delay_0_0_q[55].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[24] <= coalesced_delay_0_0_q[56].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[25] <= coalesced_delay_0_0_q[57].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[26] <= coalesced_delay_0_0_q[58].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[27] <= coalesced_delay_0_0_q[59].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[28] <= coalesced_delay_0_0_q[60].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[29] <= coalesced_delay_0_0_q[61].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[30] <= coalesced_delay_0_0_q[62].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe4[31] <= coalesced_delay_0_0_q[63].DB_MAX_OUTPUT_PORT_TYPE
out_memdep_phi_pop10[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3.out_data_out
out_valid_out[0] <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_valid_out[0] <= gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_stall_out[0] <= gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_stall_out
in_feedback_in_10[0] => in_feedback_in_10[0].IN1
out_feedback_stall_out_10[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3.out_feedback_stall_out_10
in_feedback_valid_in_10[0] => in_feedback_valid_in_10[0].IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x.out_pipeline_valid_out
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN1
in_intel_reserved_ffwd_6_0[0] => in_intel_reserved_ffwd_6_0[0].IN1
in_intel_reserved_ffwd_6_0[1] => in_intel_reserved_ffwd_6_0[1].IN1
in_intel_reserved_ffwd_6_0[2] => in_intel_reserved_ffwd_6_0[2].IN1
in_intel_reserved_ffwd_6_0[3] => in_intel_reserved_ffwd_6_0[3].IN1
in_intel_reserved_ffwd_6_0[4] => in_intel_reserved_ffwd_6_0[4].IN1
in_intel_reserved_ffwd_6_0[5] => in_intel_reserved_ffwd_6_0[5].IN1
in_intel_reserved_ffwd_6_0[6] => in_intel_reserved_ffwd_6_0[6].IN1
in_intel_reserved_ffwd_6_0[7] => in_intel_reserved_ffwd_6_0[7].IN1
in_intel_reserved_ffwd_6_0[8] => in_intel_reserved_ffwd_6_0[8].IN1
in_intel_reserved_ffwd_6_0[9] => in_intel_reserved_ffwd_6_0[9].IN1
in_intel_reserved_ffwd_6_0[10] => in_intel_reserved_ffwd_6_0[10].IN1
in_intel_reserved_ffwd_6_0[11] => in_intel_reserved_ffwd_6_0[11].IN1
in_intel_reserved_ffwd_6_0[12] => in_intel_reserved_ffwd_6_0[12].IN1
in_intel_reserved_ffwd_6_0[13] => in_intel_reserved_ffwd_6_0[13].IN1
in_intel_reserved_ffwd_6_0[14] => in_intel_reserved_ffwd_6_0[14].IN1
in_intel_reserved_ffwd_6_0[15] => in_intel_reserved_ffwd_6_0[15].IN1
in_intel_reserved_ffwd_6_0[16] => in_intel_reserved_ffwd_6_0[16].IN1
in_intel_reserved_ffwd_6_0[17] => in_intel_reserved_ffwd_6_0[17].IN1
in_intel_reserved_ffwd_6_0[18] => in_intel_reserved_ffwd_6_0[18].IN1
in_intel_reserved_ffwd_6_0[19] => in_intel_reserved_ffwd_6_0[19].IN1
in_intel_reserved_ffwd_6_0[20] => in_intel_reserved_ffwd_6_0[20].IN1
in_intel_reserved_ffwd_6_0[21] => in_intel_reserved_ffwd_6_0[21].IN1
in_intel_reserved_ffwd_6_0[22] => in_intel_reserved_ffwd_6_0[22].IN1
in_intel_reserved_ffwd_6_0[23] => in_intel_reserved_ffwd_6_0[23].IN1
in_intel_reserved_ffwd_6_0[24] => in_intel_reserved_ffwd_6_0[24].IN1
in_intel_reserved_ffwd_6_0[25] => in_intel_reserved_ffwd_6_0[25].IN1
in_intel_reserved_ffwd_6_0[26] => in_intel_reserved_ffwd_6_0[26].IN1
in_intel_reserved_ffwd_6_0[27] => in_intel_reserved_ffwd_6_0[27].IN1
in_intel_reserved_ffwd_6_0[28] => in_intel_reserved_ffwd_6_0[28].IN1
in_intel_reserved_ffwd_6_0[29] => in_intel_reserved_ffwd_6_0[29].IN1
in_intel_reserved_ffwd_6_0[30] => in_intel_reserved_ffwd_6_0[30].IN1
in_intel_reserved_ffwd_6_0[31] => in_intel_reserved_ffwd_6_0[31].IN1
in_intel_reserved_ffwd_6_0[32] => in_intel_reserved_ffwd_6_0[32].IN1
in_intel_reserved_ffwd_7_0[0] => in_intel_reserved_ffwd_7_0[0].IN1
in_intel_reserved_ffwd_7_0[1] => in_intel_reserved_ffwd_7_0[1].IN1
in_intel_reserved_ffwd_7_0[2] => in_intel_reserved_ffwd_7_0[2].IN1
in_intel_reserved_ffwd_7_0[3] => in_intel_reserved_ffwd_7_0[3].IN1
in_intel_reserved_ffwd_7_0[4] => in_intel_reserved_ffwd_7_0[4].IN1
in_intel_reserved_ffwd_7_0[5] => in_intel_reserved_ffwd_7_0[5].IN1
in_intel_reserved_ffwd_7_0[6] => in_intel_reserved_ffwd_7_0[6].IN1
in_intel_reserved_ffwd_7_0[7] => in_intel_reserved_ffwd_7_0[7].IN1
in_intel_reserved_ffwd_7_0[8] => in_intel_reserved_ffwd_7_0[8].IN1
in_intel_reserved_ffwd_7_0[9] => in_intel_reserved_ffwd_7_0[9].IN1
in_intel_reserved_ffwd_7_0[10] => in_intel_reserved_ffwd_7_0[10].IN1
in_intel_reserved_ffwd_7_0[11] => in_intel_reserved_ffwd_7_0[11].IN1
in_intel_reserved_ffwd_7_0[12] => in_intel_reserved_ffwd_7_0[12].IN1
in_intel_reserved_ffwd_7_0[13] => in_intel_reserved_ffwd_7_0[13].IN1
in_intel_reserved_ffwd_7_0[14] => in_intel_reserved_ffwd_7_0[14].IN1
in_intel_reserved_ffwd_7_0[15] => in_intel_reserved_ffwd_7_0[15].IN1
in_intel_reserved_ffwd_7_0[16] => in_intel_reserved_ffwd_7_0[16].IN1
in_intel_reserved_ffwd_7_0[17] => in_intel_reserved_ffwd_7_0[17].IN1
in_intel_reserved_ffwd_7_0[18] => in_intel_reserved_ffwd_7_0[18].IN1
in_intel_reserved_ffwd_7_0[19] => in_intel_reserved_ffwd_7_0[19].IN1
in_intel_reserved_ffwd_7_0[20] => in_intel_reserved_ffwd_7_0[20].IN1
in_intel_reserved_ffwd_7_0[21] => in_intel_reserved_ffwd_7_0[21].IN1
in_intel_reserved_ffwd_7_0[22] => in_intel_reserved_ffwd_7_0[22].IN1
in_intel_reserved_ffwd_7_0[23] => in_intel_reserved_ffwd_7_0[23].IN1
in_intel_reserved_ffwd_7_0[24] => in_intel_reserved_ffwd_7_0[24].IN1
in_intel_reserved_ffwd_7_0[25] => in_intel_reserved_ffwd_7_0[25].IN1
in_intel_reserved_ffwd_7_0[26] => in_intel_reserved_ffwd_7_0[26].IN1
in_intel_reserved_ffwd_7_0[27] => in_intel_reserved_ffwd_7_0[27].IN1
in_intel_reserved_ffwd_7_0[28] => in_intel_reserved_ffwd_7_0[28].IN1
in_intel_reserved_ffwd_7_0[29] => in_intel_reserved_ffwd_7_0[29].IN1
in_intel_reserved_ffwd_7_0[30] => in_intel_reserved_ffwd_7_0[30].IN1
in_intel_reserved_ffwd_7_0[31] => in_intel_reserved_ffwd_7_0[31].IN1
in_stall_in[0] => SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_add48[0] => bubble_select_stall_entry_b[0].IN1
in_add48[1] => bubble_select_stall_entry_b[1].IN1
in_add48[2] => bubble_select_stall_entry_b[2].IN1
in_add48[3] => bubble_select_stall_entry_b[3].IN1
in_add48[4] => bubble_select_stall_entry_b[4].IN1
in_add48[5] => bubble_select_stall_entry_b[5].IN1
in_add48[6] => bubble_select_stall_entry_b[6].IN1
in_add48[7] => bubble_select_stall_entry_b[7].IN1
in_add48[8] => bubble_select_stall_entry_b[8].IN1
in_add48[9] => bubble_select_stall_entry_b[9].IN1
in_add48[10] => bubble_select_stall_entry_b[10].IN1
in_add48[11] => bubble_select_stall_entry_b[11].IN1
in_add48[12] => bubble_select_stall_entry_b[12].IN1
in_add48[13] => bubble_select_stall_entry_b[13].IN1
in_add48[14] => bubble_select_stall_entry_b[14].IN1
in_add48[15] => bubble_select_stall_entry_b[15].IN1
in_add48[16] => bubble_select_stall_entry_b[16].IN1
in_add48[17] => bubble_select_stall_entry_b[17].IN1
in_add48[18] => bubble_select_stall_entry_b[18].IN1
in_add48[19] => bubble_select_stall_entry_b[19].IN1
in_add48[20] => bubble_select_stall_entry_b[20].IN1
in_add48[21] => bubble_select_stall_entry_b[21].IN1
in_add48[22] => bubble_select_stall_entry_b[22].IN1
in_add48[23] => bubble_select_stall_entry_b[23].IN1
in_add48[24] => bubble_select_stall_entry_b[24].IN1
in_add48[25] => bubble_select_stall_entry_b[25].IN1
in_add48[26] => bubble_select_stall_entry_b[26].IN1
in_add48[27] => bubble_select_stall_entry_b[27].IN1
in_add48[28] => bubble_select_stall_entry_b[28].IN1
in_add48[29] => bubble_select_stall_entry_b[29].IN1
in_add48[30] => bubble_select_stall_entry_b[30].IN1
in_add48[31] => bubble_select_stall_entry_b[31].IN1
in_forked23[0] => bubble_select_stall_entry_c[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_B5_merge_reg:thegaussian_B5_merge_reg_aunroll_x
out_data_out_0_tpl[0] <= gaussian_B5_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[0] <= gaussian_B5_merge_reg_data_reg_1_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[1] <= gaussian_B5_merge_reg_data_reg_1_x_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[2] <= gaussian_B5_merge_reg_data_reg_1_x_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[3] <= gaussian_B5_merge_reg_data_reg_1_x_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[4] <= gaussian_B5_merge_reg_data_reg_1_x_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[5] <= gaussian_B5_merge_reg_data_reg_1_x_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[6] <= gaussian_B5_merge_reg_data_reg_1_x_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[7] <= gaussian_B5_merge_reg_data_reg_1_x_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[8] <= gaussian_B5_merge_reg_data_reg_1_x_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[9] <= gaussian_B5_merge_reg_data_reg_1_x_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[10] <= gaussian_B5_merge_reg_data_reg_1_x_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[11] <= gaussian_B5_merge_reg_data_reg_1_x_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[12] <= gaussian_B5_merge_reg_data_reg_1_x_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[13] <= gaussian_B5_merge_reg_data_reg_1_x_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[14] <= gaussian_B5_merge_reg_data_reg_1_x_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[15] <= gaussian_B5_merge_reg_data_reg_1_x_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[16] <= gaussian_B5_merge_reg_data_reg_1_x_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[17] <= gaussian_B5_merge_reg_data_reg_1_x_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[18] <= gaussian_B5_merge_reg_data_reg_1_x_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[19] <= gaussian_B5_merge_reg_data_reg_1_x_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[20] <= gaussian_B5_merge_reg_data_reg_1_x_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[21] <= gaussian_B5_merge_reg_data_reg_1_x_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[22] <= gaussian_B5_merge_reg_data_reg_1_x_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[23] <= gaussian_B5_merge_reg_data_reg_1_x_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[24] <= gaussian_B5_merge_reg_data_reg_1_x_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[25] <= gaussian_B5_merge_reg_data_reg_1_x_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[26] <= gaussian_B5_merge_reg_data_reg_1_x_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[27] <= gaussian_B5_merge_reg_data_reg_1_x_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[28] <= gaussian_B5_merge_reg_data_reg_1_x_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[29] <= gaussian_B5_merge_reg_data_reg_1_x_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[30] <= gaussian_B5_merge_reg_data_reg_1_x_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[31] <= gaussian_B5_merge_reg_data_reg_1_x_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= gaussian_B5_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => gaussian_B5_merge_reg_data_reg_0_x_q[0].DATAIN
in_data_in_1_tpl[0] => gaussian_B5_merge_reg_data_reg_1_x_q[0].DATAIN
in_data_in_1_tpl[1] => gaussian_B5_merge_reg_data_reg_1_x_q[1].DATAIN
in_data_in_1_tpl[2] => gaussian_B5_merge_reg_data_reg_1_x_q[2].DATAIN
in_data_in_1_tpl[3] => gaussian_B5_merge_reg_data_reg_1_x_q[3].DATAIN
in_data_in_1_tpl[4] => gaussian_B5_merge_reg_data_reg_1_x_q[4].DATAIN
in_data_in_1_tpl[5] => gaussian_B5_merge_reg_data_reg_1_x_q[5].DATAIN
in_data_in_1_tpl[6] => gaussian_B5_merge_reg_data_reg_1_x_q[6].DATAIN
in_data_in_1_tpl[7] => gaussian_B5_merge_reg_data_reg_1_x_q[7].DATAIN
in_data_in_1_tpl[8] => gaussian_B5_merge_reg_data_reg_1_x_q[8].DATAIN
in_data_in_1_tpl[9] => gaussian_B5_merge_reg_data_reg_1_x_q[9].DATAIN
in_data_in_1_tpl[10] => gaussian_B5_merge_reg_data_reg_1_x_q[10].DATAIN
in_data_in_1_tpl[11] => gaussian_B5_merge_reg_data_reg_1_x_q[11].DATAIN
in_data_in_1_tpl[12] => gaussian_B5_merge_reg_data_reg_1_x_q[12].DATAIN
in_data_in_1_tpl[13] => gaussian_B5_merge_reg_data_reg_1_x_q[13].DATAIN
in_data_in_1_tpl[14] => gaussian_B5_merge_reg_data_reg_1_x_q[14].DATAIN
in_data_in_1_tpl[15] => gaussian_B5_merge_reg_data_reg_1_x_q[15].DATAIN
in_data_in_1_tpl[16] => gaussian_B5_merge_reg_data_reg_1_x_q[16].DATAIN
in_data_in_1_tpl[17] => gaussian_B5_merge_reg_data_reg_1_x_q[17].DATAIN
in_data_in_1_tpl[18] => gaussian_B5_merge_reg_data_reg_1_x_q[18].DATAIN
in_data_in_1_tpl[19] => gaussian_B5_merge_reg_data_reg_1_x_q[19].DATAIN
in_data_in_1_tpl[20] => gaussian_B5_merge_reg_data_reg_1_x_q[20].DATAIN
in_data_in_1_tpl[21] => gaussian_B5_merge_reg_data_reg_1_x_q[21].DATAIN
in_data_in_1_tpl[22] => gaussian_B5_merge_reg_data_reg_1_x_q[22].DATAIN
in_data_in_1_tpl[23] => gaussian_B5_merge_reg_data_reg_1_x_q[23].DATAIN
in_data_in_1_tpl[24] => gaussian_B5_merge_reg_data_reg_1_x_q[24].DATAIN
in_data_in_1_tpl[25] => gaussian_B5_merge_reg_data_reg_1_x_q[25].DATAIN
in_data_in_1_tpl[26] => gaussian_B5_merge_reg_data_reg_1_x_q[26].DATAIN
in_data_in_1_tpl[27] => gaussian_B5_merge_reg_data_reg_1_x_q[27].DATAIN
in_data_in_1_tpl[28] => gaussian_B5_merge_reg_data_reg_1_x_q[28].DATAIN
in_data_in_1_tpl[29] => gaussian_B5_merge_reg_data_reg_1_x_q[29].DATAIN
in_data_in_1_tpl[30] => gaussian_B5_merge_reg_data_reg_1_x_q[30].DATAIN
in_data_in_1_tpl[31] => gaussian_B5_merge_reg_data_reg_1_x_q[31].DATAIN
in_valid_in[0] => gaussian_B5_merge_reg_valid_reg_q[0].DATAIN
in_stall_in[0] => gaussian_B5_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_gaussian_B5_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= gaussian_B5_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => gaussian_B5_merge_reg_data_reg_0_x_q[0].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[0].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[1].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[2].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[3].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[4].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[5].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[6].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[7].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[8].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[9].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[10].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[11].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[12].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[13].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[14].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[15].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[16].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[17].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[18].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[19].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[20].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[21].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[22].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[23].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[24].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[25].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[26].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[27].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[28].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[29].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[30].CLK
clock => gaussian_B5_merge_reg_data_reg_1_x_q[31].CLK
clock => gaussian_B5_merge_reg_valid_reg_q[0].CLK
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[0].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[1].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[2].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[3].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[4].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[5].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[6].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[7].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[8].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[9].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[10].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[11].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[12].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[13].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[14].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[15].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[16].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[17].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[18].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[19].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[20].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[21].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[22].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[23].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[24].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[25].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[26].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[27].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[28].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[29].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[30].ACLR
resetn => gaussian_B5_merge_reg_data_reg_1_x_q[31].ACLR
resetn => gaussian_B5_merge_reg_data_reg_0_x_q[0].ACLR
resetn => gaussian_B5_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x
out_c0_exit62_0_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_0_tpl
out_c0_exit62_1_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[1] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[2] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[3] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[4] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[5] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[6] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[7] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[8] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[9] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[10] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[11] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[12] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[13] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[14] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[15] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[16] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[17] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[18] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[19] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[20] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[21] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[22] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[23] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[24] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[25] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[26] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[27] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[28] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[29] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[30] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_1_tpl[31] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_1_tpl
out_c0_exit62_2_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_2_tpl
out_c0_exit62_3_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_3_tpl
out_c0_exit62_4_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[1] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[2] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[3] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[4] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[5] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[6] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[7] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[8] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[9] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[10] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[11] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[12] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[13] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[14] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[15] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[16] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[17] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[18] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[19] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[20] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[21] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[22] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[23] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[24] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[25] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[26] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[27] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[28] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[29] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[30] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_4_tpl[31] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_4_tpl
out_c0_exit62_5_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_5_tpl
out_c0_exit62_6_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[1] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[2] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[3] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[4] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[5] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[6] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[7] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[8] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[9] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[10] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[11] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[12] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[13] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[14] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[15] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[16] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[17] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[18] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[19] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[20] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[21] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[22] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[23] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[24] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[25] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[26] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[27] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[28] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[29] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[30] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_c0_exit62_6_tpl[31] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_data_out_6_tpl
out_o_valid[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_valid_out[0] <= gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_valid_out
in_c0_eni2_0_tpl[0] => in_c0_eni2_0_tpl[0].IN1
in_c0_eni2_1_tpl[0] => in_c0_eni2_1_tpl[0].IN1
in_c0_eni2_2_tpl[0] => in_c0_eni2_2_tpl[0].IN1
in_c0_eni2_2_tpl[1] => in_c0_eni2_2_tpl[1].IN1
in_c0_eni2_2_tpl[2] => in_c0_eni2_2_tpl[2].IN1
in_c0_eni2_2_tpl[3] => in_c0_eni2_2_tpl[3].IN1
in_c0_eni2_2_tpl[4] => in_c0_eni2_2_tpl[4].IN1
in_c0_eni2_2_tpl[5] => in_c0_eni2_2_tpl[5].IN1
in_c0_eni2_2_tpl[6] => in_c0_eni2_2_tpl[6].IN1
in_c0_eni2_2_tpl[7] => in_c0_eni2_2_tpl[7].IN1
in_c0_eni2_2_tpl[8] => in_c0_eni2_2_tpl[8].IN1
in_c0_eni2_2_tpl[9] => in_c0_eni2_2_tpl[9].IN1
in_c0_eni2_2_tpl[10] => in_c0_eni2_2_tpl[10].IN1
in_c0_eni2_2_tpl[11] => in_c0_eni2_2_tpl[11].IN1
in_c0_eni2_2_tpl[12] => in_c0_eni2_2_tpl[12].IN1
in_c0_eni2_2_tpl[13] => in_c0_eni2_2_tpl[13].IN1
in_c0_eni2_2_tpl[14] => in_c0_eni2_2_tpl[14].IN1
in_c0_eni2_2_tpl[15] => in_c0_eni2_2_tpl[15].IN1
in_c0_eni2_2_tpl[16] => in_c0_eni2_2_tpl[16].IN1
in_c0_eni2_2_tpl[17] => in_c0_eni2_2_tpl[17].IN1
in_c0_eni2_2_tpl[18] => in_c0_eni2_2_tpl[18].IN1
in_c0_eni2_2_tpl[19] => in_c0_eni2_2_tpl[19].IN1
in_c0_eni2_2_tpl[20] => in_c0_eni2_2_tpl[20].IN1
in_c0_eni2_2_tpl[21] => in_c0_eni2_2_tpl[21].IN1
in_c0_eni2_2_tpl[22] => in_c0_eni2_2_tpl[22].IN1
in_c0_eni2_2_tpl[23] => in_c0_eni2_2_tpl[23].IN1
in_c0_eni2_2_tpl[24] => in_c0_eni2_2_tpl[24].IN1
in_c0_eni2_2_tpl[25] => in_c0_eni2_2_tpl[25].IN1
in_c0_eni2_2_tpl[26] => in_c0_eni2_2_tpl[26].IN1
in_c0_eni2_2_tpl[27] => in_c0_eni2_2_tpl[27].IN1
in_c0_eni2_2_tpl[28] => in_c0_eni2_2_tpl[28].IN1
in_c0_eni2_2_tpl[29] => in_c0_eni2_2_tpl[29].IN1
in_c0_eni2_2_tpl[30] => in_c0_eni2_2_tpl[30].IN1
in_c0_eni2_2_tpl[31] => in_c0_eni2_2_tpl[31].IN1
in_i_valid[0] => input_accepted_and_q.IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x.out_pipeline_valid_out
in_intel_reserved_ffwd_6_0[0] => in_intel_reserved_ffwd_6_0[0].IN1
in_intel_reserved_ffwd_6_0[1] => in_intel_reserved_ffwd_6_0[1].IN1
in_intel_reserved_ffwd_6_0[2] => in_intel_reserved_ffwd_6_0[2].IN1
in_intel_reserved_ffwd_6_0[3] => in_intel_reserved_ffwd_6_0[3].IN1
in_intel_reserved_ffwd_6_0[4] => in_intel_reserved_ffwd_6_0[4].IN1
in_intel_reserved_ffwd_6_0[5] => in_intel_reserved_ffwd_6_0[5].IN1
in_intel_reserved_ffwd_6_0[6] => in_intel_reserved_ffwd_6_0[6].IN1
in_intel_reserved_ffwd_6_0[7] => in_intel_reserved_ffwd_6_0[7].IN1
in_intel_reserved_ffwd_6_0[8] => in_intel_reserved_ffwd_6_0[8].IN1
in_intel_reserved_ffwd_6_0[9] => in_intel_reserved_ffwd_6_0[9].IN1
in_intel_reserved_ffwd_6_0[10] => in_intel_reserved_ffwd_6_0[10].IN1
in_intel_reserved_ffwd_6_0[11] => in_intel_reserved_ffwd_6_0[11].IN1
in_intel_reserved_ffwd_6_0[12] => in_intel_reserved_ffwd_6_0[12].IN1
in_intel_reserved_ffwd_6_0[13] => in_intel_reserved_ffwd_6_0[13].IN1
in_intel_reserved_ffwd_6_0[14] => in_intel_reserved_ffwd_6_0[14].IN1
in_intel_reserved_ffwd_6_0[15] => in_intel_reserved_ffwd_6_0[15].IN1
in_intel_reserved_ffwd_6_0[16] => in_intel_reserved_ffwd_6_0[16].IN1
in_intel_reserved_ffwd_6_0[17] => in_intel_reserved_ffwd_6_0[17].IN1
in_intel_reserved_ffwd_6_0[18] => in_intel_reserved_ffwd_6_0[18].IN1
in_intel_reserved_ffwd_6_0[19] => in_intel_reserved_ffwd_6_0[19].IN1
in_intel_reserved_ffwd_6_0[20] => in_intel_reserved_ffwd_6_0[20].IN1
in_intel_reserved_ffwd_6_0[21] => in_intel_reserved_ffwd_6_0[21].IN1
in_intel_reserved_ffwd_6_0[22] => in_intel_reserved_ffwd_6_0[22].IN1
in_intel_reserved_ffwd_6_0[23] => in_intel_reserved_ffwd_6_0[23].IN1
in_intel_reserved_ffwd_6_0[24] => in_intel_reserved_ffwd_6_0[24].IN1
in_intel_reserved_ffwd_6_0[25] => in_intel_reserved_ffwd_6_0[25].IN1
in_intel_reserved_ffwd_6_0[26] => in_intel_reserved_ffwd_6_0[26].IN1
in_intel_reserved_ffwd_6_0[27] => in_intel_reserved_ffwd_6_0[27].IN1
in_intel_reserved_ffwd_6_0[28] => in_intel_reserved_ffwd_6_0[28].IN1
in_intel_reserved_ffwd_6_0[29] => in_intel_reserved_ffwd_6_0[29].IN1
in_intel_reserved_ffwd_6_0[30] => in_intel_reserved_ffwd_6_0[30].IN1
in_intel_reserved_ffwd_6_0[31] => in_intel_reserved_ffwd_6_0[31].IN1
in_intel_reserved_ffwd_6_0[32] => in_intel_reserved_ffwd_6_0[32].IN1
in_intel_reserved_ffwd_7_0[0] => in_intel_reserved_ffwd_7_0[0].IN1
in_intel_reserved_ffwd_7_0[1] => in_intel_reserved_ffwd_7_0[1].IN1
in_intel_reserved_ffwd_7_0[2] => in_intel_reserved_ffwd_7_0[2].IN1
in_intel_reserved_ffwd_7_0[3] => in_intel_reserved_ffwd_7_0[3].IN1
in_intel_reserved_ffwd_7_0[4] => in_intel_reserved_ffwd_7_0[4].IN1
in_intel_reserved_ffwd_7_0[5] => in_intel_reserved_ffwd_7_0[5].IN1
in_intel_reserved_ffwd_7_0[6] => in_intel_reserved_ffwd_7_0[6].IN1
in_intel_reserved_ffwd_7_0[7] => in_intel_reserved_ffwd_7_0[7].IN1
in_intel_reserved_ffwd_7_0[8] => in_intel_reserved_ffwd_7_0[8].IN1
in_intel_reserved_ffwd_7_0[9] => in_intel_reserved_ffwd_7_0[9].IN1
in_intel_reserved_ffwd_7_0[10] => in_intel_reserved_ffwd_7_0[10].IN1
in_intel_reserved_ffwd_7_0[11] => in_intel_reserved_ffwd_7_0[11].IN1
in_intel_reserved_ffwd_7_0[12] => in_intel_reserved_ffwd_7_0[12].IN1
in_intel_reserved_ffwd_7_0[13] => in_intel_reserved_ffwd_7_0[13].IN1
in_intel_reserved_ffwd_7_0[14] => in_intel_reserved_ffwd_7_0[14].IN1
in_intel_reserved_ffwd_7_0[15] => in_intel_reserved_ffwd_7_0[15].IN1
in_intel_reserved_ffwd_7_0[16] => in_intel_reserved_ffwd_7_0[16].IN1
in_intel_reserved_ffwd_7_0[17] => in_intel_reserved_ffwd_7_0[17].IN1
in_intel_reserved_ffwd_7_0[18] => in_intel_reserved_ffwd_7_0[18].IN1
in_intel_reserved_ffwd_7_0[19] => in_intel_reserved_ffwd_7_0[19].IN1
in_intel_reserved_ffwd_7_0[20] => in_intel_reserved_ffwd_7_0[20].IN1
in_intel_reserved_ffwd_7_0[21] => in_intel_reserved_ffwd_7_0[21].IN1
in_intel_reserved_ffwd_7_0[22] => in_intel_reserved_ffwd_7_0[22].IN1
in_intel_reserved_ffwd_7_0[23] => in_intel_reserved_ffwd_7_0[23].IN1
in_intel_reserved_ffwd_7_0[24] => in_intel_reserved_ffwd_7_0[24].IN1
in_intel_reserved_ffwd_7_0[25] => in_intel_reserved_ffwd_7_0[25].IN1
in_intel_reserved_ffwd_7_0[26] => in_intel_reserved_ffwd_7_0[26].IN1
in_intel_reserved_ffwd_7_0[27] => in_intel_reserved_ffwd_7_0[27].IN1
in_intel_reserved_ffwd_7_0[28] => in_intel_reserved_ffwd_7_0[28].IN1
in_intel_reserved_ffwd_7_0[29] => in_intel_reserved_ffwd_7_0[29].IN1
in_intel_reserved_ffwd_7_0[30] => in_intel_reserved_ffwd_7_0[30].IN1
in_intel_reserved_ffwd_7_0[31] => in_intel_reserved_ffwd_7_0[31].IN1
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_stall_out[0] <= gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x
out_c0_exi6_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[0] <= <GND>
out_c0_exi6_1_tpl[1] <= <GND>
out_c0_exi6_1_tpl[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_1_tpl[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_2_tpl[0] <= redist0_i_unnamed_gaussian15_q_2_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_3_tpl[0] <= i_notcmp35_gaussian16_q.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[0] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[1] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[2] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[3] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[4] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[5] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[6] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[7] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[8] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[9] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[10] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[11] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[12] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[13] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[14] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[15] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[16] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[17] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[18] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[19] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[20] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[21] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[22] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[23] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[24] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[25] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[26] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[27] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[28] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[29] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[30] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_4_tpl[31] <= i_llvm_fpga_pop_i32_add43_pop11_gaussian22_out_data_out[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_5_tpl[0] <= redist3_sync_together59_aunroll_x_in_c0_eni2_1_tpl_2_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[0] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[1] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[2] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[3] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[4] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[5] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[6] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[7] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[8] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[9] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[10] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[11] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[12] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[13] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[14] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[15] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[16] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[17] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[18] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[19] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[20] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[21] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[22] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[23] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[24] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[25] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[26] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[27] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[28] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[29] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[30] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi6_6_tpl[31] <= redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= out_o_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_gaussian1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c0_eni2_0_tpl[0] => ~NO_FANOUT~
in_c0_eni2_1_tpl[0] => in_c0_eni2_1_tpl[0].IN1
in_c0_eni2_2_tpl[0] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[0].DATAIN
in_c0_eni2_2_tpl[1] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[1].DATAIN
in_c0_eni2_2_tpl[2] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[2].DATAIN
in_c0_eni2_2_tpl[3] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[3].DATAIN
in_c0_eni2_2_tpl[4] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[4].DATAIN
in_c0_eni2_2_tpl[5] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[5].DATAIN
in_c0_eni2_2_tpl[6] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[6].DATAIN
in_c0_eni2_2_tpl[7] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[7].DATAIN
in_c0_eni2_2_tpl[8] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[8].DATAIN
in_c0_eni2_2_tpl[9] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[9].DATAIN
in_c0_eni2_2_tpl[10] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[10].DATAIN
in_c0_eni2_2_tpl[11] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[11].DATAIN
in_c0_eni2_2_tpl[12] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[12].DATAIN
in_c0_eni2_2_tpl[13] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[13].DATAIN
in_c0_eni2_2_tpl[14] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[14].DATAIN
in_c0_eni2_2_tpl[15] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[15].DATAIN
in_c0_eni2_2_tpl[16] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[16].DATAIN
in_c0_eni2_2_tpl[17] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[17].DATAIN
in_c0_eni2_2_tpl[18] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[18].DATAIN
in_c0_eni2_2_tpl[19] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[19].DATAIN
in_c0_eni2_2_tpl[20] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[20].DATAIN
in_c0_eni2_2_tpl[21] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[21].DATAIN
in_c0_eni2_2_tpl[22] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[22].DATAIN
in_c0_eni2_2_tpl[23] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[23].DATAIN
in_c0_eni2_2_tpl[24] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[24].DATAIN
in_c0_eni2_2_tpl[25] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[25].DATAIN
in_c0_eni2_2_tpl[26] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[26].DATAIN
in_c0_eni2_2_tpl[27] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[27].DATAIN
in_c0_eni2_2_tpl[28] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[28].DATAIN
in_c0_eni2_2_tpl[29] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[29].DATAIN
in_c0_eni2_2_tpl[30] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[30].DATAIN
in_c0_eni2_2_tpl[31] => redist4_sync_together59_aunroll_x_in_c0_eni2_2_tpl_2_delay_0[31].DATAIN
in_i_valid[0] => in_i_valid[0].IN6
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_valid_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going36_gaussian2_exiting_stall_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2.out_pipeline_valid_out
in_intel_reserved_ffwd_6_0[0] => in_intel_reserved_ffwd_6_0[0].IN1
in_intel_reserved_ffwd_6_0[1] => in_intel_reserved_ffwd_6_0[1].IN1
in_intel_reserved_ffwd_6_0[2] => in_intel_reserved_ffwd_6_0[2].IN1
in_intel_reserved_ffwd_6_0[3] => in_intel_reserved_ffwd_6_0[3].IN1
in_intel_reserved_ffwd_6_0[4] => in_intel_reserved_ffwd_6_0[4].IN1
in_intel_reserved_ffwd_6_0[5] => in_intel_reserved_ffwd_6_0[5].IN1
in_intel_reserved_ffwd_6_0[6] => in_intel_reserved_ffwd_6_0[6].IN1
in_intel_reserved_ffwd_6_0[7] => in_intel_reserved_ffwd_6_0[7].IN1
in_intel_reserved_ffwd_6_0[8] => in_intel_reserved_ffwd_6_0[8].IN1
in_intel_reserved_ffwd_6_0[9] => in_intel_reserved_ffwd_6_0[9].IN1
in_intel_reserved_ffwd_6_0[10] => in_intel_reserved_ffwd_6_0[10].IN1
in_intel_reserved_ffwd_6_0[11] => in_intel_reserved_ffwd_6_0[11].IN1
in_intel_reserved_ffwd_6_0[12] => in_intel_reserved_ffwd_6_0[12].IN1
in_intel_reserved_ffwd_6_0[13] => in_intel_reserved_ffwd_6_0[13].IN1
in_intel_reserved_ffwd_6_0[14] => in_intel_reserved_ffwd_6_0[14].IN1
in_intel_reserved_ffwd_6_0[15] => in_intel_reserved_ffwd_6_0[15].IN1
in_intel_reserved_ffwd_6_0[16] => in_intel_reserved_ffwd_6_0[16].IN1
in_intel_reserved_ffwd_6_0[17] => in_intel_reserved_ffwd_6_0[17].IN1
in_intel_reserved_ffwd_6_0[18] => in_intel_reserved_ffwd_6_0[18].IN1
in_intel_reserved_ffwd_6_0[19] => in_intel_reserved_ffwd_6_0[19].IN1
in_intel_reserved_ffwd_6_0[20] => in_intel_reserved_ffwd_6_0[20].IN1
in_intel_reserved_ffwd_6_0[21] => in_intel_reserved_ffwd_6_0[21].IN1
in_intel_reserved_ffwd_6_0[22] => in_intel_reserved_ffwd_6_0[22].IN1
in_intel_reserved_ffwd_6_0[23] => in_intel_reserved_ffwd_6_0[23].IN1
in_intel_reserved_ffwd_6_0[24] => in_intel_reserved_ffwd_6_0[24].IN1
in_intel_reserved_ffwd_6_0[25] => in_intel_reserved_ffwd_6_0[25].IN1
in_intel_reserved_ffwd_6_0[26] => in_intel_reserved_ffwd_6_0[26].IN1
in_intel_reserved_ffwd_6_0[27] => in_intel_reserved_ffwd_6_0[27].IN1
in_intel_reserved_ffwd_6_0[28] => in_intel_reserved_ffwd_6_0[28].IN1
in_intel_reserved_ffwd_6_0[29] => in_intel_reserved_ffwd_6_0[29].IN1
in_intel_reserved_ffwd_6_0[30] => in_intel_reserved_ffwd_6_0[30].IN1
in_intel_reserved_ffwd_6_0[31] => in_intel_reserved_ffwd_6_0[31].IN1
in_intel_reserved_ffwd_6_0[32] => in_intel_reserved_ffwd_6_0[32].IN1
in_intel_reserved_ffwd_7_0[0] => in_intel_reserved_ffwd_7_0[0].IN1
in_intel_reserved_ffwd_7_0[1] => in_intel_reserved_ffwd_7_0[1].IN1
in_intel_reserved_ffwd_7_0[2] => in_intel_reserved_ffwd_7_0[2].IN1
in_intel_reserved_ffwd_7_0[3] => in_intel_reserved_ffwd_7_0[3].IN1
in_intel_reserved_ffwd_7_0[4] => in_intel_reserved_ffwd_7_0[4].IN1
in_intel_reserved_ffwd_7_0[5] => in_intel_reserved_ffwd_7_0[5].IN1
in_intel_reserved_ffwd_7_0[6] => in_intel_reserved_ffwd_7_0[6].IN1
in_intel_reserved_ffwd_7_0[7] => in_intel_reserved_ffwd_7_0[7].IN1
in_intel_reserved_ffwd_7_0[8] => in_intel_reserved_ffwd_7_0[8].IN1
in_intel_reserved_ffwd_7_0[9] => in_intel_reserved_ffwd_7_0[9].IN1
in_intel_reserved_ffwd_7_0[10] => in_intel_reserved_ffwd_7_0[10].IN1
in_intel_reserved_ffwd_7_0[11] => in_intel_reserved_ffwd_7_0[11].IN1
in_intel_reserved_ffwd_7_0[12] => in_intel_reserved_ffwd_7_0[12].IN1
in_intel_reserved_ffwd_7_0[13] => in_intel_reserved_ffwd_7_0[13].IN1
in_intel_reserved_ffwd_7_0[14] => in_intel_reserved_ffwd_7_0[14].IN1
in_intel_reserved_ffwd_7_0[15] => in_intel_reserved_ffwd_7_0[15].IN1
in_intel_reserved_ffwd_7_0[16] => in_intel_reserved_ffwd_7_0[16].IN1
in_intel_reserved_ffwd_7_0[17] => in_intel_reserved_ffwd_7_0[17].IN1
in_intel_reserved_ffwd_7_0[18] => in_intel_reserved_ffwd_7_0[18].IN1
in_intel_reserved_ffwd_7_0[19] => in_intel_reserved_ffwd_7_0[19].IN1
in_intel_reserved_ffwd_7_0[20] => in_intel_reserved_ffwd_7_0[20].IN1
in_intel_reserved_ffwd_7_0[21] => in_intel_reserved_ffwd_7_0[21].IN1
in_intel_reserved_ffwd_7_0[22] => in_intel_reserved_ffwd_7_0[22].IN1
in_intel_reserved_ffwd_7_0[23] => in_intel_reserved_ffwd_7_0[23].IN1
in_intel_reserved_ffwd_7_0[24] => in_intel_reserved_ffwd_7_0[24].IN1
in_intel_reserved_ffwd_7_0[25] => in_intel_reserved_ffwd_7_0[25].IN1
in_intel_reserved_ffwd_7_0[26] => in_intel_reserved_ffwd_7_0[26].IN1
in_intel_reserved_ffwd_7_0[27] => in_intel_reserved_ffwd_7_0[27].IN1
in_intel_reserved_ffwd_7_0[28] => in_intel_reserved_ffwd_7_0[28].IN1
in_intel_reserved_ffwd_7_0[29] => in_intel_reserved_ffwd_7_0[29].IN1
in_intel_reserved_ffwd_7_0[30] => in_intel_reserved_ffwd_7_0[30].IN1
in_intel_reserved_ffwd_7_0[31] => in_intel_reserved_ffwd_7_0[31].IN1
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN1
clock => clock.IN11
resetn => resetn.IN11


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_add43_push11_0:thei_llvm_fpga_push_i32_add43_push11_gaussian23
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.valid_out
in_feedback_stall_in_11[0] => i_llvm_fpga_push_i32_add43_push11_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_11[0] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[1] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[2] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[3] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[4] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[5] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[6] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[7] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[8] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[9] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[10] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[11] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[12] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[13] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[14] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[15] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[16] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[17] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[18] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[19] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[20] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[21] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[22] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[23] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[24] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[25] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[26] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[27] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[28] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[29] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[30] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_out_11[31] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_out
out_feedback_valid_out_11[0] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_add43_push11_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_unnamed_gaussian20[0] => i_llvm_fpga_push_i32_add43_push11_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_add43_push11_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_add43_push11_0:thei_llvm_fpga_push_i32_add43_push11_gaussian23|acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_add43_push11_0:thei_llvm_fpga_push_i32_add43_push11_gaussian23|acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_add43_push11_0:thei_llvm_fpga_push_i32_add43_push11_gaussian23|acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_add43_push11_0:thei_llvm_fpga_push_i32_add43_push11_gaussian23|acl_push:thei_llvm_fpga_push_i32_add43_push11_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i32_add43_pop11_0:thei_llvm_fpga_pop_i32_add43_pop11_gaussian22
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.valid_out
in_feedback_in_11[0] => in_feedback_in_11[0].IN1
in_feedback_in_11[1] => in_feedback_in_11[1].IN1
in_feedback_in_11[2] => in_feedback_in_11[2].IN1
in_feedback_in_11[3] => in_feedback_in_11[3].IN1
in_feedback_in_11[4] => in_feedback_in_11[4].IN1
in_feedback_in_11[5] => in_feedback_in_11[5].IN1
in_feedback_in_11[6] => in_feedback_in_11[6].IN1
in_feedback_in_11[7] => in_feedback_in_11[7].IN1
in_feedback_in_11[8] => in_feedback_in_11[8].IN1
in_feedback_in_11[9] => in_feedback_in_11[9].IN1
in_feedback_in_11[10] => in_feedback_in_11[10].IN1
in_feedback_in_11[11] => in_feedback_in_11[11].IN1
in_feedback_in_11[12] => in_feedback_in_11[12].IN1
in_feedback_in_11[13] => in_feedback_in_11[13].IN1
in_feedback_in_11[14] => in_feedback_in_11[14].IN1
in_feedback_in_11[15] => in_feedback_in_11[15].IN1
in_feedback_in_11[16] => in_feedback_in_11[16].IN1
in_feedback_in_11[17] => in_feedback_in_11[17].IN1
in_feedback_in_11[18] => in_feedback_in_11[18].IN1
in_feedback_in_11[19] => in_feedback_in_11[19].IN1
in_feedback_in_11[20] => in_feedback_in_11[20].IN1
in_feedback_in_11[21] => in_feedback_in_11[21].IN1
in_feedback_in_11[22] => in_feedback_in_11[22].IN1
in_feedback_in_11[23] => in_feedback_in_11[23].IN1
in_feedback_in_11[24] => in_feedback_in_11[24].IN1
in_feedback_in_11[25] => in_feedback_in_11[25].IN1
in_feedback_in_11[26] => in_feedback_in_11[26].IN1
in_feedback_in_11[27] => in_feedback_in_11[27].IN1
in_feedback_in_11[28] => in_feedback_in_11[28].IN1
in_feedback_in_11[29] => in_feedback_in_11[29].IN1
in_feedback_in_11[30] => in_feedback_in_11[30].IN1
in_feedback_in_11[31] => in_feedback_in_11[31].IN1
in_feedback_valid_in_11[0] => i_llvm_fpga_pop_i32_add43_pop11_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_11[0] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_add43_pop11_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_add43_pop11_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_add43_pop11_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_add43_pop11_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i32_add43_pop11_0:thei_llvm_fpga_pop_i32_add43_pop11_gaussian22|acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i32_add43_pop11_0:thei_llvm_fpga_pop_i32_add43_pop11_gaussian22|acl_pop:thei_llvm_fpga_pop_i32_add43_pop11_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i33_unnamed_16_gaussian0:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian6
out_dest_data_out_6_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_dest_data_out_6_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.valid_out
in_intel_reserved_ffwd_6_0[0] => element_extension2_q[0].IN1
in_intel_reserved_ffwd_6_0[1] => element_extension2_q[1].IN1
in_intel_reserved_ffwd_6_0[2] => element_extension2_q[2].IN1
in_intel_reserved_ffwd_6_0[3] => element_extension2_q[3].IN1
in_intel_reserved_ffwd_6_0[4] => element_extension2_q[4].IN1
in_intel_reserved_ffwd_6_0[5] => element_extension2_q[5].IN1
in_intel_reserved_ffwd_6_0[6] => element_extension2_q[6].IN1
in_intel_reserved_ffwd_6_0[7] => element_extension2_q[7].IN1
in_intel_reserved_ffwd_6_0[8] => element_extension2_q[8].IN1
in_intel_reserved_ffwd_6_0[9] => element_extension2_q[9].IN1
in_intel_reserved_ffwd_6_0[10] => element_extension2_q[10].IN1
in_intel_reserved_ffwd_6_0[11] => element_extension2_q[11].IN1
in_intel_reserved_ffwd_6_0[12] => element_extension2_q[12].IN1
in_intel_reserved_ffwd_6_0[13] => element_extension2_q[13].IN1
in_intel_reserved_ffwd_6_0[14] => element_extension2_q[14].IN1
in_intel_reserved_ffwd_6_0[15] => element_extension2_q[15].IN1
in_intel_reserved_ffwd_6_0[16] => element_extension2_q[16].IN1
in_intel_reserved_ffwd_6_0[17] => element_extension2_q[17].IN1
in_intel_reserved_ffwd_6_0[18] => element_extension2_q[18].IN1
in_intel_reserved_ffwd_6_0[19] => element_extension2_q[19].IN1
in_intel_reserved_ffwd_6_0[20] => element_extension2_q[20].IN1
in_intel_reserved_ffwd_6_0[21] => element_extension2_q[21].IN1
in_intel_reserved_ffwd_6_0[22] => element_extension2_q[22].IN1
in_intel_reserved_ffwd_6_0[23] => element_extension2_q[23].IN1
in_intel_reserved_ffwd_6_0[24] => element_extension2_q[24].IN1
in_intel_reserved_ffwd_6_0[25] => element_extension2_q[25].IN1
in_intel_reserved_ffwd_6_0[26] => element_extension2_q[26].IN1
in_intel_reserved_ffwd_6_0[27] => element_extension2_q[27].IN1
in_intel_reserved_ffwd_6_0[28] => element_extension2_q[28].IN1
in_intel_reserved_ffwd_6_0[29] => element_extension2_q[29].IN1
in_intel_reserved_ffwd_6_0[30] => element_extension2_q[30].IN1
in_intel_reserved_ffwd_6_0[31] => element_extension2_q[31].IN1
in_intel_reserved_ffwd_6_0[32] => element_extension2_q[32].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i33_unnamed_16_gaussian0:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian6|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_in[36] => data_out[36].DATAIN
data_in[37] => data_out[37].DATAIN
data_in[38] => data_out[38].DATAIN
data_in[39] => data_out[39].DATAIN
data_in[40] => data_out[40].DATAIN
data_in[41] => data_out[41].DATAIN
data_in[42] => data_out[42].DATAIN
data_in[43] => data_out[43].DATAIN
data_in[44] => data_out[44].DATAIN
data_in[45] => data_out[45].DATAIN
data_in[46] => data_out[46].DATAIN
data_in[47] => data_out[47].DATAIN
data_in[48] => data_out[48].DATAIN
data_in[49] => data_out[49].DATAIN
data_in[50] => data_out[50].DATAIN
data_in[51] => data_out[51].DATAIN
data_in[52] => data_out[52].DATAIN
data_in[53] => data_out[53].DATAIN
data_in[54] => data_out[54].DATAIN
data_in[55] => data_out[55].DATAIN
data_in[56] => data_out[56].DATAIN
data_in[57] => data_out[57].DATAIN
data_in[58] => data_out[58].DATAIN
data_in[59] => data_out[59].DATAIN
data_in[60] => data_out[60].DATAIN
data_in[61] => data_out[61].DATAIN
data_in[62] => data_out[62].DATAIN
data_in[63] => data_out[63].DATAIN
valid_in => valid_out.DATAIN
stall_out <= <GND>
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_in[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_in[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_in[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_in[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_in[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_in[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_in[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_in[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_in[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_in[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_in[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_in[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_in[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_in[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_in[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_in[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_in[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_in[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_in[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_in[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_in[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_in[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_in[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_in[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_in[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_in[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_in[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i33_unnamed_16_gaussian0:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian6|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_data_out[32] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.valid_out
in_feedback_stall_in_8[0] => i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_8[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[1] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[2] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[3] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[4] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[5] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[6] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[7] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[8] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[9] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[10] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[11] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[12] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[13] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[14] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[15] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[16] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[17] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[18] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[19] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[20] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[21] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[22] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[23] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[24] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[25] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[26] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[27] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[28] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[29] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[30] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[31] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[32] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[33] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[34] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[35] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[36] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[37] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[38] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[39] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[40] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[41] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[42] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[43] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[44] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[45] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[46] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[47] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[48] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[49] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[50] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[51] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[52] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[53] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[54] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[55] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[56] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[57] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[58] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[59] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[60] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[61] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[62] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_out_8[63] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_out
out_feedback_valid_out_8[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_data_in[6] => element_extension2_q[6].IN1
in_data_in[7] => element_extension2_q[7].IN1
in_data_in[8] => element_extension2_q[8].IN1
in_data_in[9] => element_extension2_q[9].IN1
in_data_in[10] => element_extension2_q[10].IN1
in_data_in[11] => element_extension2_q[11].IN1
in_data_in[12] => element_extension2_q[12].IN1
in_data_in[13] => element_extension2_q[13].IN1
in_data_in[14] => element_extension2_q[14].IN1
in_data_in[15] => element_extension2_q[15].IN1
in_data_in[16] => element_extension2_q[16].IN1
in_data_in[17] => element_extension2_q[17].IN1
in_data_in[18] => element_extension2_q[18].IN1
in_data_in[19] => element_extension2_q[19].IN1
in_data_in[20] => element_extension2_q[20].IN1
in_data_in[21] => element_extension2_q[21].IN1
in_data_in[22] => element_extension2_q[22].IN1
in_data_in[23] => element_extension2_q[23].IN1
in_data_in[24] => element_extension2_q[24].IN1
in_data_in[25] => element_extension2_q[25].IN1
in_data_in[26] => element_extension2_q[26].IN1
in_data_in[27] => element_extension2_q[27].IN1
in_data_in[28] => element_extension2_q[28].IN1
in_data_in[29] => element_extension2_q[29].IN1
in_data_in[30] => element_extension2_q[30].IN1
in_data_in[31] => element_extension2_q[31].IN1
in_data_in[32] => element_extension2_q[32].IN1
in_unnamed_gaussian20[0] => i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
data_in[32] => feedback[32].IN1
data_in[33] => feedback[33].IN1
data_in[34] => feedback[34].IN1
data_in[35] => feedback[35].IN1
data_in[36] => feedback[36].IN1
data_in[37] => feedback[37].IN1
data_in[38] => feedback[38].IN1
data_in[39] => feedback[39].IN1
data_in[40] => feedback[40].IN1
data_in[41] => feedback[41].IN1
data_in[42] => feedback[42].IN1
data_in[43] => feedback[43].IN1
data_in[44] => feedback[44].IN1
data_in[45] => feedback[45].IN1
data_in[46] => feedback[46].IN1
data_in[47] => feedback[47].IN1
data_in[48] => feedback[48].IN1
data_in[49] => feedback[49].IN1
data_in[50] => feedback[50].IN1
data_in[51] => feedback[51].IN1
data_in[52] => feedback[52].IN1
data_in[53] => feedback[53].IN1
data_in[54] => feedback[54].IN1
data_in[55] => feedback[55].IN1
data_in[56] => feedback[56].IN1
data_in[57] => feedback[57].IN1
data_in[58] => feedback[58].IN1
data_in[59] => feedback[59].IN1
data_in[60] => feedback[60].IN1
data_in[61] => feedback[61].IN1
data_in[62] => feedback[62].IN1
data_in[63] => feedback[63].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= feedback[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= feedback[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= feedback[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= feedback[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= feedback[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= feedback[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= feedback[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= feedback[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= feedback[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= feedback[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= feedback[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= feedback[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= feedback[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= feedback[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= feedback[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= feedback[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= feedback[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= feedback[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= feedback[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= feedback[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= feedback[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= feedback[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= feedback[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= feedback[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= feedback[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= feedback[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= feedback[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= feedback[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= feedback[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= feedback[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= feedback[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= feedback[63].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_out[32] <= acl_data_fifo:fifo.data_out
feedback_out[33] <= acl_data_fifo:fifo.data_out
feedback_out[34] <= acl_data_fifo:fifo.data_out
feedback_out[35] <= acl_data_fifo:fifo.data_out
feedback_out[36] <= acl_data_fifo:fifo.data_out
feedback_out[37] <= acl_data_fifo:fifo.data_out
feedback_out[38] <= acl_data_fifo:fifo.data_out
feedback_out[39] <= acl_data_fifo:fifo.data_out
feedback_out[40] <= acl_data_fifo:fifo.data_out
feedback_out[41] <= acl_data_fifo:fifo.data_out
feedback_out[42] <= acl_data_fifo:fifo.data_out
feedback_out[43] <= acl_data_fifo:fifo.data_out
feedback_out[44] <= acl_data_fifo:fifo.data_out
feedback_out[45] <= acl_data_fifo:fifo.data_out
feedback_out[46] <= acl_data_fifo:fifo.data_out
feedback_out[47] <= acl_data_fifo:fifo.data_out
feedback_out[48] <= acl_data_fifo:fifo.data_out
feedback_out[49] <= acl_data_fifo:fifo.data_out
feedback_out[50] <= acl_data_fifo:fifo.data_out
feedback_out[51] <= acl_data_fifo:fifo.data_out
feedback_out[52] <= acl_data_fifo:fifo.data_out
feedback_out[53] <= acl_data_fifo:fifo.data_out
feedback_out[54] <= acl_data_fifo:fifo.data_out
feedback_out[55] <= acl_data_fifo:fifo.data_out
feedback_out[56] <= acl_data_fifo:fifo.data_out
feedback_out[57] <= acl_data_fifo:fifo.data_out
feedback_out[58] <= acl_data_fifo:fifo.data_out
feedback_out[59] <= acl_data_fifo:fifo.data_out
feedback_out[60] <= acl_data_fifo:fifo.data_out
feedback_out[61] <= acl_data_fifo:fifo.data_out
feedback_out[62] <= acl_data_fifo:fifo.data_out
feedback_out[63] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_in[32] => r_data_NO_SHIFT_REG[32].DATAIN
data_in[33] => r_data_NO_SHIFT_REG[33].DATAIN
data_in[34] => r_data_NO_SHIFT_REG[34].DATAIN
data_in[35] => r_data_NO_SHIFT_REG[35].DATAIN
data_in[36] => r_data_NO_SHIFT_REG[36].DATAIN
data_in[37] => r_data_NO_SHIFT_REG[37].DATAIN
data_in[38] => r_data_NO_SHIFT_REG[38].DATAIN
data_in[39] => r_data_NO_SHIFT_REG[39].DATAIN
data_in[40] => r_data_NO_SHIFT_REG[40].DATAIN
data_in[41] => r_data_NO_SHIFT_REG[41].DATAIN
data_in[42] => r_data_NO_SHIFT_REG[42].DATAIN
data_in[43] => r_data_NO_SHIFT_REG[43].DATAIN
data_in[44] => r_data_NO_SHIFT_REG[44].DATAIN
data_in[45] => r_data_NO_SHIFT_REG[45].DATAIN
data_in[46] => r_data_NO_SHIFT_REG[46].DATAIN
data_in[47] => r_data_NO_SHIFT_REG[47].DATAIN
data_in[48] => r_data_NO_SHIFT_REG[48].DATAIN
data_in[49] => r_data_NO_SHIFT_REG[49].DATAIN
data_in[50] => r_data_NO_SHIFT_REG[50].DATAIN
data_in[51] => r_data_NO_SHIFT_REG[51].DATAIN
data_in[52] => r_data_NO_SHIFT_REG[52].DATAIN
data_in[53] => r_data_NO_SHIFT_REG[53].DATAIN
data_in[54] => r_data_NO_SHIFT_REG[54].DATAIN
data_in[55] => r_data_NO_SHIFT_REG[55].DATAIN
data_in[56] => r_data_NO_SHIFT_REG[56].DATAIN
data_in[57] => r_data_NO_SHIFT_REG[57].DATAIN
data_in[58] => r_data_NO_SHIFT_REG[58].DATAIN
data_in[59] => r_data_NO_SHIFT_REG[59].DATAIN
data_in[60] => r_data_NO_SHIFT_REG[60].DATAIN
data_in[61] => r_data_NO_SHIFT_REG[61].DATAIN
data_in[62] => r_data_NO_SHIFT_REG[62].DATAIN
data_in[63] => r_data_NO_SHIFT_REG[63].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= r_data_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= r_data_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= r_data_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= r_data_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= r_data_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= r_data_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= r_data_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= r_data_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= r_data_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= r_data_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= r_data_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= r_data_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= r_data_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= r_data_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= r_data_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= r_data_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= r_data_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= r_data_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= r_data_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= r_data_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= r_data_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= r_data_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= r_data_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= r_data_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= r_data_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= r_data_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= r_data_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= r_data_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= r_data_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= r_data_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= r_data_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= r_data_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i33_fpga_indvars_iv10_push8_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian7
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_data_out[32] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.valid_out
in_feedback_in_8[0] => in_feedback_in_8[0].IN1
in_feedback_in_8[1] => in_feedback_in_8[1].IN1
in_feedback_in_8[2] => in_feedback_in_8[2].IN1
in_feedback_in_8[3] => in_feedback_in_8[3].IN1
in_feedback_in_8[4] => in_feedback_in_8[4].IN1
in_feedback_in_8[5] => in_feedback_in_8[5].IN1
in_feedback_in_8[6] => in_feedback_in_8[6].IN1
in_feedback_in_8[7] => in_feedback_in_8[7].IN1
in_feedback_in_8[8] => in_feedback_in_8[8].IN1
in_feedback_in_8[9] => in_feedback_in_8[9].IN1
in_feedback_in_8[10] => in_feedback_in_8[10].IN1
in_feedback_in_8[11] => in_feedback_in_8[11].IN1
in_feedback_in_8[12] => in_feedback_in_8[12].IN1
in_feedback_in_8[13] => in_feedback_in_8[13].IN1
in_feedback_in_8[14] => in_feedback_in_8[14].IN1
in_feedback_in_8[15] => in_feedback_in_8[15].IN1
in_feedback_in_8[16] => in_feedback_in_8[16].IN1
in_feedback_in_8[17] => in_feedback_in_8[17].IN1
in_feedback_in_8[18] => in_feedback_in_8[18].IN1
in_feedback_in_8[19] => in_feedback_in_8[19].IN1
in_feedback_in_8[20] => in_feedback_in_8[20].IN1
in_feedback_in_8[21] => in_feedback_in_8[21].IN1
in_feedback_in_8[22] => in_feedback_in_8[22].IN1
in_feedback_in_8[23] => in_feedback_in_8[23].IN1
in_feedback_in_8[24] => in_feedback_in_8[24].IN1
in_feedback_in_8[25] => in_feedback_in_8[25].IN1
in_feedback_in_8[26] => in_feedback_in_8[26].IN1
in_feedback_in_8[27] => in_feedback_in_8[27].IN1
in_feedback_in_8[28] => in_feedback_in_8[28].IN1
in_feedback_in_8[29] => in_feedback_in_8[29].IN1
in_feedback_in_8[30] => in_feedback_in_8[30].IN1
in_feedback_in_8[31] => in_feedback_in_8[31].IN1
in_feedback_in_8[32] => in_feedback_in_8[32].IN1
in_feedback_in_8[33] => in_feedback_in_8[33].IN1
in_feedback_in_8[34] => in_feedback_in_8[34].IN1
in_feedback_in_8[35] => in_feedback_in_8[35].IN1
in_feedback_in_8[36] => in_feedback_in_8[36].IN1
in_feedback_in_8[37] => in_feedback_in_8[37].IN1
in_feedback_in_8[38] => in_feedback_in_8[38].IN1
in_feedback_in_8[39] => in_feedback_in_8[39].IN1
in_feedback_in_8[40] => in_feedback_in_8[40].IN1
in_feedback_in_8[41] => in_feedback_in_8[41].IN1
in_feedback_in_8[42] => in_feedback_in_8[42].IN1
in_feedback_in_8[43] => in_feedback_in_8[43].IN1
in_feedback_in_8[44] => in_feedback_in_8[44].IN1
in_feedback_in_8[45] => in_feedback_in_8[45].IN1
in_feedback_in_8[46] => in_feedback_in_8[46].IN1
in_feedback_in_8[47] => in_feedback_in_8[47].IN1
in_feedback_in_8[48] => in_feedback_in_8[48].IN1
in_feedback_in_8[49] => in_feedback_in_8[49].IN1
in_feedback_in_8[50] => in_feedback_in_8[50].IN1
in_feedback_in_8[51] => in_feedback_in_8[51].IN1
in_feedback_in_8[52] => in_feedback_in_8[52].IN1
in_feedback_in_8[53] => in_feedback_in_8[53].IN1
in_feedback_in_8[54] => in_feedback_in_8[54].IN1
in_feedback_in_8[55] => in_feedback_in_8[55].IN1
in_feedback_in_8[56] => in_feedback_in_8[56].IN1
in_feedback_in_8[57] => in_feedback_in_8[57].IN1
in_feedback_in_8[58] => in_feedback_in_8[58].IN1
in_feedback_in_8[59] => in_feedback_in_8[59].IN1
in_feedback_in_8[60] => in_feedback_in_8[60].IN1
in_feedback_in_8[61] => in_feedback_in_8[61].IN1
in_feedback_in_8[62] => in_feedback_in_8[62].IN1
in_feedback_in_8[63] => in_feedback_in_8[63].IN1
in_feedback_valid_in_8[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_8[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_data_in[6] => element_extension2_q[6].IN1
in_data_in[7] => element_extension2_q[7].IN1
in_data_in[8] => element_extension2_q[8].IN1
in_data_in[9] => element_extension2_q[9].IN1
in_data_in[10] => element_extension2_q[10].IN1
in_data_in[11] => element_extension2_q[11].IN1
in_data_in[12] => element_extension2_q[12].IN1
in_data_in[13] => element_extension2_q[13].IN1
in_data_in[14] => element_extension2_q[14].IN1
in_data_in[15] => element_extension2_q[15].IN1
in_data_in[16] => element_extension2_q[16].IN1
in_data_in[17] => element_extension2_q[17].IN1
in_data_in[18] => element_extension2_q[18].IN1
in_data_in[19] => element_extension2_q[19].IN1
in_data_in[20] => element_extension2_q[20].IN1
in_data_in[21] => element_extension2_q[21].IN1
in_data_in[22] => element_extension2_q[22].IN1
in_data_in[23] => element_extension2_q[23].IN1
in_data_in[24] => element_extension2_q[24].IN1
in_data_in[25] => element_extension2_q[25].IN1
in_data_in[26] => element_extension2_q[26].IN1
in_data_in[27] => element_extension2_q[27].IN1
in_data_in[28] => element_extension2_q[28].IN1
in_data_in[29] => element_extension2_q[29].IN1
in_data_in[30] => element_extension2_q[30].IN1
in_data_in[31] => element_extension2_q[31].IN1
in_data_in[32] => element_extension2_q[32].IN1
in_dir[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian7|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
data_in[32] => data_out.DATAA
data_in[33] => data_out.DATAA
data_in[34] => data_out.DATAA
data_in[35] => data_out.DATAA
data_in[36] => data_out.DATAA
data_in[37] => data_out.DATAA
data_in[38] => data_out.DATAA
data_in[39] => data_out.DATAA
data_in[40] => data_out.DATAA
data_in[41] => data_out.DATAA
data_in[42] => data_out.DATAA
data_in[43] => data_out.DATAA
data_in[44] => data_out.DATAA
data_in[45] => data_out.DATAA
data_in[46] => data_out.DATAA
data_in[47] => data_out.DATAA
data_in[48] => data_out.DATAA
data_in[49] => data_out.DATAA
data_in[50] => data_out.DATAA
data_in[51] => data_out.DATAA
data_in[52] => data_out.DATAA
data_in[53] => data_out.DATAA
data_in[54] => data_out.DATAA
data_in[55] => data_out.DATAA
data_in[56] => data_out.DATAA
data_in[57] => data_out.DATAA
data_in[58] => data_out.DATAA
data_in[59] => data_out.DATAA
data_in[60] => data_out.DATAA
data_in[61] => data_out.DATAA
data_in[62] => data_out.DATAA
data_in[63] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_in[32] => data_out.DATAB
feedback_in[33] => data_out.DATAB
feedback_in[34] => data_out.DATAB
feedback_in[35] => data_out.DATAB
feedback_in[36] => data_out.DATAB
feedback_in[37] => data_out.DATAB
feedback_in[38] => data_out.DATAB
feedback_in[39] => data_out.DATAB
feedback_in[40] => data_out.DATAB
feedback_in[41] => data_out.DATAB
feedback_in[42] => data_out.DATAB
feedback_in[43] => data_out.DATAB
feedback_in[44] => data_out.DATAB
feedback_in[45] => data_out.DATAB
feedback_in[46] => data_out.DATAB
feedback_in[47] => data_out.DATAB
feedback_in[48] => data_out.DATAB
feedback_in[49] => data_out.DATAB
feedback_in[50] => data_out.DATAB
feedback_in[51] => data_out.DATAB
feedback_in[52] => data_out.DATAB
feedback_in[53] => data_out.DATAB
feedback_in[54] => data_out.DATAB
feedback_in[55] => data_out.DATAB
feedback_in[56] => data_out.DATAB
feedback_in[57] => data_out.DATAB
feedback_in[58] => data_out.DATAB
feedback_in[59] => data_out.DATAB
feedback_in[60] => data_out.DATAB
feedback_in[61] => data_out.DATAB
feedback_in[62] => data_out.DATAB
feedback_in[63] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian7|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24527_0:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian14
out_dest_data_out_8_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1.valid_out
in_intel_reserved_ffwd_8_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24527_0:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian14|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.DATAIN
stall_out <= <GND>
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24527_0:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian14|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i32_add24_0:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian3
out_dest_data_out_7_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_dest_data_out_7_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.valid_out
in_intel_reserved_ffwd_7_0[0] => in_intel_reserved_ffwd_7_0[0].IN1
in_intel_reserved_ffwd_7_0[1] => in_intel_reserved_ffwd_7_0[1].IN1
in_intel_reserved_ffwd_7_0[2] => in_intel_reserved_ffwd_7_0[2].IN1
in_intel_reserved_ffwd_7_0[3] => in_intel_reserved_ffwd_7_0[3].IN1
in_intel_reserved_ffwd_7_0[4] => in_intel_reserved_ffwd_7_0[4].IN1
in_intel_reserved_ffwd_7_0[5] => in_intel_reserved_ffwd_7_0[5].IN1
in_intel_reserved_ffwd_7_0[6] => in_intel_reserved_ffwd_7_0[6].IN1
in_intel_reserved_ffwd_7_0[7] => in_intel_reserved_ffwd_7_0[7].IN1
in_intel_reserved_ffwd_7_0[8] => in_intel_reserved_ffwd_7_0[8].IN1
in_intel_reserved_ffwd_7_0[9] => in_intel_reserved_ffwd_7_0[9].IN1
in_intel_reserved_ffwd_7_0[10] => in_intel_reserved_ffwd_7_0[10].IN1
in_intel_reserved_ffwd_7_0[11] => in_intel_reserved_ffwd_7_0[11].IN1
in_intel_reserved_ffwd_7_0[12] => in_intel_reserved_ffwd_7_0[12].IN1
in_intel_reserved_ffwd_7_0[13] => in_intel_reserved_ffwd_7_0[13].IN1
in_intel_reserved_ffwd_7_0[14] => in_intel_reserved_ffwd_7_0[14].IN1
in_intel_reserved_ffwd_7_0[15] => in_intel_reserved_ffwd_7_0[15].IN1
in_intel_reserved_ffwd_7_0[16] => in_intel_reserved_ffwd_7_0[16].IN1
in_intel_reserved_ffwd_7_0[17] => in_intel_reserved_ffwd_7_0[17].IN1
in_intel_reserved_ffwd_7_0[18] => in_intel_reserved_ffwd_7_0[18].IN1
in_intel_reserved_ffwd_7_0[19] => in_intel_reserved_ffwd_7_0[19].IN1
in_intel_reserved_ffwd_7_0[20] => in_intel_reserved_ffwd_7_0[20].IN1
in_intel_reserved_ffwd_7_0[21] => in_intel_reserved_ffwd_7_0[21].IN1
in_intel_reserved_ffwd_7_0[22] => in_intel_reserved_ffwd_7_0[22].IN1
in_intel_reserved_ffwd_7_0[23] => in_intel_reserved_ffwd_7_0[23].IN1
in_intel_reserved_ffwd_7_0[24] => in_intel_reserved_ffwd_7_0[24].IN1
in_intel_reserved_ffwd_7_0[25] => in_intel_reserved_ffwd_7_0[25].IN1
in_intel_reserved_ffwd_7_0[26] => in_intel_reserved_ffwd_7_0[26].IN1
in_intel_reserved_ffwd_7_0[27] => in_intel_reserved_ffwd_7_0[27].IN1
in_intel_reserved_ffwd_7_0[28] => in_intel_reserved_ffwd_7_0[28].IN1
in_intel_reserved_ffwd_7_0[29] => in_intel_reserved_ffwd_7_0[29].IN1
in_intel_reserved_ffwd_7_0[30] => in_intel_reserved_ffwd_7_0[30].IN1
in_intel_reserved_ffwd_7_0[31] => in_intel_reserved_ffwd_7_0[31].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i32_add24_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i32_add24_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i32_add24_0:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian3|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
valid_in => valid_out.DATAIN
stall_out <= <GND>
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_ffwd_dest_i32_add24_0:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian3|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_i_046_push9_0:thei_llvm_fpga_push_i32_i_046_push9_gaussian21
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.valid_out
in_feedback_stall_in_9[0] => i_llvm_fpga_push_i32_i_046_push9_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_9[0] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[1] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[2] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[3] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[4] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[5] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[6] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[7] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[8] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[9] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[10] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[11] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[12] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[13] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[14] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[15] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[16] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[17] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[18] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[19] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[20] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[21] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[22] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[23] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[24] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[25] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[26] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[27] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[28] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[29] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[30] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_out_9[31] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_out
out_feedback_valid_out_9[0] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_i_046_push9_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_unnamed_gaussian20[0] => i_llvm_fpga_push_i32_i_046_push9_gaussian1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_i_046_push9_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_i_046_push9_0:thei_llvm_fpga_push_i32_i_046_push9_gaussian21|acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_i_046_push9_0:thei_llvm_fpga_push_i32_i_046_push9_gaussian21|acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_i_046_push9_0:thei_llvm_fpga_push_i32_i_046_push9_gaussian21|acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i32_i_046_push9_0:thei_llvm_fpga_push_i32_i_046_push9_gaussian21|acl_push:thei_llvm_fpga_push_i32_i_046_push9_gaussian1|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i32_i_046_pop9_0:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian4
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.valid_out
in_feedback_in_9[0] => in_feedback_in_9[0].IN1
in_feedback_in_9[1] => in_feedback_in_9[1].IN1
in_feedback_in_9[2] => in_feedback_in_9[2].IN1
in_feedback_in_9[3] => in_feedback_in_9[3].IN1
in_feedback_in_9[4] => in_feedback_in_9[4].IN1
in_feedback_in_9[5] => in_feedback_in_9[5].IN1
in_feedback_in_9[6] => in_feedback_in_9[6].IN1
in_feedback_in_9[7] => in_feedback_in_9[7].IN1
in_feedback_in_9[8] => in_feedback_in_9[8].IN1
in_feedback_in_9[9] => in_feedback_in_9[9].IN1
in_feedback_in_9[10] => in_feedback_in_9[10].IN1
in_feedback_in_9[11] => in_feedback_in_9[11].IN1
in_feedback_in_9[12] => in_feedback_in_9[12].IN1
in_feedback_in_9[13] => in_feedback_in_9[13].IN1
in_feedback_in_9[14] => in_feedback_in_9[14].IN1
in_feedback_in_9[15] => in_feedback_in_9[15].IN1
in_feedback_in_9[16] => in_feedback_in_9[16].IN1
in_feedback_in_9[17] => in_feedback_in_9[17].IN1
in_feedback_in_9[18] => in_feedback_in_9[18].IN1
in_feedback_in_9[19] => in_feedback_in_9[19].IN1
in_feedback_in_9[20] => in_feedback_in_9[20].IN1
in_feedback_in_9[21] => in_feedback_in_9[21].IN1
in_feedback_in_9[22] => in_feedback_in_9[22].IN1
in_feedback_in_9[23] => in_feedback_in_9[23].IN1
in_feedback_in_9[24] => in_feedback_in_9[24].IN1
in_feedback_in_9[25] => in_feedback_in_9[25].IN1
in_feedback_in_9[26] => in_feedback_in_9[26].IN1
in_feedback_in_9[27] => in_feedback_in_9[27].IN1
in_feedback_in_9[28] => in_feedback_in_9[28].IN1
in_feedback_in_9[29] => in_feedback_in_9[29].IN1
in_feedback_in_9[30] => in_feedback_in_9[30].IN1
in_feedback_in_9[31] => in_feedback_in_9[31].IN1
in_feedback_valid_in_9[0] => i_llvm_fpga_pop_i32_i_046_pop9_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_9[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_i_046_pop9_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_i_046_pop9_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_i_046_pop9_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_i_046_pop9_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i32_i_046_pop9_0:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian4|acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pop_i32_i_046_pop9_0:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian4|acl_pop:thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i1_notexitcond37_0:thei_llvm_fpga_push_i1_notexitcond37_gaussian17
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond37_gaussian1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond37_gaussian1.valid_out
in_feedback_stall_in_5[0] => i_llvm_fpga_push_i1_notexitcond37_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond37_gaussian1.feedback_out
out_feedback_valid_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond37_gaussian1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond37_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond37_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond37_gaussian1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond37_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i1_notexitcond37_0:thei_llvm_fpga_push_i1_notexitcond37_gaussian17|acl_push:thei_llvm_fpga_push_i1_notexitcond37_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
feedback_stall_in => consumed_upstream.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i1_notexitcond37_0:thei_llvm_fpga_push_i1_notexitcond37_gaussian17|acl_push:thei_llvm_fpga_push_i1_notexitcond37_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going36_gaussian1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going36_gaussian1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_sfc_logic_s_c0_in_for_body4_s_c0_enter607_gaussian0:thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going36_0:thei_llvm_fpga_pipeline_keep_going36_gaussian2|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x
out_data_out_0_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_0_tpl
out_data_out_1_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[1] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[2] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[3] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[4] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[5] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[6] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[7] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[8] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[9] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[10] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[11] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[12] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[13] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[14] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[15] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[16] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[17] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[18] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[19] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[20] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[21] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[22] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[23] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[24] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[25] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[26] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[27] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[28] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[29] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[30] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_1_tpl[31] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_2_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_2_tpl
out_data_out_3_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_4_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[1] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[2] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[3] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[4] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[5] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[6] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[7] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[8] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[9] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[10] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[11] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[12] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[13] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[14] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[15] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[16] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[17] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[18] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[19] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[20] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[21] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[22] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[23] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[24] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[25] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[26] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[27] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[28] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[29] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[30] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_4_tpl[31] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_4_tpl
out_data_out_5_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_5_tpl
out_data_out_6_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[1] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[2] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[3] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[4] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[5] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[6] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[7] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[8] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[9] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[10] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[11] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[12] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[13] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[14] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[15] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[16] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[17] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[18] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[19] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[20] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[21] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[22] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[23] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[24] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[25] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[26] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[27] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[28] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[29] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[30] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_data_out_6_tpl[31] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_data_6_tpl
out_valid_out[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x.out_o_valid
in_mask_valid[0] => ~NO_FANOUT~
in_data_in_0_tpl[0] => in_data_in_0_tpl[0].IN1
in_data_in_1_tpl[0] => in_data_in_1_tpl[0].IN1
in_data_in_1_tpl[1] => in_data_in_1_tpl[1].IN1
in_data_in_1_tpl[2] => in_data_in_1_tpl[2].IN1
in_data_in_1_tpl[3] => in_data_in_1_tpl[3].IN1
in_data_in_1_tpl[4] => in_data_in_1_tpl[4].IN1
in_data_in_1_tpl[5] => in_data_in_1_tpl[5].IN1
in_data_in_1_tpl[6] => in_data_in_1_tpl[6].IN1
in_data_in_1_tpl[7] => in_data_in_1_tpl[7].IN1
in_data_in_1_tpl[8] => in_data_in_1_tpl[8].IN1
in_data_in_1_tpl[9] => in_data_in_1_tpl[9].IN1
in_data_in_1_tpl[10] => in_data_in_1_tpl[10].IN1
in_data_in_1_tpl[11] => in_data_in_1_tpl[11].IN1
in_data_in_1_tpl[12] => in_data_in_1_tpl[12].IN1
in_data_in_1_tpl[13] => in_data_in_1_tpl[13].IN1
in_data_in_1_tpl[14] => in_data_in_1_tpl[14].IN1
in_data_in_1_tpl[15] => in_data_in_1_tpl[15].IN1
in_data_in_1_tpl[16] => in_data_in_1_tpl[16].IN1
in_data_in_1_tpl[17] => in_data_in_1_tpl[17].IN1
in_data_in_1_tpl[18] => in_data_in_1_tpl[18].IN1
in_data_in_1_tpl[19] => in_data_in_1_tpl[19].IN1
in_data_in_1_tpl[20] => in_data_in_1_tpl[20].IN1
in_data_in_1_tpl[21] => in_data_in_1_tpl[21].IN1
in_data_in_1_tpl[22] => in_data_in_1_tpl[22].IN1
in_data_in_1_tpl[23] => in_data_in_1_tpl[23].IN1
in_data_in_1_tpl[24] => in_data_in_1_tpl[24].IN1
in_data_in_1_tpl[25] => in_data_in_1_tpl[25].IN1
in_data_in_1_tpl[26] => in_data_in_1_tpl[26].IN1
in_data_in_1_tpl[27] => in_data_in_1_tpl[27].IN1
in_data_in_1_tpl[28] => in_data_in_1_tpl[28].IN1
in_data_in_1_tpl[29] => in_data_in_1_tpl[29].IN1
in_data_in_1_tpl[30] => in_data_in_1_tpl[30].IN1
in_data_in_1_tpl[31] => in_data_in_1_tpl[31].IN1
in_data_in_2_tpl[0] => in_data_in_2_tpl[0].IN1
in_data_in_3_tpl[0] => in_data_in_3_tpl[0].IN1
in_data_in_4_tpl[0] => in_data_in_4_tpl[0].IN1
in_data_in_4_tpl[1] => in_data_in_4_tpl[1].IN1
in_data_in_4_tpl[2] => in_data_in_4_tpl[2].IN1
in_data_in_4_tpl[3] => in_data_in_4_tpl[3].IN1
in_data_in_4_tpl[4] => in_data_in_4_tpl[4].IN1
in_data_in_4_tpl[5] => in_data_in_4_tpl[5].IN1
in_data_in_4_tpl[6] => in_data_in_4_tpl[6].IN1
in_data_in_4_tpl[7] => in_data_in_4_tpl[7].IN1
in_data_in_4_tpl[8] => in_data_in_4_tpl[8].IN1
in_data_in_4_tpl[9] => in_data_in_4_tpl[9].IN1
in_data_in_4_tpl[10] => in_data_in_4_tpl[10].IN1
in_data_in_4_tpl[11] => in_data_in_4_tpl[11].IN1
in_data_in_4_tpl[12] => in_data_in_4_tpl[12].IN1
in_data_in_4_tpl[13] => in_data_in_4_tpl[13].IN1
in_data_in_4_tpl[14] => in_data_in_4_tpl[14].IN1
in_data_in_4_tpl[15] => in_data_in_4_tpl[15].IN1
in_data_in_4_tpl[16] => in_data_in_4_tpl[16].IN1
in_data_in_4_tpl[17] => in_data_in_4_tpl[17].IN1
in_data_in_4_tpl[18] => in_data_in_4_tpl[18].IN1
in_data_in_4_tpl[19] => in_data_in_4_tpl[19].IN1
in_data_in_4_tpl[20] => in_data_in_4_tpl[20].IN1
in_data_in_4_tpl[21] => in_data_in_4_tpl[21].IN1
in_data_in_4_tpl[22] => in_data_in_4_tpl[22].IN1
in_data_in_4_tpl[23] => in_data_in_4_tpl[23].IN1
in_data_in_4_tpl[24] => in_data_in_4_tpl[24].IN1
in_data_in_4_tpl[25] => in_data_in_4_tpl[25].IN1
in_data_in_4_tpl[26] => in_data_in_4_tpl[26].IN1
in_data_in_4_tpl[27] => in_data_in_4_tpl[27].IN1
in_data_in_4_tpl[28] => in_data_in_4_tpl[28].IN1
in_data_in_4_tpl[29] => in_data_in_4_tpl[29].IN1
in_data_in_4_tpl[30] => in_data_in_4_tpl[30].IN1
in_data_in_4_tpl[31] => in_data_in_4_tpl[31].IN1
in_data_in_5_tpl[0] => in_data_in_5_tpl[0].IN1
in_data_in_6_tpl[0] => in_data_in_6_tpl[0].IN1
in_data_in_6_tpl[1] => in_data_in_6_tpl[1].IN1
in_data_in_6_tpl[2] => in_data_in_6_tpl[2].IN1
in_data_in_6_tpl[3] => in_data_in_6_tpl[3].IN1
in_data_in_6_tpl[4] => in_data_in_6_tpl[4].IN1
in_data_in_6_tpl[5] => in_data_in_6_tpl[5].IN1
in_data_in_6_tpl[6] => in_data_in_6_tpl[6].IN1
in_data_in_6_tpl[7] => in_data_in_6_tpl[7].IN1
in_data_in_6_tpl[8] => in_data_in_6_tpl[8].IN1
in_data_in_6_tpl[9] => in_data_in_6_tpl[9].IN1
in_data_in_6_tpl[10] => in_data_in_6_tpl[10].IN1
in_data_in_6_tpl[11] => in_data_in_6_tpl[11].IN1
in_data_in_6_tpl[12] => in_data_in_6_tpl[12].IN1
in_data_in_6_tpl[13] => in_data_in_6_tpl[13].IN1
in_data_in_6_tpl[14] => in_data_in_6_tpl[14].IN1
in_data_in_6_tpl[15] => in_data_in_6_tpl[15].IN1
in_data_in_6_tpl[16] => in_data_in_6_tpl[16].IN1
in_data_in_6_tpl[17] => in_data_in_6_tpl[17].IN1
in_data_in_6_tpl[18] => in_data_in_6_tpl[18].IN1
in_data_in_6_tpl[19] => in_data_in_6_tpl[19].IN1
in_data_in_6_tpl[20] => in_data_in_6_tpl[20].IN1
in_data_in_6_tpl[21] => in_data_in_6_tpl[21].IN1
in_data_in_6_tpl[22] => in_data_in_6_tpl[22].IN1
in_data_in_6_tpl[23] => in_data_in_6_tpl[23].IN1
in_data_in_6_tpl[24] => in_data_in_6_tpl[24].IN1
in_data_in_6_tpl[25] => in_data_in_6_tpl[25].IN1
in_data_in_6_tpl[26] => in_data_in_6_tpl[26].IN1
in_data_in_6_tpl[27] => in_data_in_6_tpl[27].IN1
in_data_in_6_tpl[28] => in_data_in_6_tpl[28].IN1
in_data_in_6_tpl[29] => in_data_in_6_tpl[29].IN1
in_data_in_6_tpl[30] => in_data_in_6_tpl[30].IN1
in_data_in_6_tpl[31] => in_data_in_6_tpl[31].IN1
in_input_accepted[0] => in_input_accepted[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
in_stall_in[0] => in_stall_in[0].IN1
out_stall_entry[0] <= stall_out_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x
out_o_almost_full[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_almost_full
out_o_data_0_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[1] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[2] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[3] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[4] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[5] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[6] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[7] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[8] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[9] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[10] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[11] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[12] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[13] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[14] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[15] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[16] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[17] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[18] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[19] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[20] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[21] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[22] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[23] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[24] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[25] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[26] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[27] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[28] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[29] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[30] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_1_tpl[31] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_2_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_3_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[1] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[2] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[3] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[4] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[5] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[6] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[7] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[8] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[9] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[10] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[11] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[12] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[13] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[14] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[15] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[16] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[17] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[18] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[19] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[20] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[21] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[22] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[23] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[24] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[25] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[26] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[27] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[28] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[29] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[30] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_4_tpl[31] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_5_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[1] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[2] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[3] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[4] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[5] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[6] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[7] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[8] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[9] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[10] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[11] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[12] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[13] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[14] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[15] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[16] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[17] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[18] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[19] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[20] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[21] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[22] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[23] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[24] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[25] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[26] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[27] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[28] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[29] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[30] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_data_6_tpl[31] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_data
out_o_valid[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_valid
in_i_data_0_tpl[0] => dsdk_ip_adapt_bitjoin1_q[0].IN1
in_i_data_1_tpl[0] => dsdk_ip_adapt_bitjoin1_q[32].IN1
in_i_data_1_tpl[1] => dsdk_ip_adapt_bitjoin1_q[33].IN1
in_i_data_1_tpl[2] => dsdk_ip_adapt_bitjoin1_q[34].IN1
in_i_data_1_tpl[3] => dsdk_ip_adapt_bitjoin1_q[35].IN1
in_i_data_1_tpl[4] => dsdk_ip_adapt_bitjoin1_q[36].IN1
in_i_data_1_tpl[5] => dsdk_ip_adapt_bitjoin1_q[37].IN1
in_i_data_1_tpl[6] => dsdk_ip_adapt_bitjoin1_q[38].IN1
in_i_data_1_tpl[7] => dsdk_ip_adapt_bitjoin1_q[39].IN1
in_i_data_1_tpl[8] => dsdk_ip_adapt_bitjoin1_q[40].IN1
in_i_data_1_tpl[9] => dsdk_ip_adapt_bitjoin1_q[41].IN1
in_i_data_1_tpl[10] => dsdk_ip_adapt_bitjoin1_q[42].IN1
in_i_data_1_tpl[11] => dsdk_ip_adapt_bitjoin1_q[43].IN1
in_i_data_1_tpl[12] => dsdk_ip_adapt_bitjoin1_q[44].IN1
in_i_data_1_tpl[13] => dsdk_ip_adapt_bitjoin1_q[45].IN1
in_i_data_1_tpl[14] => dsdk_ip_adapt_bitjoin1_q[46].IN1
in_i_data_1_tpl[15] => dsdk_ip_adapt_bitjoin1_q[47].IN1
in_i_data_1_tpl[16] => dsdk_ip_adapt_bitjoin1_q[48].IN1
in_i_data_1_tpl[17] => dsdk_ip_adapt_bitjoin1_q[49].IN1
in_i_data_1_tpl[18] => dsdk_ip_adapt_bitjoin1_q[50].IN1
in_i_data_1_tpl[19] => dsdk_ip_adapt_bitjoin1_q[51].IN1
in_i_data_1_tpl[20] => dsdk_ip_adapt_bitjoin1_q[52].IN1
in_i_data_1_tpl[21] => dsdk_ip_adapt_bitjoin1_q[53].IN1
in_i_data_1_tpl[22] => dsdk_ip_adapt_bitjoin1_q[54].IN1
in_i_data_1_tpl[23] => dsdk_ip_adapt_bitjoin1_q[55].IN1
in_i_data_1_tpl[24] => dsdk_ip_adapt_bitjoin1_q[56].IN1
in_i_data_1_tpl[25] => dsdk_ip_adapt_bitjoin1_q[57].IN1
in_i_data_1_tpl[26] => dsdk_ip_adapt_bitjoin1_q[58].IN1
in_i_data_1_tpl[27] => dsdk_ip_adapt_bitjoin1_q[59].IN1
in_i_data_1_tpl[28] => dsdk_ip_adapt_bitjoin1_q[60].IN1
in_i_data_1_tpl[29] => dsdk_ip_adapt_bitjoin1_q[61].IN1
in_i_data_1_tpl[30] => dsdk_ip_adapt_bitjoin1_q[62].IN1
in_i_data_1_tpl[31] => dsdk_ip_adapt_bitjoin1_q[63].IN1
in_i_data_2_tpl[0] => dsdk_ip_adapt_bitjoin1_q[64].IN1
in_i_data_3_tpl[0] => dsdk_ip_adapt_bitjoin1_q[72].IN1
in_i_data_4_tpl[0] => dsdk_ip_adapt_bitjoin1_q[96].IN1
in_i_data_4_tpl[1] => dsdk_ip_adapt_bitjoin1_q[97].IN1
in_i_data_4_tpl[2] => dsdk_ip_adapt_bitjoin1_q[98].IN1
in_i_data_4_tpl[3] => dsdk_ip_adapt_bitjoin1_q[99].IN1
in_i_data_4_tpl[4] => dsdk_ip_adapt_bitjoin1_q[100].IN1
in_i_data_4_tpl[5] => dsdk_ip_adapt_bitjoin1_q[101].IN1
in_i_data_4_tpl[6] => dsdk_ip_adapt_bitjoin1_q[102].IN1
in_i_data_4_tpl[7] => dsdk_ip_adapt_bitjoin1_q[103].IN1
in_i_data_4_tpl[8] => dsdk_ip_adapt_bitjoin1_q[104].IN1
in_i_data_4_tpl[9] => dsdk_ip_adapt_bitjoin1_q[105].IN1
in_i_data_4_tpl[10] => dsdk_ip_adapt_bitjoin1_q[106].IN1
in_i_data_4_tpl[11] => dsdk_ip_adapt_bitjoin1_q[107].IN1
in_i_data_4_tpl[12] => dsdk_ip_adapt_bitjoin1_q[108].IN1
in_i_data_4_tpl[13] => dsdk_ip_adapt_bitjoin1_q[109].IN1
in_i_data_4_tpl[14] => dsdk_ip_adapt_bitjoin1_q[110].IN1
in_i_data_4_tpl[15] => dsdk_ip_adapt_bitjoin1_q[111].IN1
in_i_data_4_tpl[16] => dsdk_ip_adapt_bitjoin1_q[112].IN1
in_i_data_4_tpl[17] => dsdk_ip_adapt_bitjoin1_q[113].IN1
in_i_data_4_tpl[18] => dsdk_ip_adapt_bitjoin1_q[114].IN1
in_i_data_4_tpl[19] => dsdk_ip_adapt_bitjoin1_q[115].IN1
in_i_data_4_tpl[20] => dsdk_ip_adapt_bitjoin1_q[116].IN1
in_i_data_4_tpl[21] => dsdk_ip_adapt_bitjoin1_q[117].IN1
in_i_data_4_tpl[22] => dsdk_ip_adapt_bitjoin1_q[118].IN1
in_i_data_4_tpl[23] => dsdk_ip_adapt_bitjoin1_q[119].IN1
in_i_data_4_tpl[24] => dsdk_ip_adapt_bitjoin1_q[120].IN1
in_i_data_4_tpl[25] => dsdk_ip_adapt_bitjoin1_q[121].IN1
in_i_data_4_tpl[26] => dsdk_ip_adapt_bitjoin1_q[122].IN1
in_i_data_4_tpl[27] => dsdk_ip_adapt_bitjoin1_q[123].IN1
in_i_data_4_tpl[28] => dsdk_ip_adapt_bitjoin1_q[124].IN1
in_i_data_4_tpl[29] => dsdk_ip_adapt_bitjoin1_q[125].IN1
in_i_data_4_tpl[30] => dsdk_ip_adapt_bitjoin1_q[126].IN1
in_i_data_4_tpl[31] => dsdk_ip_adapt_bitjoin1_q[127].IN1
in_i_data_5_tpl[0] => dsdk_ip_adapt_bitjoin1_q[128].IN1
in_i_data_6_tpl[0] => dsdk_ip_adapt_bitjoin1_q[160].IN1
in_i_data_6_tpl[1] => dsdk_ip_adapt_bitjoin1_q[161].IN1
in_i_data_6_tpl[2] => dsdk_ip_adapt_bitjoin1_q[162].IN1
in_i_data_6_tpl[3] => dsdk_ip_adapt_bitjoin1_q[163].IN1
in_i_data_6_tpl[4] => dsdk_ip_adapt_bitjoin1_q[164].IN1
in_i_data_6_tpl[5] => dsdk_ip_adapt_bitjoin1_q[165].IN1
in_i_data_6_tpl[6] => dsdk_ip_adapt_bitjoin1_q[166].IN1
in_i_data_6_tpl[7] => dsdk_ip_adapt_bitjoin1_q[167].IN1
in_i_data_6_tpl[8] => dsdk_ip_adapt_bitjoin1_q[168].IN1
in_i_data_6_tpl[9] => dsdk_ip_adapt_bitjoin1_q[169].IN1
in_i_data_6_tpl[10] => dsdk_ip_adapt_bitjoin1_q[170].IN1
in_i_data_6_tpl[11] => dsdk_ip_adapt_bitjoin1_q[171].IN1
in_i_data_6_tpl[12] => dsdk_ip_adapt_bitjoin1_q[172].IN1
in_i_data_6_tpl[13] => dsdk_ip_adapt_bitjoin1_q[173].IN1
in_i_data_6_tpl[14] => dsdk_ip_adapt_bitjoin1_q[174].IN1
in_i_data_6_tpl[15] => dsdk_ip_adapt_bitjoin1_q[175].IN1
in_i_data_6_tpl[16] => dsdk_ip_adapt_bitjoin1_q[176].IN1
in_i_data_6_tpl[17] => dsdk_ip_adapt_bitjoin1_q[177].IN1
in_i_data_6_tpl[18] => dsdk_ip_adapt_bitjoin1_q[178].IN1
in_i_data_6_tpl[19] => dsdk_ip_adapt_bitjoin1_q[179].IN1
in_i_data_6_tpl[20] => dsdk_ip_adapt_bitjoin1_q[180].IN1
in_i_data_6_tpl[21] => dsdk_ip_adapt_bitjoin1_q[181].IN1
in_i_data_6_tpl[22] => dsdk_ip_adapt_bitjoin1_q[182].IN1
in_i_data_6_tpl[23] => dsdk_ip_adapt_bitjoin1_q[183].IN1
in_i_data_6_tpl[24] => dsdk_ip_adapt_bitjoin1_q[184].IN1
in_i_data_6_tpl[25] => dsdk_ip_adapt_bitjoin1_q[185].IN1
in_i_data_6_tpl[26] => dsdk_ip_adapt_bitjoin1_q[186].IN1
in_i_data_6_tpl[27] => dsdk_ip_adapt_bitjoin1_q[187].IN1
in_i_data_6_tpl[28] => dsdk_ip_adapt_bitjoin1_q[188].IN1
in_i_data_6_tpl[29] => dsdk_ip_adapt_bitjoin1_q[189].IN1
in_i_data_6_tpl[30] => dsdk_ip_adapt_bitjoin1_q[190].IN1
in_i_data_6_tpl[31] => dsdk_ip_adapt_bitjoin1_q[191].IN1
in_i_valid[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0_i_valid_bitsignaltemp.IN1
in_i_stall[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0.o_stall
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
i_data[35] => data_in[35].IN1
i_data[36] => data_in[36].IN1
i_data[37] => data_in[37].IN1
i_data[38] => data_in[38].IN1
i_data[39] => data_in[39].IN1
i_data[40] => data_in[40].IN1
i_data[41] => data_in[41].IN1
i_data[42] => data_in[42].IN1
i_data[43] => data_in[43].IN1
i_data[44] => data_in[44].IN1
i_data[45] => data_in[45].IN1
i_data[46] => data_in[46].IN1
i_data[47] => data_in[47].IN1
i_data[48] => data_in[48].IN1
i_data[49] => data_in[49].IN1
i_data[50] => data_in[50].IN1
i_data[51] => data_in[51].IN1
i_data[52] => data_in[52].IN1
i_data[53] => data_in[53].IN1
i_data[54] => data_in[54].IN1
i_data[55] => data_in[55].IN1
i_data[56] => data_in[56].IN1
i_data[57] => data_in[57].IN1
i_data[58] => data_in[58].IN1
i_data[59] => data_in[59].IN1
i_data[60] => data_in[60].IN1
i_data[61] => data_in[61].IN1
i_data[62] => data_in[62].IN1
i_data[63] => data_in[63].IN1
i_data[64] => data_in[64].IN1
i_data[65] => data_in[65].IN1
i_data[66] => data_in[66].IN1
i_data[67] => data_in[67].IN1
i_data[68] => data_in[68].IN1
i_data[69] => data_in[69].IN1
i_data[70] => data_in[70].IN1
i_data[71] => data_in[71].IN1
i_data[72] => data_in[72].IN1
i_data[73] => data_in[73].IN1
i_data[74] => data_in[74].IN1
i_data[75] => data_in[75].IN1
i_data[76] => data_in[76].IN1
i_data[77] => data_in[77].IN1
i_data[78] => data_in[78].IN1
i_data[79] => data_in[79].IN1
i_data[80] => data_in[80].IN1
i_data[81] => data_in[81].IN1
i_data[82] => data_in[82].IN1
i_data[83] => data_in[83].IN1
i_data[84] => data_in[84].IN1
i_data[85] => data_in[85].IN1
i_data[86] => data_in[86].IN1
i_data[87] => data_in[87].IN1
i_data[88] => data_in[88].IN1
i_data[89] => data_in[89].IN1
i_data[90] => data_in[90].IN1
i_data[91] => data_in[91].IN1
i_data[92] => data_in[92].IN1
i_data[93] => data_in[93].IN1
i_data[94] => data_in[94].IN1
i_data[95] => data_in[95].IN1
i_data[96] => data_in[96].IN1
i_data[97] => data_in[97].IN1
i_data[98] => data_in[98].IN1
i_data[99] => data_in[99].IN1
i_data[100] => data_in[100].IN1
i_data[101] => data_in[101].IN1
i_data[102] => data_in[102].IN1
i_data[103] => data_in[103].IN1
i_data[104] => data_in[104].IN1
i_data[105] => data_in[105].IN1
i_data[106] => data_in[106].IN1
i_data[107] => data_in[107].IN1
i_data[108] => data_in[108].IN1
i_data[109] => data_in[109].IN1
i_data[110] => data_in[110].IN1
i_data[111] => data_in[111].IN1
i_data[112] => data_in[112].IN1
i_data[113] => data_in[113].IN1
i_data[114] => data_in[114].IN1
i_data[115] => data_in[115].IN1
i_data[116] => data_in[116].IN1
i_data[117] => data_in[117].IN1
i_data[118] => data_in[118].IN1
i_data[119] => data_in[119].IN1
i_data[120] => data_in[120].IN1
i_data[121] => data_in[121].IN1
i_data[122] => data_in[122].IN1
i_data[123] => data_in[123].IN1
i_data[124] => data_in[124].IN1
i_data[125] => data_in[125].IN1
i_data[126] => data_in[126].IN1
i_data[127] => data_in[127].IN1
i_data[128] => data_in[128].IN1
i_data[129] => data_in[129].IN1
i_data[130] => data_in[130].IN1
i_data[131] => data_in[131].IN1
i_data[132] => data_in[132].IN1
i_data[133] => data_in[133].IN1
i_data[134] => data_in[134].IN1
i_data[135] => data_in[135].IN1
i_data[136] => data_in[136].IN1
i_data[137] => data_in[137].IN1
i_data[138] => data_in[138].IN1
i_data[139] => data_in[139].IN1
i_data[140] => data_in[140].IN1
i_data[141] => data_in[141].IN1
i_data[142] => data_in[142].IN1
i_data[143] => data_in[143].IN1
i_data[144] => data_in[144].IN1
i_data[145] => data_in[145].IN1
i_data[146] => data_in[146].IN1
i_data[147] => data_in[147].IN1
i_data[148] => data_in[148].IN1
i_data[149] => data_in[149].IN1
i_data[150] => data_in[150].IN1
i_data[151] => data_in[151].IN1
i_data[152] => data_in[152].IN1
i_data[153] => data_in[153].IN1
i_data[154] => data_in[154].IN1
i_data[155] => data_in[155].IN1
i_data[156] => data_in[156].IN1
i_data[157] => data_in[157].IN1
i_data[158] => data_in[158].IN1
i_data[159] => data_in[159].IN1
i_data[160] => data_in[160].IN1
i_data[161] => data_in[161].IN1
i_data[162] => data_in[162].IN1
i_data[163] => data_in[163].IN1
i_data[164] => data_in[164].IN1
i_data[165] => data_in[165].IN1
i_data[166] => data_in[166].IN1
i_data[167] => data_in[167].IN1
i_data[168] => data_in[168].IN1
i_data[169] => data_in[169].IN1
i_data[170] => data_in[170].IN1
i_data[171] => data_in[171].IN1
i_data[172] => data_in[172].IN1
i_data[173] => data_in[173].IN1
i_data[174] => data_in[174].IN1
i_data[175] => data_in[175].IN1
i_data[176] => data_in[176].IN1
i_data[177] => data_in[177].IN1
i_data[178] => data_in[178].IN1
i_data[179] => data_in[179].IN1
i_data[180] => data_in[180].IN1
i_data[181] => data_in[181].IN1
i_data[182] => data_in[182].IN1
i_data[183] => data_in[183].IN1
i_data[184] => data_in[184].IN1
i_data[185] => data_in[185].IN1
i_data[186] => data_in[186].IN1
i_data[187] => data_in[187].IN1
i_data[188] => data_in[188].IN1
i_data[189] => data_in[189].IN1
i_data[190] => data_in[190].IN1
i_data[191] => data_in[191].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[35] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[36] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[37] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[38] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[39] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[40] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[41] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[42] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[43] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[44] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[45] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[46] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[47] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[48] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[49] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[50] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[51] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[52] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[53] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[54] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[55] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[56] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[57] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[58] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[59] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[60] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[61] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[62] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[63] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[64] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[65] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[66] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[67] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[68] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[69] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[70] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[71] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[72] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[73] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[74] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[75] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[76] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[77] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[78] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[79] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[80] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[81] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[82] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[83] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[84] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[85] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[86] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[87] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[88] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[89] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[90] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[91] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[92] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[93] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[94] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[95] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[96] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[97] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[98] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[99] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[100] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[101] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[102] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[103] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[104] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[105] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[106] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[107] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[108] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[109] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[110] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[111] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[112] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[113] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[114] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[115] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[116] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[117] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[118] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[119] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[120] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[121] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[122] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[123] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[124] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[125] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[126] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[127] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[128] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[129] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[130] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[131] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[132] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[133] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[134] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[135] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[136] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[137] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[138] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[139] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[140] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[141] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[142] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[143] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[144] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[145] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[146] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[147] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[148] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[149] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[150] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[151] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[152] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[153] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[154] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[155] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[156] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[157] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[158] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[159] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[160] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[161] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[162] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[163] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[164] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[165] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[166] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[167] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[168] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[169] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[170] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[171] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[172] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[173] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[174] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[175] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[176] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[177] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[178] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[179] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[180] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[181] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[182] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[183] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[184] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[185] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[186] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[187] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[188] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[189] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[190] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[191] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_in[65] => data_in[65].IN1
data_in[66] => data_in[66].IN1
data_in[67] => data_in[67].IN1
data_in[68] => data_in[68].IN1
data_in[69] => data_in[69].IN1
data_in[70] => data_in[70].IN1
data_in[71] => data_in[71].IN1
data_in[72] => data_in[72].IN1
data_in[73] => data_in[73].IN1
data_in[74] => data_in[74].IN1
data_in[75] => data_in[75].IN1
data_in[76] => data_in[76].IN1
data_in[77] => data_in[77].IN1
data_in[78] => data_in[78].IN1
data_in[79] => data_in[79].IN1
data_in[80] => data_in[80].IN1
data_in[81] => data_in[81].IN1
data_in[82] => data_in[82].IN1
data_in[83] => data_in[83].IN1
data_in[84] => data_in[84].IN1
data_in[85] => data_in[85].IN1
data_in[86] => data_in[86].IN1
data_in[87] => data_in[87].IN1
data_in[88] => data_in[88].IN1
data_in[89] => data_in[89].IN1
data_in[90] => data_in[90].IN1
data_in[91] => data_in[91].IN1
data_in[92] => data_in[92].IN1
data_in[93] => data_in[93].IN1
data_in[94] => data_in[94].IN1
data_in[95] => data_in[95].IN1
data_in[96] => data_in[96].IN1
data_in[97] => data_in[97].IN1
data_in[98] => data_in[98].IN1
data_in[99] => data_in[99].IN1
data_in[100] => data_in[100].IN1
data_in[101] => data_in[101].IN1
data_in[102] => data_in[102].IN1
data_in[103] => data_in[103].IN1
data_in[104] => data_in[104].IN1
data_in[105] => data_in[105].IN1
data_in[106] => data_in[106].IN1
data_in[107] => data_in[107].IN1
data_in[108] => data_in[108].IN1
data_in[109] => data_in[109].IN1
data_in[110] => data_in[110].IN1
data_in[111] => data_in[111].IN1
data_in[112] => data_in[112].IN1
data_in[113] => data_in[113].IN1
data_in[114] => data_in[114].IN1
data_in[115] => data_in[115].IN1
data_in[116] => data_in[116].IN1
data_in[117] => data_in[117].IN1
data_in[118] => data_in[118].IN1
data_in[119] => data_in[119].IN1
data_in[120] => data_in[120].IN1
data_in[121] => data_in[121].IN1
data_in[122] => data_in[122].IN1
data_in[123] => data_in[123].IN1
data_in[124] => data_in[124].IN1
data_in[125] => data_in[125].IN1
data_in[126] => data_in[126].IN1
data_in[127] => data_in[127].IN1
data_in[128] => data_in[128].IN1
data_in[129] => data_in[129].IN1
data_in[130] => data_in[130].IN1
data_in[131] => data_in[131].IN1
data_in[132] => data_in[132].IN1
data_in[133] => data_in[133].IN1
data_in[134] => data_in[134].IN1
data_in[135] => data_in[135].IN1
data_in[136] => data_in[136].IN1
data_in[137] => data_in[137].IN1
data_in[138] => data_in[138].IN1
data_in[139] => data_in[139].IN1
data_in[140] => data_in[140].IN1
data_in[141] => data_in[141].IN1
data_in[142] => data_in[142].IN1
data_in[143] => data_in[143].IN1
data_in[144] => data_in[144].IN1
data_in[145] => data_in[145].IN1
data_in[146] => data_in[146].IN1
data_in[147] => data_in[147].IN1
data_in[148] => data_in[148].IN1
data_in[149] => data_in[149].IN1
data_in[150] => data_in[150].IN1
data_in[151] => data_in[151].IN1
data_in[152] => data_in[152].IN1
data_in[153] => data_in[153].IN1
data_in[154] => data_in[154].IN1
data_in[155] => data_in[155].IN1
data_in[156] => data_in[156].IN1
data_in[157] => data_in[157].IN1
data_in[158] => data_in[158].IN1
data_in[159] => data_in[159].IN1
data_in[160] => data_in[160].IN1
data_in[161] => data_in[161].IN1
data_in[162] => data_in[162].IN1
data_in[163] => data_in[163].IN1
data_in[164] => data_in[164].IN1
data_in[165] => data_in[165].IN1
data_in[166] => data_in[166].IN1
data_in[167] => data_in[167].IN1
data_in[168] => data_in[168].IN1
data_in[169] => data_in[169].IN1
data_in[170] => data_in[170].IN1
data_in[171] => data_in[171].IN1
data_in[172] => data_in[172].IN1
data_in[173] => data_in[173].IN1
data_in[174] => data_in[174].IN1
data_in[175] => data_in[175].IN1
data_in[176] => data_in[176].IN1
data_in[177] => data_in[177].IN1
data_in[178] => data_in[178].IN1
data_in[179] => data_in[179].IN1
data_in[180] => data_in[180].IN1
data_in[181] => data_in[181].IN1
data_in[182] => data_in[182].IN1
data_in[183] => data_in[183].IN1
data_in[184] => data_in[184].IN1
data_in[185] => data_in[185].IN1
data_in[186] => data_in[186].IN1
data_in[187] => data_in[187].IN1
data_in[188] => data_in[188].IN1
data_in[189] => data_in[189].IN1
data_in[190] => data_in[190].IN1
data_in[191] => data_in[191].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[32] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[33] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[34] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[35] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[36] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[37] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[38] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[39] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[40] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[41] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[42] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[43] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[44] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[45] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[46] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[47] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[48] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[49] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[50] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[51] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[52] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[53] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[54] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[55] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[56] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[57] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[58] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[59] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[60] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[61] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[62] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[63] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[64] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[65] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[66] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[67] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[68] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[69] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[70] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[71] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[72] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[73] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[74] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[75] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[76] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[77] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[78] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[79] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[80] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[81] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[82] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[83] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[84] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[85] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[86] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[87] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[88] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[89] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[90] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[91] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[92] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[93] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[94] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[95] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[96] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[97] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[98] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[99] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[100] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[101] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[102] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[103] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[104] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[105] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[106] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[107] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[108] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[109] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[110] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[111] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[112] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[113] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[114] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[115] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[116] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[117] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[118] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[119] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[120] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[121] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[122] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[123] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[124] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[125] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[126] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[127] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[128] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[129] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[130] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[131] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[132] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[133] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[134] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[135] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[136] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[137] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[138] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[139] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[140] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[141] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[142] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[143] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[144] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[145] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[146] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[147] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[148] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[149] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[150] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[151] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[152] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[153] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[154] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[155] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[156] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[157] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[158] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[159] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[160] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[161] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[162] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[163] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[164] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[165] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[166] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[167] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[168] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[169] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[170] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[171] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[172] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[173] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[174] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[175] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[176] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[177] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[178] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[179] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[180] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[181] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[182] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[183] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[184] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[185] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[186] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[187] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[188] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[189] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[190] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[191] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_5t32:auto_generated.wren
data[0] => dpram_5t32:auto_generated.data[0]
data[1] => dpram_5t32:auto_generated.data[1]
data[2] => dpram_5t32:auto_generated.data[2]
data[3] => dpram_5t32:auto_generated.data[3]
data[4] => dpram_5t32:auto_generated.data[4]
data[5] => dpram_5t32:auto_generated.data[5]
data[6] => dpram_5t32:auto_generated.data[6]
data[7] => dpram_5t32:auto_generated.data[7]
data[8] => dpram_5t32:auto_generated.data[8]
data[9] => dpram_5t32:auto_generated.data[9]
data[10] => dpram_5t32:auto_generated.data[10]
data[11] => dpram_5t32:auto_generated.data[11]
data[12] => dpram_5t32:auto_generated.data[12]
data[13] => dpram_5t32:auto_generated.data[13]
data[14] => dpram_5t32:auto_generated.data[14]
data[15] => dpram_5t32:auto_generated.data[15]
data[16] => dpram_5t32:auto_generated.data[16]
data[17] => dpram_5t32:auto_generated.data[17]
data[18] => dpram_5t32:auto_generated.data[18]
data[19] => dpram_5t32:auto_generated.data[19]
data[20] => dpram_5t32:auto_generated.data[20]
data[21] => dpram_5t32:auto_generated.data[21]
data[22] => dpram_5t32:auto_generated.data[22]
data[23] => dpram_5t32:auto_generated.data[23]
data[24] => dpram_5t32:auto_generated.data[24]
data[25] => dpram_5t32:auto_generated.data[25]
data[26] => dpram_5t32:auto_generated.data[26]
data[27] => dpram_5t32:auto_generated.data[27]
data[28] => dpram_5t32:auto_generated.data[28]
data[29] => dpram_5t32:auto_generated.data[29]
data[30] => dpram_5t32:auto_generated.data[30]
data[31] => dpram_5t32:auto_generated.data[31]
data[32] => dpram_5t32:auto_generated.data[32]
data[33] => dpram_5t32:auto_generated.data[33]
data[34] => dpram_5t32:auto_generated.data[34]
data[35] => dpram_5t32:auto_generated.data[35]
data[36] => dpram_5t32:auto_generated.data[36]
data[37] => dpram_5t32:auto_generated.data[37]
data[38] => dpram_5t32:auto_generated.data[38]
data[39] => dpram_5t32:auto_generated.data[39]
data[40] => dpram_5t32:auto_generated.data[40]
data[41] => dpram_5t32:auto_generated.data[41]
data[42] => dpram_5t32:auto_generated.data[42]
data[43] => dpram_5t32:auto_generated.data[43]
data[44] => dpram_5t32:auto_generated.data[44]
data[45] => dpram_5t32:auto_generated.data[45]
data[46] => dpram_5t32:auto_generated.data[46]
data[47] => dpram_5t32:auto_generated.data[47]
data[48] => dpram_5t32:auto_generated.data[48]
data[49] => dpram_5t32:auto_generated.data[49]
data[50] => dpram_5t32:auto_generated.data[50]
data[51] => dpram_5t32:auto_generated.data[51]
data[52] => dpram_5t32:auto_generated.data[52]
data[53] => dpram_5t32:auto_generated.data[53]
data[54] => dpram_5t32:auto_generated.data[54]
data[55] => dpram_5t32:auto_generated.data[55]
data[56] => dpram_5t32:auto_generated.data[56]
data[57] => dpram_5t32:auto_generated.data[57]
data[58] => dpram_5t32:auto_generated.data[58]
data[59] => dpram_5t32:auto_generated.data[59]
data[60] => dpram_5t32:auto_generated.data[60]
data[61] => dpram_5t32:auto_generated.data[61]
data[62] => dpram_5t32:auto_generated.data[62]
data[63] => dpram_5t32:auto_generated.data[63]
data[64] => dpram_5t32:auto_generated.data[64]
data[65] => dpram_5t32:auto_generated.data[65]
data[66] => dpram_5t32:auto_generated.data[66]
data[67] => dpram_5t32:auto_generated.data[67]
data[68] => dpram_5t32:auto_generated.data[68]
data[69] => dpram_5t32:auto_generated.data[69]
data[70] => dpram_5t32:auto_generated.data[70]
data[71] => dpram_5t32:auto_generated.data[71]
data[72] => dpram_5t32:auto_generated.data[72]
data[73] => dpram_5t32:auto_generated.data[73]
data[74] => dpram_5t32:auto_generated.data[74]
data[75] => dpram_5t32:auto_generated.data[75]
data[76] => dpram_5t32:auto_generated.data[76]
data[77] => dpram_5t32:auto_generated.data[77]
data[78] => dpram_5t32:auto_generated.data[78]
data[79] => dpram_5t32:auto_generated.data[79]
data[80] => dpram_5t32:auto_generated.data[80]
data[81] => dpram_5t32:auto_generated.data[81]
data[82] => dpram_5t32:auto_generated.data[82]
data[83] => dpram_5t32:auto_generated.data[83]
data[84] => dpram_5t32:auto_generated.data[84]
data[85] => dpram_5t32:auto_generated.data[85]
data[86] => dpram_5t32:auto_generated.data[86]
data[87] => dpram_5t32:auto_generated.data[87]
data[88] => dpram_5t32:auto_generated.data[88]
data[89] => dpram_5t32:auto_generated.data[89]
data[90] => dpram_5t32:auto_generated.data[90]
data[91] => dpram_5t32:auto_generated.data[91]
data[92] => dpram_5t32:auto_generated.data[92]
data[93] => dpram_5t32:auto_generated.data[93]
data[94] => dpram_5t32:auto_generated.data[94]
data[95] => dpram_5t32:auto_generated.data[95]
data[96] => dpram_5t32:auto_generated.data[96]
data[97] => dpram_5t32:auto_generated.data[97]
data[98] => dpram_5t32:auto_generated.data[98]
data[99] => dpram_5t32:auto_generated.data[99]
data[100] => dpram_5t32:auto_generated.data[100]
data[101] => dpram_5t32:auto_generated.data[101]
data[102] => dpram_5t32:auto_generated.data[102]
data[103] => dpram_5t32:auto_generated.data[103]
data[104] => dpram_5t32:auto_generated.data[104]
data[105] => dpram_5t32:auto_generated.data[105]
data[106] => dpram_5t32:auto_generated.data[106]
data[107] => dpram_5t32:auto_generated.data[107]
data[108] => dpram_5t32:auto_generated.data[108]
data[109] => dpram_5t32:auto_generated.data[109]
data[110] => dpram_5t32:auto_generated.data[110]
data[111] => dpram_5t32:auto_generated.data[111]
data[112] => dpram_5t32:auto_generated.data[112]
data[113] => dpram_5t32:auto_generated.data[113]
data[114] => dpram_5t32:auto_generated.data[114]
data[115] => dpram_5t32:auto_generated.data[115]
data[116] => dpram_5t32:auto_generated.data[116]
data[117] => dpram_5t32:auto_generated.data[117]
data[118] => dpram_5t32:auto_generated.data[118]
data[119] => dpram_5t32:auto_generated.data[119]
data[120] => dpram_5t32:auto_generated.data[120]
data[121] => dpram_5t32:auto_generated.data[121]
data[122] => dpram_5t32:auto_generated.data[122]
data[123] => dpram_5t32:auto_generated.data[123]
data[124] => dpram_5t32:auto_generated.data[124]
data[125] => dpram_5t32:auto_generated.data[125]
data[126] => dpram_5t32:auto_generated.data[126]
data[127] => dpram_5t32:auto_generated.data[127]
data[128] => dpram_5t32:auto_generated.data[128]
data[129] => dpram_5t32:auto_generated.data[129]
data[130] => dpram_5t32:auto_generated.data[130]
data[131] => dpram_5t32:auto_generated.data[131]
data[132] => dpram_5t32:auto_generated.data[132]
data[133] => dpram_5t32:auto_generated.data[133]
data[134] => dpram_5t32:auto_generated.data[134]
data[135] => dpram_5t32:auto_generated.data[135]
data[136] => dpram_5t32:auto_generated.data[136]
data[137] => dpram_5t32:auto_generated.data[137]
data[138] => dpram_5t32:auto_generated.data[138]
data[139] => dpram_5t32:auto_generated.data[139]
data[140] => dpram_5t32:auto_generated.data[140]
data[141] => dpram_5t32:auto_generated.data[141]
data[142] => dpram_5t32:auto_generated.data[142]
data[143] => dpram_5t32:auto_generated.data[143]
data[144] => dpram_5t32:auto_generated.data[144]
data[145] => dpram_5t32:auto_generated.data[145]
data[146] => dpram_5t32:auto_generated.data[146]
data[147] => dpram_5t32:auto_generated.data[147]
data[148] => dpram_5t32:auto_generated.data[148]
data[149] => dpram_5t32:auto_generated.data[149]
data[150] => dpram_5t32:auto_generated.data[150]
data[151] => dpram_5t32:auto_generated.data[151]
data[152] => dpram_5t32:auto_generated.data[152]
data[153] => dpram_5t32:auto_generated.data[153]
data[154] => dpram_5t32:auto_generated.data[154]
data[155] => dpram_5t32:auto_generated.data[155]
data[156] => dpram_5t32:auto_generated.data[156]
data[157] => dpram_5t32:auto_generated.data[157]
data[158] => dpram_5t32:auto_generated.data[158]
data[159] => dpram_5t32:auto_generated.data[159]
data[160] => dpram_5t32:auto_generated.data[160]
data[161] => dpram_5t32:auto_generated.data[161]
data[162] => dpram_5t32:auto_generated.data[162]
data[163] => dpram_5t32:auto_generated.data[163]
data[164] => dpram_5t32:auto_generated.data[164]
data[165] => dpram_5t32:auto_generated.data[165]
data[166] => dpram_5t32:auto_generated.data[166]
data[167] => dpram_5t32:auto_generated.data[167]
data[168] => dpram_5t32:auto_generated.data[168]
data[169] => dpram_5t32:auto_generated.data[169]
data[170] => dpram_5t32:auto_generated.data[170]
data[171] => dpram_5t32:auto_generated.data[171]
data[172] => dpram_5t32:auto_generated.data[172]
data[173] => dpram_5t32:auto_generated.data[173]
data[174] => dpram_5t32:auto_generated.data[174]
data[175] => dpram_5t32:auto_generated.data[175]
data[176] => dpram_5t32:auto_generated.data[176]
data[177] => dpram_5t32:auto_generated.data[177]
data[178] => dpram_5t32:auto_generated.data[178]
data[179] => dpram_5t32:auto_generated.data[179]
data[180] => dpram_5t32:auto_generated.data[180]
data[181] => dpram_5t32:auto_generated.data[181]
data[182] => dpram_5t32:auto_generated.data[182]
data[183] => dpram_5t32:auto_generated.data[183]
data[184] => dpram_5t32:auto_generated.data[184]
data[185] => dpram_5t32:auto_generated.data[185]
data[186] => dpram_5t32:auto_generated.data[186]
data[187] => dpram_5t32:auto_generated.data[187]
data[188] => dpram_5t32:auto_generated.data[188]
data[189] => dpram_5t32:auto_generated.data[189]
data[190] => dpram_5t32:auto_generated.data[190]
data[191] => dpram_5t32:auto_generated.data[191]
wraddress[0] => dpram_5t32:auto_generated.wraddress[0]
wraddress[1] => dpram_5t32:auto_generated.wraddress[1]
wraddress[2] => dpram_5t32:auto_generated.wraddress[2]
wraddress[3] => dpram_5t32:auto_generated.wraddress[3]
wraddress[4] => dpram_5t32:auto_generated.wraddress[4]
inclock => dpram_5t32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_5t32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_5t32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_5t32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_5t32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_5t32:auto_generated.rdaddress[4]
outclock => dpram_5t32:auto_generated.outclock
outclocken => dpram_5t32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_5t32:auto_generated.q[0]
q[1] <= dpram_5t32:auto_generated.q[1]
q[2] <= dpram_5t32:auto_generated.q[2]
q[3] <= dpram_5t32:auto_generated.q[3]
q[4] <= dpram_5t32:auto_generated.q[4]
q[5] <= dpram_5t32:auto_generated.q[5]
q[6] <= dpram_5t32:auto_generated.q[6]
q[7] <= dpram_5t32:auto_generated.q[7]
q[8] <= dpram_5t32:auto_generated.q[8]
q[9] <= dpram_5t32:auto_generated.q[9]
q[10] <= dpram_5t32:auto_generated.q[10]
q[11] <= dpram_5t32:auto_generated.q[11]
q[12] <= dpram_5t32:auto_generated.q[12]
q[13] <= dpram_5t32:auto_generated.q[13]
q[14] <= dpram_5t32:auto_generated.q[14]
q[15] <= dpram_5t32:auto_generated.q[15]
q[16] <= dpram_5t32:auto_generated.q[16]
q[17] <= dpram_5t32:auto_generated.q[17]
q[18] <= dpram_5t32:auto_generated.q[18]
q[19] <= dpram_5t32:auto_generated.q[19]
q[20] <= dpram_5t32:auto_generated.q[20]
q[21] <= dpram_5t32:auto_generated.q[21]
q[22] <= dpram_5t32:auto_generated.q[22]
q[23] <= dpram_5t32:auto_generated.q[23]
q[24] <= dpram_5t32:auto_generated.q[24]
q[25] <= dpram_5t32:auto_generated.q[25]
q[26] <= dpram_5t32:auto_generated.q[26]
q[27] <= dpram_5t32:auto_generated.q[27]
q[28] <= dpram_5t32:auto_generated.q[28]
q[29] <= dpram_5t32:auto_generated.q[29]
q[30] <= dpram_5t32:auto_generated.q[30]
q[31] <= dpram_5t32:auto_generated.q[31]
q[32] <= dpram_5t32:auto_generated.q[32]
q[33] <= dpram_5t32:auto_generated.q[33]
q[34] <= dpram_5t32:auto_generated.q[34]
q[35] <= dpram_5t32:auto_generated.q[35]
q[36] <= dpram_5t32:auto_generated.q[36]
q[37] <= dpram_5t32:auto_generated.q[37]
q[38] <= dpram_5t32:auto_generated.q[38]
q[39] <= dpram_5t32:auto_generated.q[39]
q[40] <= dpram_5t32:auto_generated.q[40]
q[41] <= dpram_5t32:auto_generated.q[41]
q[42] <= dpram_5t32:auto_generated.q[42]
q[43] <= dpram_5t32:auto_generated.q[43]
q[44] <= dpram_5t32:auto_generated.q[44]
q[45] <= dpram_5t32:auto_generated.q[45]
q[46] <= dpram_5t32:auto_generated.q[46]
q[47] <= dpram_5t32:auto_generated.q[47]
q[48] <= dpram_5t32:auto_generated.q[48]
q[49] <= dpram_5t32:auto_generated.q[49]
q[50] <= dpram_5t32:auto_generated.q[50]
q[51] <= dpram_5t32:auto_generated.q[51]
q[52] <= dpram_5t32:auto_generated.q[52]
q[53] <= dpram_5t32:auto_generated.q[53]
q[54] <= dpram_5t32:auto_generated.q[54]
q[55] <= dpram_5t32:auto_generated.q[55]
q[56] <= dpram_5t32:auto_generated.q[56]
q[57] <= dpram_5t32:auto_generated.q[57]
q[58] <= dpram_5t32:auto_generated.q[58]
q[59] <= dpram_5t32:auto_generated.q[59]
q[60] <= dpram_5t32:auto_generated.q[60]
q[61] <= dpram_5t32:auto_generated.q[61]
q[62] <= dpram_5t32:auto_generated.q[62]
q[63] <= dpram_5t32:auto_generated.q[63]
q[64] <= dpram_5t32:auto_generated.q[64]
q[65] <= dpram_5t32:auto_generated.q[65]
q[66] <= dpram_5t32:auto_generated.q[66]
q[67] <= dpram_5t32:auto_generated.q[67]
q[68] <= dpram_5t32:auto_generated.q[68]
q[69] <= dpram_5t32:auto_generated.q[69]
q[70] <= dpram_5t32:auto_generated.q[70]
q[71] <= dpram_5t32:auto_generated.q[71]
q[72] <= dpram_5t32:auto_generated.q[72]
q[73] <= dpram_5t32:auto_generated.q[73]
q[74] <= dpram_5t32:auto_generated.q[74]
q[75] <= dpram_5t32:auto_generated.q[75]
q[76] <= dpram_5t32:auto_generated.q[76]
q[77] <= dpram_5t32:auto_generated.q[77]
q[78] <= dpram_5t32:auto_generated.q[78]
q[79] <= dpram_5t32:auto_generated.q[79]
q[80] <= dpram_5t32:auto_generated.q[80]
q[81] <= dpram_5t32:auto_generated.q[81]
q[82] <= dpram_5t32:auto_generated.q[82]
q[83] <= dpram_5t32:auto_generated.q[83]
q[84] <= dpram_5t32:auto_generated.q[84]
q[85] <= dpram_5t32:auto_generated.q[85]
q[86] <= dpram_5t32:auto_generated.q[86]
q[87] <= dpram_5t32:auto_generated.q[87]
q[88] <= dpram_5t32:auto_generated.q[88]
q[89] <= dpram_5t32:auto_generated.q[89]
q[90] <= dpram_5t32:auto_generated.q[90]
q[91] <= dpram_5t32:auto_generated.q[91]
q[92] <= dpram_5t32:auto_generated.q[92]
q[93] <= dpram_5t32:auto_generated.q[93]
q[94] <= dpram_5t32:auto_generated.q[94]
q[95] <= dpram_5t32:auto_generated.q[95]
q[96] <= dpram_5t32:auto_generated.q[96]
q[97] <= dpram_5t32:auto_generated.q[97]
q[98] <= dpram_5t32:auto_generated.q[98]
q[99] <= dpram_5t32:auto_generated.q[99]
q[100] <= dpram_5t32:auto_generated.q[100]
q[101] <= dpram_5t32:auto_generated.q[101]
q[102] <= dpram_5t32:auto_generated.q[102]
q[103] <= dpram_5t32:auto_generated.q[103]
q[104] <= dpram_5t32:auto_generated.q[104]
q[105] <= dpram_5t32:auto_generated.q[105]
q[106] <= dpram_5t32:auto_generated.q[106]
q[107] <= dpram_5t32:auto_generated.q[107]
q[108] <= dpram_5t32:auto_generated.q[108]
q[109] <= dpram_5t32:auto_generated.q[109]
q[110] <= dpram_5t32:auto_generated.q[110]
q[111] <= dpram_5t32:auto_generated.q[111]
q[112] <= dpram_5t32:auto_generated.q[112]
q[113] <= dpram_5t32:auto_generated.q[113]
q[114] <= dpram_5t32:auto_generated.q[114]
q[115] <= dpram_5t32:auto_generated.q[115]
q[116] <= dpram_5t32:auto_generated.q[116]
q[117] <= dpram_5t32:auto_generated.q[117]
q[118] <= dpram_5t32:auto_generated.q[118]
q[119] <= dpram_5t32:auto_generated.q[119]
q[120] <= dpram_5t32:auto_generated.q[120]
q[121] <= dpram_5t32:auto_generated.q[121]
q[122] <= dpram_5t32:auto_generated.q[122]
q[123] <= dpram_5t32:auto_generated.q[123]
q[124] <= dpram_5t32:auto_generated.q[124]
q[125] <= dpram_5t32:auto_generated.q[125]
q[126] <= dpram_5t32:auto_generated.q[126]
q[127] <= dpram_5t32:auto_generated.q[127]
q[128] <= dpram_5t32:auto_generated.q[128]
q[129] <= dpram_5t32:auto_generated.q[129]
q[130] <= dpram_5t32:auto_generated.q[130]
q[131] <= dpram_5t32:auto_generated.q[131]
q[132] <= dpram_5t32:auto_generated.q[132]
q[133] <= dpram_5t32:auto_generated.q[133]
q[134] <= dpram_5t32:auto_generated.q[134]
q[135] <= dpram_5t32:auto_generated.q[135]
q[136] <= dpram_5t32:auto_generated.q[136]
q[137] <= dpram_5t32:auto_generated.q[137]
q[138] <= dpram_5t32:auto_generated.q[138]
q[139] <= dpram_5t32:auto_generated.q[139]
q[140] <= dpram_5t32:auto_generated.q[140]
q[141] <= dpram_5t32:auto_generated.q[141]
q[142] <= dpram_5t32:auto_generated.q[142]
q[143] <= dpram_5t32:auto_generated.q[143]
q[144] <= dpram_5t32:auto_generated.q[144]
q[145] <= dpram_5t32:auto_generated.q[145]
q[146] <= dpram_5t32:auto_generated.q[146]
q[147] <= dpram_5t32:auto_generated.q[147]
q[148] <= dpram_5t32:auto_generated.q[148]
q[149] <= dpram_5t32:auto_generated.q[149]
q[150] <= dpram_5t32:auto_generated.q[150]
q[151] <= dpram_5t32:auto_generated.q[151]
q[152] <= dpram_5t32:auto_generated.q[152]
q[153] <= dpram_5t32:auto_generated.q[153]
q[154] <= dpram_5t32:auto_generated.q[154]
q[155] <= dpram_5t32:auto_generated.q[155]
q[156] <= dpram_5t32:auto_generated.q[156]
q[157] <= dpram_5t32:auto_generated.q[157]
q[158] <= dpram_5t32:auto_generated.q[158]
q[159] <= dpram_5t32:auto_generated.q[159]
q[160] <= dpram_5t32:auto_generated.q[160]
q[161] <= dpram_5t32:auto_generated.q[161]
q[162] <= dpram_5t32:auto_generated.q[162]
q[163] <= dpram_5t32:auto_generated.q[163]
q[164] <= dpram_5t32:auto_generated.q[164]
q[165] <= dpram_5t32:auto_generated.q[165]
q[166] <= dpram_5t32:auto_generated.q[166]
q[167] <= dpram_5t32:auto_generated.q[167]
q[168] <= dpram_5t32:auto_generated.q[168]
q[169] <= dpram_5t32:auto_generated.q[169]
q[170] <= dpram_5t32:auto_generated.q[170]
q[171] <= dpram_5t32:auto_generated.q[171]
q[172] <= dpram_5t32:auto_generated.q[172]
q[173] <= dpram_5t32:auto_generated.q[173]
q[174] <= dpram_5t32:auto_generated.q[174]
q[175] <= dpram_5t32:auto_generated.q[175]
q[176] <= dpram_5t32:auto_generated.q[176]
q[177] <= dpram_5t32:auto_generated.q[177]
q[178] <= dpram_5t32:auto_generated.q[178]
q[179] <= dpram_5t32:auto_generated.q[179]
q[180] <= dpram_5t32:auto_generated.q[180]
q[181] <= dpram_5t32:auto_generated.q[181]
q[182] <= dpram_5t32:auto_generated.q[182]
q[183] <= dpram_5t32:auto_generated.q[183]
q[184] <= dpram_5t32:auto_generated.q[184]
q[185] <= dpram_5t32:auto_generated.q[185]
q[186] <= dpram_5t32:auto_generated.q[186]
q[187] <= dpram_5t32:auto_generated.q[187]
q[188] <= dpram_5t32:auto_generated.q[188]
q[189] <= dpram_5t32:auto_generated.q[189]
q[190] <= dpram_5t32:auto_generated.q[190]
q[191] <= dpram_5t32:auto_generated.q[191]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
data[32] => lutrama32.PORTADATAIN
data[33] => lutrama33.PORTADATAIN
data[34] => lutrama34.PORTADATAIN
data[35] => lutrama35.PORTADATAIN
data[36] => lutrama36.PORTADATAIN
data[37] => lutrama37.PORTADATAIN
data[38] => lutrama38.PORTADATAIN
data[39] => lutrama39.PORTADATAIN
data[40] => lutrama40.PORTADATAIN
data[41] => lutrama41.PORTADATAIN
data[42] => lutrama42.PORTADATAIN
data[43] => lutrama43.PORTADATAIN
data[44] => lutrama44.PORTADATAIN
data[45] => lutrama45.PORTADATAIN
data[46] => lutrama46.PORTADATAIN
data[47] => lutrama47.PORTADATAIN
data[48] => lutrama48.PORTADATAIN
data[49] => lutrama49.PORTADATAIN
data[50] => lutrama50.PORTADATAIN
data[51] => lutrama51.PORTADATAIN
data[52] => lutrama52.PORTADATAIN
data[53] => lutrama53.PORTADATAIN
data[54] => lutrama54.PORTADATAIN
data[55] => lutrama55.PORTADATAIN
data[56] => lutrama56.PORTADATAIN
data[57] => lutrama57.PORTADATAIN
data[58] => lutrama58.PORTADATAIN
data[59] => lutrama59.PORTADATAIN
data[60] => lutrama60.PORTADATAIN
data[61] => lutrama61.PORTADATAIN
data[62] => lutrama62.PORTADATAIN
data[63] => lutrama63.PORTADATAIN
data[64] => lutrama64.PORTADATAIN
data[65] => lutrama65.PORTADATAIN
data[66] => lutrama66.PORTADATAIN
data[67] => lutrama67.PORTADATAIN
data[68] => lutrama68.PORTADATAIN
data[69] => lutrama69.PORTADATAIN
data[70] => lutrama70.PORTADATAIN
data[71] => lutrama71.PORTADATAIN
data[72] => lutrama72.PORTADATAIN
data[73] => lutrama73.PORTADATAIN
data[74] => lutrama74.PORTADATAIN
data[75] => lutrama75.PORTADATAIN
data[76] => lutrama76.PORTADATAIN
data[77] => lutrama77.PORTADATAIN
data[78] => lutrama78.PORTADATAIN
data[79] => lutrama79.PORTADATAIN
data[80] => lutrama80.PORTADATAIN
data[81] => lutrama81.PORTADATAIN
data[82] => lutrama82.PORTADATAIN
data[83] => lutrama83.PORTADATAIN
data[84] => lutrama84.PORTADATAIN
data[85] => lutrama85.PORTADATAIN
data[86] => lutrama86.PORTADATAIN
data[87] => lutrama87.PORTADATAIN
data[88] => lutrama88.PORTADATAIN
data[89] => lutrama89.PORTADATAIN
data[90] => lutrama90.PORTADATAIN
data[91] => lutrama91.PORTADATAIN
data[92] => lutrama92.PORTADATAIN
data[93] => lutrama93.PORTADATAIN
data[94] => lutrama94.PORTADATAIN
data[95] => lutrama95.PORTADATAIN
data[96] => lutrama96.PORTADATAIN
data[97] => lutrama97.PORTADATAIN
data[98] => lutrama98.PORTADATAIN
data[99] => lutrama99.PORTADATAIN
data[100] => lutrama100.PORTADATAIN
data[101] => lutrama101.PORTADATAIN
data[102] => lutrama102.PORTADATAIN
data[103] => lutrama103.PORTADATAIN
data[104] => lutrama104.PORTADATAIN
data[105] => lutrama105.PORTADATAIN
data[106] => lutrama106.PORTADATAIN
data[107] => lutrama107.PORTADATAIN
data[108] => lutrama108.PORTADATAIN
data[109] => lutrama109.PORTADATAIN
data[110] => lutrama110.PORTADATAIN
data[111] => lutrama111.PORTADATAIN
data[112] => lutrama112.PORTADATAIN
data[113] => lutrama113.PORTADATAIN
data[114] => lutrama114.PORTADATAIN
data[115] => lutrama115.PORTADATAIN
data[116] => lutrama116.PORTADATAIN
data[117] => lutrama117.PORTADATAIN
data[118] => lutrama118.PORTADATAIN
data[119] => lutrama119.PORTADATAIN
data[120] => lutrama120.PORTADATAIN
data[121] => lutrama121.PORTADATAIN
data[122] => lutrama122.PORTADATAIN
data[123] => lutrama123.PORTADATAIN
data[124] => lutrama124.PORTADATAIN
data[125] => lutrama125.PORTADATAIN
data[126] => lutrama126.PORTADATAIN
data[127] => lutrama127.PORTADATAIN
data[128] => lutrama128.PORTADATAIN
data[129] => lutrama129.PORTADATAIN
data[130] => lutrama130.PORTADATAIN
data[131] => lutrama131.PORTADATAIN
data[132] => lutrama132.PORTADATAIN
data[133] => lutrama133.PORTADATAIN
data[134] => lutrama134.PORTADATAIN
data[135] => lutrama135.PORTADATAIN
data[136] => lutrama136.PORTADATAIN
data[137] => lutrama137.PORTADATAIN
data[138] => lutrama138.PORTADATAIN
data[139] => lutrama139.PORTADATAIN
data[140] => lutrama140.PORTADATAIN
data[141] => lutrama141.PORTADATAIN
data[142] => lutrama142.PORTADATAIN
data[143] => lutrama143.PORTADATAIN
data[144] => lutrama144.PORTADATAIN
data[145] => lutrama145.PORTADATAIN
data[146] => lutrama146.PORTADATAIN
data[147] => lutrama147.PORTADATAIN
data[148] => lutrama148.PORTADATAIN
data[149] => lutrama149.PORTADATAIN
data[150] => lutrama150.PORTADATAIN
data[151] => lutrama151.PORTADATAIN
data[152] => lutrama152.PORTADATAIN
data[153] => lutrama153.PORTADATAIN
data[154] => lutrama154.PORTADATAIN
data[155] => lutrama155.PORTADATAIN
data[156] => lutrama156.PORTADATAIN
data[157] => lutrama157.PORTADATAIN
data[158] => lutrama158.PORTADATAIN
data[159] => lutrama159.PORTADATAIN
data[160] => lutrama160.PORTADATAIN
data[161] => lutrama161.PORTADATAIN
data[162] => lutrama162.PORTADATAIN
data[163] => lutrama163.PORTADATAIN
data[164] => lutrama164.PORTADATAIN
data[165] => lutrama165.PORTADATAIN
data[166] => lutrama166.PORTADATAIN
data[167] => lutrama167.PORTADATAIN
data[168] => lutrama168.PORTADATAIN
data[169] => lutrama169.PORTADATAIN
data[170] => lutrama170.PORTADATAIN
data[171] => lutrama171.PORTADATAIN
data[172] => lutrama172.PORTADATAIN
data[173] => lutrama173.PORTADATAIN
data[174] => lutrama174.PORTADATAIN
data[175] => lutrama175.PORTADATAIN
data[176] => lutrama176.PORTADATAIN
data[177] => lutrama177.PORTADATAIN
data[178] => lutrama178.PORTADATAIN
data[179] => lutrama179.PORTADATAIN
data[180] => lutrama180.PORTADATAIN
data[181] => lutrama181.PORTADATAIN
data[182] => lutrama182.PORTADATAIN
data[183] => lutrama183.PORTADATAIN
data[184] => lutrama184.PORTADATAIN
data[185] => lutrama185.PORTADATAIN
data[186] => lutrama186.PORTADATAIN
data[187] => lutrama187.PORTADATAIN
data[188] => lutrama188.PORTADATAIN
data[189] => lutrama189.PORTADATAIN
data[190] => lutrama190.PORTADATAIN
data[191] => lutrama191.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
inclock => lutrama32.CLK0
inclock => lutrama33.CLK0
inclock => lutrama34.CLK0
inclock => lutrama35.CLK0
inclock => lutrama36.CLK0
inclock => lutrama37.CLK0
inclock => lutrama38.CLK0
inclock => lutrama39.CLK0
inclock => lutrama40.CLK0
inclock => lutrama41.CLK0
inclock => lutrama42.CLK0
inclock => lutrama43.CLK0
inclock => lutrama44.CLK0
inclock => lutrama45.CLK0
inclock => lutrama46.CLK0
inclock => lutrama47.CLK0
inclock => lutrama48.CLK0
inclock => lutrama49.CLK0
inclock => lutrama50.CLK0
inclock => lutrama51.CLK0
inclock => lutrama52.CLK0
inclock => lutrama53.CLK0
inclock => lutrama54.CLK0
inclock => lutrama55.CLK0
inclock => lutrama56.CLK0
inclock => lutrama57.CLK0
inclock => lutrama58.CLK0
inclock => lutrama59.CLK0
inclock => lutrama60.CLK0
inclock => lutrama61.CLK0
inclock => lutrama62.CLK0
inclock => lutrama63.CLK0
inclock => lutrama64.CLK0
inclock => lutrama65.CLK0
inclock => lutrama66.CLK0
inclock => lutrama67.CLK0
inclock => lutrama68.CLK0
inclock => lutrama69.CLK0
inclock => lutrama70.CLK0
inclock => lutrama71.CLK0
inclock => lutrama72.CLK0
inclock => lutrama73.CLK0
inclock => lutrama74.CLK0
inclock => lutrama75.CLK0
inclock => lutrama76.CLK0
inclock => lutrama77.CLK0
inclock => lutrama78.CLK0
inclock => lutrama79.CLK0
inclock => lutrama80.CLK0
inclock => lutrama81.CLK0
inclock => lutrama82.CLK0
inclock => lutrama83.CLK0
inclock => lutrama84.CLK0
inclock => lutrama85.CLK0
inclock => lutrama86.CLK0
inclock => lutrama87.CLK0
inclock => lutrama88.CLK0
inclock => lutrama89.CLK0
inclock => lutrama90.CLK0
inclock => lutrama91.CLK0
inclock => lutrama92.CLK0
inclock => lutrama93.CLK0
inclock => lutrama94.CLK0
inclock => lutrama95.CLK0
inclock => lutrama96.CLK0
inclock => lutrama97.CLK0
inclock => lutrama98.CLK0
inclock => lutrama99.CLK0
inclock => lutrama100.CLK0
inclock => lutrama101.CLK0
inclock => lutrama102.CLK0
inclock => lutrama103.CLK0
inclock => lutrama104.CLK0
inclock => lutrama105.CLK0
inclock => lutrama106.CLK0
inclock => lutrama107.CLK0
inclock => lutrama108.CLK0
inclock => lutrama109.CLK0
inclock => lutrama110.CLK0
inclock => lutrama111.CLK0
inclock => lutrama112.CLK0
inclock => lutrama113.CLK0
inclock => lutrama114.CLK0
inclock => lutrama115.CLK0
inclock => lutrama116.CLK0
inclock => lutrama117.CLK0
inclock => lutrama118.CLK0
inclock => lutrama119.CLK0
inclock => lutrama120.CLK0
inclock => lutrama121.CLK0
inclock => lutrama122.CLK0
inclock => lutrama123.CLK0
inclock => lutrama124.CLK0
inclock => lutrama125.CLK0
inclock => lutrama126.CLK0
inclock => lutrama127.CLK0
inclock => lutrama128.CLK0
inclock => lutrama129.CLK0
inclock => lutrama130.CLK0
inclock => lutrama131.CLK0
inclock => lutrama132.CLK0
inclock => lutrama133.CLK0
inclock => lutrama134.CLK0
inclock => lutrama135.CLK0
inclock => lutrama136.CLK0
inclock => lutrama137.CLK0
inclock => lutrama138.CLK0
inclock => lutrama139.CLK0
inclock => lutrama140.CLK0
inclock => lutrama141.CLK0
inclock => lutrama142.CLK0
inclock => lutrama143.CLK0
inclock => lutrama144.CLK0
inclock => lutrama145.CLK0
inclock => lutrama146.CLK0
inclock => lutrama147.CLK0
inclock => lutrama148.CLK0
inclock => lutrama149.CLK0
inclock => lutrama150.CLK0
inclock => lutrama151.CLK0
inclock => lutrama152.CLK0
inclock => lutrama153.CLK0
inclock => lutrama154.CLK0
inclock => lutrama155.CLK0
inclock => lutrama156.CLK0
inclock => lutrama157.CLK0
inclock => lutrama158.CLK0
inclock => lutrama159.CLK0
inclock => lutrama160.CLK0
inclock => lutrama161.CLK0
inclock => lutrama162.CLK0
inclock => lutrama163.CLK0
inclock => lutrama164.CLK0
inclock => lutrama165.CLK0
inclock => lutrama166.CLK0
inclock => lutrama167.CLK0
inclock => lutrama168.CLK0
inclock => lutrama169.CLK0
inclock => lutrama170.CLK0
inclock => lutrama171.CLK0
inclock => lutrama172.CLK0
inclock => lutrama173.CLK0
inclock => lutrama174.CLK0
inclock => lutrama175.CLK0
inclock => lutrama176.CLK0
inclock => lutrama177.CLK0
inclock => lutrama178.CLK0
inclock => lutrama179.CLK0
inclock => lutrama180.CLK0
inclock => lutrama181.CLK0
inclock => lutrama182.CLK0
inclock => lutrama183.CLK0
inclock => lutrama184.CLK0
inclock => lutrama185.CLK0
inclock => lutrama186.CLK0
inclock => lutrama187.CLK0
inclock => lutrama188.CLK0
inclock => lutrama189.CLK0
inclock => lutrama190.CLK0
inclock => lutrama191.CLK0
outclock => dataout_reg[191].CLK
outclock => dataout_reg[190].CLK
outclock => dataout_reg[189].CLK
outclock => dataout_reg[188].CLK
outclock => dataout_reg[187].CLK
outclock => dataout_reg[186].CLK
outclock => dataout_reg[185].CLK
outclock => dataout_reg[184].CLK
outclock => dataout_reg[183].CLK
outclock => dataout_reg[182].CLK
outclock => dataout_reg[181].CLK
outclock => dataout_reg[180].CLK
outclock => dataout_reg[179].CLK
outclock => dataout_reg[178].CLK
outclock => dataout_reg[177].CLK
outclock => dataout_reg[176].CLK
outclock => dataout_reg[175].CLK
outclock => dataout_reg[174].CLK
outclock => dataout_reg[173].CLK
outclock => dataout_reg[172].CLK
outclock => dataout_reg[171].CLK
outclock => dataout_reg[170].CLK
outclock => dataout_reg[169].CLK
outclock => dataout_reg[168].CLK
outclock => dataout_reg[167].CLK
outclock => dataout_reg[166].CLK
outclock => dataout_reg[165].CLK
outclock => dataout_reg[164].CLK
outclock => dataout_reg[163].CLK
outclock => dataout_reg[162].CLK
outclock => dataout_reg[161].CLK
outclock => dataout_reg[160].CLK
outclock => dataout_reg[159].CLK
outclock => dataout_reg[158].CLK
outclock => dataout_reg[157].CLK
outclock => dataout_reg[156].CLK
outclock => dataout_reg[155].CLK
outclock => dataout_reg[154].CLK
outclock => dataout_reg[153].CLK
outclock => dataout_reg[152].CLK
outclock => dataout_reg[151].CLK
outclock => dataout_reg[150].CLK
outclock => dataout_reg[149].CLK
outclock => dataout_reg[148].CLK
outclock => dataout_reg[147].CLK
outclock => dataout_reg[146].CLK
outclock => dataout_reg[145].CLK
outclock => dataout_reg[144].CLK
outclock => dataout_reg[143].CLK
outclock => dataout_reg[142].CLK
outclock => dataout_reg[141].CLK
outclock => dataout_reg[140].CLK
outclock => dataout_reg[139].CLK
outclock => dataout_reg[138].CLK
outclock => dataout_reg[137].CLK
outclock => dataout_reg[136].CLK
outclock => dataout_reg[135].CLK
outclock => dataout_reg[134].CLK
outclock => dataout_reg[133].CLK
outclock => dataout_reg[132].CLK
outclock => dataout_reg[131].CLK
outclock => dataout_reg[130].CLK
outclock => dataout_reg[129].CLK
outclock => dataout_reg[128].CLK
outclock => dataout_reg[127].CLK
outclock => dataout_reg[126].CLK
outclock => dataout_reg[125].CLK
outclock => dataout_reg[124].CLK
outclock => dataout_reg[123].CLK
outclock => dataout_reg[122].CLK
outclock => dataout_reg[121].CLK
outclock => dataout_reg[120].CLK
outclock => dataout_reg[119].CLK
outclock => dataout_reg[118].CLK
outclock => dataout_reg[117].CLK
outclock => dataout_reg[116].CLK
outclock => dataout_reg[115].CLK
outclock => dataout_reg[114].CLK
outclock => dataout_reg[113].CLK
outclock => dataout_reg[112].CLK
outclock => dataout_reg[111].CLK
outclock => dataout_reg[110].CLK
outclock => dataout_reg[109].CLK
outclock => dataout_reg[108].CLK
outclock => dataout_reg[107].CLK
outclock => dataout_reg[106].CLK
outclock => dataout_reg[105].CLK
outclock => dataout_reg[104].CLK
outclock => dataout_reg[103].CLK
outclock => dataout_reg[102].CLK
outclock => dataout_reg[101].CLK
outclock => dataout_reg[100].CLK
outclock => dataout_reg[99].CLK
outclock => dataout_reg[98].CLK
outclock => dataout_reg[97].CLK
outclock => dataout_reg[96].CLK
outclock => dataout_reg[95].CLK
outclock => dataout_reg[94].CLK
outclock => dataout_reg[93].CLK
outclock => dataout_reg[92].CLK
outclock => dataout_reg[91].CLK
outclock => dataout_reg[90].CLK
outclock => dataout_reg[89].CLK
outclock => dataout_reg[88].CLK
outclock => dataout_reg[87].CLK
outclock => dataout_reg[86].CLK
outclock => dataout_reg[85].CLK
outclock => dataout_reg[84].CLK
outclock => dataout_reg[83].CLK
outclock => dataout_reg[82].CLK
outclock => dataout_reg[81].CLK
outclock => dataout_reg[80].CLK
outclock => dataout_reg[79].CLK
outclock => dataout_reg[78].CLK
outclock => dataout_reg[77].CLK
outclock => dataout_reg[76].CLK
outclock => dataout_reg[75].CLK
outclock => dataout_reg[74].CLK
outclock => dataout_reg[73].CLK
outclock => dataout_reg[72].CLK
outclock => dataout_reg[71].CLK
outclock => dataout_reg[70].CLK
outclock => dataout_reg[69].CLK
outclock => dataout_reg[68].CLK
outclock => dataout_reg[67].CLK
outclock => dataout_reg[66].CLK
outclock => dataout_reg[65].CLK
outclock => dataout_reg[64].CLK
outclock => dataout_reg[63].CLK
outclock => dataout_reg[62].CLK
outclock => dataout_reg[61].CLK
outclock => dataout_reg[60].CLK
outclock => dataout_reg[59].CLK
outclock => dataout_reg[58].CLK
outclock => dataout_reg[57].CLK
outclock => dataout_reg[56].CLK
outclock => dataout_reg[55].CLK
outclock => dataout_reg[54].CLK
outclock => dataout_reg[53].CLK
outclock => dataout_reg[52].CLK
outclock => dataout_reg[51].CLK
outclock => dataout_reg[50].CLK
outclock => dataout_reg[49].CLK
outclock => dataout_reg[48].CLK
outclock => dataout_reg[47].CLK
outclock => dataout_reg[46].CLK
outclock => dataout_reg[45].CLK
outclock => dataout_reg[44].CLK
outclock => dataout_reg[43].CLK
outclock => dataout_reg[42].CLK
outclock => dataout_reg[41].CLK
outclock => dataout_reg[40].CLK
outclock => dataout_reg[39].CLK
outclock => dataout_reg[38].CLK
outclock => dataout_reg[37].CLK
outclock => dataout_reg[36].CLK
outclock => dataout_reg[35].CLK
outclock => dataout_reg[34].CLK
outclock => dataout_reg[33].CLK
outclock => dataout_reg[32].CLK
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[191].ENA
outclocken => dataout_reg[190].ENA
outclocken => dataout_reg[189].ENA
outclocken => dataout_reg[188].ENA
outclocken => dataout_reg[187].ENA
outclocken => dataout_reg[186].ENA
outclocken => dataout_reg[185].ENA
outclocken => dataout_reg[184].ENA
outclocken => dataout_reg[183].ENA
outclocken => dataout_reg[182].ENA
outclocken => dataout_reg[181].ENA
outclocken => dataout_reg[180].ENA
outclocken => dataout_reg[179].ENA
outclocken => dataout_reg[178].ENA
outclocken => dataout_reg[177].ENA
outclocken => dataout_reg[176].ENA
outclocken => dataout_reg[175].ENA
outclocken => dataout_reg[174].ENA
outclocken => dataout_reg[173].ENA
outclocken => dataout_reg[172].ENA
outclocken => dataout_reg[171].ENA
outclocken => dataout_reg[170].ENA
outclocken => dataout_reg[169].ENA
outclocken => dataout_reg[168].ENA
outclocken => dataout_reg[167].ENA
outclocken => dataout_reg[166].ENA
outclocken => dataout_reg[165].ENA
outclocken => dataout_reg[164].ENA
outclocken => dataout_reg[163].ENA
outclocken => dataout_reg[162].ENA
outclocken => dataout_reg[161].ENA
outclocken => dataout_reg[160].ENA
outclocken => dataout_reg[159].ENA
outclocken => dataout_reg[158].ENA
outclocken => dataout_reg[157].ENA
outclocken => dataout_reg[156].ENA
outclocken => dataout_reg[155].ENA
outclocken => dataout_reg[154].ENA
outclocken => dataout_reg[153].ENA
outclocken => dataout_reg[152].ENA
outclocken => dataout_reg[151].ENA
outclocken => dataout_reg[150].ENA
outclocken => dataout_reg[149].ENA
outclocken => dataout_reg[148].ENA
outclocken => dataout_reg[147].ENA
outclocken => dataout_reg[146].ENA
outclocken => dataout_reg[145].ENA
outclocken => dataout_reg[144].ENA
outclocken => dataout_reg[143].ENA
outclocken => dataout_reg[142].ENA
outclocken => dataout_reg[141].ENA
outclocken => dataout_reg[140].ENA
outclocken => dataout_reg[139].ENA
outclocken => dataout_reg[138].ENA
outclocken => dataout_reg[137].ENA
outclocken => dataout_reg[136].ENA
outclocken => dataout_reg[135].ENA
outclocken => dataout_reg[134].ENA
outclocken => dataout_reg[133].ENA
outclocken => dataout_reg[132].ENA
outclocken => dataout_reg[131].ENA
outclocken => dataout_reg[130].ENA
outclocken => dataout_reg[129].ENA
outclocken => dataout_reg[128].ENA
outclocken => dataout_reg[127].ENA
outclocken => dataout_reg[126].ENA
outclocken => dataout_reg[125].ENA
outclocken => dataout_reg[124].ENA
outclocken => dataout_reg[123].ENA
outclocken => dataout_reg[122].ENA
outclocken => dataout_reg[121].ENA
outclocken => dataout_reg[120].ENA
outclocken => dataout_reg[119].ENA
outclocken => dataout_reg[118].ENA
outclocken => dataout_reg[117].ENA
outclocken => dataout_reg[116].ENA
outclocken => dataout_reg[115].ENA
outclocken => dataout_reg[114].ENA
outclocken => dataout_reg[113].ENA
outclocken => dataout_reg[112].ENA
outclocken => dataout_reg[111].ENA
outclocken => dataout_reg[110].ENA
outclocken => dataout_reg[109].ENA
outclocken => dataout_reg[108].ENA
outclocken => dataout_reg[107].ENA
outclocken => dataout_reg[106].ENA
outclocken => dataout_reg[105].ENA
outclocken => dataout_reg[104].ENA
outclocken => dataout_reg[103].ENA
outclocken => dataout_reg[102].ENA
outclocken => dataout_reg[101].ENA
outclocken => dataout_reg[100].ENA
outclocken => dataout_reg[99].ENA
outclocken => dataout_reg[98].ENA
outclocken => dataout_reg[97].ENA
outclocken => dataout_reg[96].ENA
outclocken => dataout_reg[95].ENA
outclocken => dataout_reg[94].ENA
outclocken => dataout_reg[93].ENA
outclocken => dataout_reg[92].ENA
outclocken => dataout_reg[91].ENA
outclocken => dataout_reg[90].ENA
outclocken => dataout_reg[89].ENA
outclocken => dataout_reg[88].ENA
outclocken => dataout_reg[87].ENA
outclocken => dataout_reg[86].ENA
outclocken => dataout_reg[85].ENA
outclocken => dataout_reg[84].ENA
outclocken => dataout_reg[83].ENA
outclocken => dataout_reg[82].ENA
outclocken => dataout_reg[81].ENA
outclocken => dataout_reg[80].ENA
outclocken => dataout_reg[79].ENA
outclocken => dataout_reg[78].ENA
outclocken => dataout_reg[77].ENA
outclocken => dataout_reg[76].ENA
outclocken => dataout_reg[75].ENA
outclocken => dataout_reg[74].ENA
outclocken => dataout_reg[73].ENA
outclocken => dataout_reg[72].ENA
outclocken => dataout_reg[71].ENA
outclocken => dataout_reg[70].ENA
outclocken => dataout_reg[69].ENA
outclocken => dataout_reg[68].ENA
outclocken => dataout_reg[67].ENA
outclocken => dataout_reg[66].ENA
outclocken => dataout_reg[65].ENA
outclocken => dataout_reg[64].ENA
outclocken => dataout_reg[63].ENA
outclocken => dataout_reg[62].ENA
outclocken => dataout_reg[61].ENA
outclocken => dataout_reg[60].ENA
outclocken => dataout_reg[59].ENA
outclocken => dataout_reg[58].ENA
outclocken => dataout_reg[57].ENA
outclocken => dataout_reg[56].ENA
outclocken => dataout_reg[55].ENA
outclocken => dataout_reg[54].ENA
outclocken => dataout_reg[53].ENA
outclocken => dataout_reg[52].ENA
outclocken => dataout_reg[51].ENA
outclocken => dataout_reg[50].ENA
outclocken => dataout_reg[49].ENA
outclocken => dataout_reg[48].ENA
outclocken => dataout_reg[47].ENA
outclocken => dataout_reg[46].ENA
outclocken => dataout_reg[45].ENA
outclocken => dataout_reg[44].ENA
outclocken => dataout_reg[43].ENA
outclocken => dataout_reg[42].ENA
outclocken => dataout_reg[41].ENA
outclocken => dataout_reg[40].ENA
outclocken => dataout_reg[39].ENA
outclocken => dataout_reg[38].ENA
outclocken => dataout_reg[37].ENA
outclocken => dataout_reg[36].ENA
outclocken => dataout_reg[35].ENA
outclocken => dataout_reg[34].ENA
outclocken => dataout_reg[33].ENA
outclocken => dataout_reg[32].ENA
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dataout_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dataout_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dataout_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dataout_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dataout_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dataout_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dataout_reg[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dataout_reg[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dataout_reg[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dataout_reg[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dataout_reg[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dataout_reg[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dataout_reg[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dataout_reg[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dataout_reg[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dataout_reg[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dataout_reg[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dataout_reg[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dataout_reg[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dataout_reg[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dataout_reg[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dataout_reg[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dataout_reg[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dataout_reg[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dataout_reg[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dataout_reg[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dataout_reg[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dataout_reg[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dataout_reg[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dataout_reg[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dataout_reg[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dataout_reg[63].DB_MAX_OUTPUT_PORT_TYPE
q[64] <= dataout_reg[64].DB_MAX_OUTPUT_PORT_TYPE
q[65] <= dataout_reg[65].DB_MAX_OUTPUT_PORT_TYPE
q[66] <= dataout_reg[66].DB_MAX_OUTPUT_PORT_TYPE
q[67] <= dataout_reg[67].DB_MAX_OUTPUT_PORT_TYPE
q[68] <= dataout_reg[68].DB_MAX_OUTPUT_PORT_TYPE
q[69] <= dataout_reg[69].DB_MAX_OUTPUT_PORT_TYPE
q[70] <= dataout_reg[70].DB_MAX_OUTPUT_PORT_TYPE
q[71] <= dataout_reg[71].DB_MAX_OUTPUT_PORT_TYPE
q[72] <= dataout_reg[72].DB_MAX_OUTPUT_PORT_TYPE
q[73] <= dataout_reg[73].DB_MAX_OUTPUT_PORT_TYPE
q[74] <= dataout_reg[74].DB_MAX_OUTPUT_PORT_TYPE
q[75] <= dataout_reg[75].DB_MAX_OUTPUT_PORT_TYPE
q[76] <= dataout_reg[76].DB_MAX_OUTPUT_PORT_TYPE
q[77] <= dataout_reg[77].DB_MAX_OUTPUT_PORT_TYPE
q[78] <= dataout_reg[78].DB_MAX_OUTPUT_PORT_TYPE
q[79] <= dataout_reg[79].DB_MAX_OUTPUT_PORT_TYPE
q[80] <= dataout_reg[80].DB_MAX_OUTPUT_PORT_TYPE
q[81] <= dataout_reg[81].DB_MAX_OUTPUT_PORT_TYPE
q[82] <= dataout_reg[82].DB_MAX_OUTPUT_PORT_TYPE
q[83] <= dataout_reg[83].DB_MAX_OUTPUT_PORT_TYPE
q[84] <= dataout_reg[84].DB_MAX_OUTPUT_PORT_TYPE
q[85] <= dataout_reg[85].DB_MAX_OUTPUT_PORT_TYPE
q[86] <= dataout_reg[86].DB_MAX_OUTPUT_PORT_TYPE
q[87] <= dataout_reg[87].DB_MAX_OUTPUT_PORT_TYPE
q[88] <= dataout_reg[88].DB_MAX_OUTPUT_PORT_TYPE
q[89] <= dataout_reg[89].DB_MAX_OUTPUT_PORT_TYPE
q[90] <= dataout_reg[90].DB_MAX_OUTPUT_PORT_TYPE
q[91] <= dataout_reg[91].DB_MAX_OUTPUT_PORT_TYPE
q[92] <= dataout_reg[92].DB_MAX_OUTPUT_PORT_TYPE
q[93] <= dataout_reg[93].DB_MAX_OUTPUT_PORT_TYPE
q[94] <= dataout_reg[94].DB_MAX_OUTPUT_PORT_TYPE
q[95] <= dataout_reg[95].DB_MAX_OUTPUT_PORT_TYPE
q[96] <= dataout_reg[96].DB_MAX_OUTPUT_PORT_TYPE
q[97] <= dataout_reg[97].DB_MAX_OUTPUT_PORT_TYPE
q[98] <= dataout_reg[98].DB_MAX_OUTPUT_PORT_TYPE
q[99] <= dataout_reg[99].DB_MAX_OUTPUT_PORT_TYPE
q[100] <= dataout_reg[100].DB_MAX_OUTPUT_PORT_TYPE
q[101] <= dataout_reg[101].DB_MAX_OUTPUT_PORT_TYPE
q[102] <= dataout_reg[102].DB_MAX_OUTPUT_PORT_TYPE
q[103] <= dataout_reg[103].DB_MAX_OUTPUT_PORT_TYPE
q[104] <= dataout_reg[104].DB_MAX_OUTPUT_PORT_TYPE
q[105] <= dataout_reg[105].DB_MAX_OUTPUT_PORT_TYPE
q[106] <= dataout_reg[106].DB_MAX_OUTPUT_PORT_TYPE
q[107] <= dataout_reg[107].DB_MAX_OUTPUT_PORT_TYPE
q[108] <= dataout_reg[108].DB_MAX_OUTPUT_PORT_TYPE
q[109] <= dataout_reg[109].DB_MAX_OUTPUT_PORT_TYPE
q[110] <= dataout_reg[110].DB_MAX_OUTPUT_PORT_TYPE
q[111] <= dataout_reg[111].DB_MAX_OUTPUT_PORT_TYPE
q[112] <= dataout_reg[112].DB_MAX_OUTPUT_PORT_TYPE
q[113] <= dataout_reg[113].DB_MAX_OUTPUT_PORT_TYPE
q[114] <= dataout_reg[114].DB_MAX_OUTPUT_PORT_TYPE
q[115] <= dataout_reg[115].DB_MAX_OUTPUT_PORT_TYPE
q[116] <= dataout_reg[116].DB_MAX_OUTPUT_PORT_TYPE
q[117] <= dataout_reg[117].DB_MAX_OUTPUT_PORT_TYPE
q[118] <= dataout_reg[118].DB_MAX_OUTPUT_PORT_TYPE
q[119] <= dataout_reg[119].DB_MAX_OUTPUT_PORT_TYPE
q[120] <= dataout_reg[120].DB_MAX_OUTPUT_PORT_TYPE
q[121] <= dataout_reg[121].DB_MAX_OUTPUT_PORT_TYPE
q[122] <= dataout_reg[122].DB_MAX_OUTPUT_PORT_TYPE
q[123] <= dataout_reg[123].DB_MAX_OUTPUT_PORT_TYPE
q[124] <= dataout_reg[124].DB_MAX_OUTPUT_PORT_TYPE
q[125] <= dataout_reg[125].DB_MAX_OUTPUT_PORT_TYPE
q[126] <= dataout_reg[126].DB_MAX_OUTPUT_PORT_TYPE
q[127] <= dataout_reg[127].DB_MAX_OUTPUT_PORT_TYPE
q[128] <= dataout_reg[128].DB_MAX_OUTPUT_PORT_TYPE
q[129] <= dataout_reg[129].DB_MAX_OUTPUT_PORT_TYPE
q[130] <= dataout_reg[130].DB_MAX_OUTPUT_PORT_TYPE
q[131] <= dataout_reg[131].DB_MAX_OUTPUT_PORT_TYPE
q[132] <= dataout_reg[132].DB_MAX_OUTPUT_PORT_TYPE
q[133] <= dataout_reg[133].DB_MAX_OUTPUT_PORT_TYPE
q[134] <= dataout_reg[134].DB_MAX_OUTPUT_PORT_TYPE
q[135] <= dataout_reg[135].DB_MAX_OUTPUT_PORT_TYPE
q[136] <= dataout_reg[136].DB_MAX_OUTPUT_PORT_TYPE
q[137] <= dataout_reg[137].DB_MAX_OUTPUT_PORT_TYPE
q[138] <= dataout_reg[138].DB_MAX_OUTPUT_PORT_TYPE
q[139] <= dataout_reg[139].DB_MAX_OUTPUT_PORT_TYPE
q[140] <= dataout_reg[140].DB_MAX_OUTPUT_PORT_TYPE
q[141] <= dataout_reg[141].DB_MAX_OUTPUT_PORT_TYPE
q[142] <= dataout_reg[142].DB_MAX_OUTPUT_PORT_TYPE
q[143] <= dataout_reg[143].DB_MAX_OUTPUT_PORT_TYPE
q[144] <= dataout_reg[144].DB_MAX_OUTPUT_PORT_TYPE
q[145] <= dataout_reg[145].DB_MAX_OUTPUT_PORT_TYPE
q[146] <= dataout_reg[146].DB_MAX_OUTPUT_PORT_TYPE
q[147] <= dataout_reg[147].DB_MAX_OUTPUT_PORT_TYPE
q[148] <= dataout_reg[148].DB_MAX_OUTPUT_PORT_TYPE
q[149] <= dataout_reg[149].DB_MAX_OUTPUT_PORT_TYPE
q[150] <= dataout_reg[150].DB_MAX_OUTPUT_PORT_TYPE
q[151] <= dataout_reg[151].DB_MAX_OUTPUT_PORT_TYPE
q[152] <= dataout_reg[152].DB_MAX_OUTPUT_PORT_TYPE
q[153] <= dataout_reg[153].DB_MAX_OUTPUT_PORT_TYPE
q[154] <= dataout_reg[154].DB_MAX_OUTPUT_PORT_TYPE
q[155] <= dataout_reg[155].DB_MAX_OUTPUT_PORT_TYPE
q[156] <= dataout_reg[156].DB_MAX_OUTPUT_PORT_TYPE
q[157] <= dataout_reg[157].DB_MAX_OUTPUT_PORT_TYPE
q[158] <= dataout_reg[158].DB_MAX_OUTPUT_PORT_TYPE
q[159] <= dataout_reg[159].DB_MAX_OUTPUT_PORT_TYPE
q[160] <= dataout_reg[160].DB_MAX_OUTPUT_PORT_TYPE
q[161] <= dataout_reg[161].DB_MAX_OUTPUT_PORT_TYPE
q[162] <= dataout_reg[162].DB_MAX_OUTPUT_PORT_TYPE
q[163] <= dataout_reg[163].DB_MAX_OUTPUT_PORT_TYPE
q[164] <= dataout_reg[164].DB_MAX_OUTPUT_PORT_TYPE
q[165] <= dataout_reg[165].DB_MAX_OUTPUT_PORT_TYPE
q[166] <= dataout_reg[166].DB_MAX_OUTPUT_PORT_TYPE
q[167] <= dataout_reg[167].DB_MAX_OUTPUT_PORT_TYPE
q[168] <= dataout_reg[168].DB_MAX_OUTPUT_PORT_TYPE
q[169] <= dataout_reg[169].DB_MAX_OUTPUT_PORT_TYPE
q[170] <= dataout_reg[170].DB_MAX_OUTPUT_PORT_TYPE
q[171] <= dataout_reg[171].DB_MAX_OUTPUT_PORT_TYPE
q[172] <= dataout_reg[172].DB_MAX_OUTPUT_PORT_TYPE
q[173] <= dataout_reg[173].DB_MAX_OUTPUT_PORT_TYPE
q[174] <= dataout_reg[174].DB_MAX_OUTPUT_PORT_TYPE
q[175] <= dataout_reg[175].DB_MAX_OUTPUT_PORT_TYPE
q[176] <= dataout_reg[176].DB_MAX_OUTPUT_PORT_TYPE
q[177] <= dataout_reg[177].DB_MAX_OUTPUT_PORT_TYPE
q[178] <= dataout_reg[178].DB_MAX_OUTPUT_PORT_TYPE
q[179] <= dataout_reg[179].DB_MAX_OUTPUT_PORT_TYPE
q[180] <= dataout_reg[180].DB_MAX_OUTPUT_PORT_TYPE
q[181] <= dataout_reg[181].DB_MAX_OUTPUT_PORT_TYPE
q[182] <= dataout_reg[182].DB_MAX_OUTPUT_PORT_TYPE
q[183] <= dataout_reg[183].DB_MAX_OUTPUT_PORT_TYPE
q[184] <= dataout_reg[184].DB_MAX_OUTPUT_PORT_TYPE
q[185] <= dataout_reg[185].DB_MAX_OUTPUT_PORT_TYPE
q[186] <= dataout_reg[186].DB_MAX_OUTPUT_PORT_TYPE
q[187] <= dataout_reg[187].DB_MAX_OUTPUT_PORT_TYPE
q[188] <= dataout_reg[188].DB_MAX_OUTPUT_PORT_TYPE
q[189] <= dataout_reg[189].DB_MAX_OUTPUT_PORT_TYPE
q[190] <= dataout_reg[190].DB_MAX_OUTPUT_PORT_TYPE
q[191] <= dataout_reg[191].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[0] => lutrama32.PORTBADDR
rdaddress[0] => lutrama33.PORTBADDR
rdaddress[0] => lutrama34.PORTBADDR
rdaddress[0] => lutrama35.PORTBADDR
rdaddress[0] => lutrama36.PORTBADDR
rdaddress[0] => lutrama37.PORTBADDR
rdaddress[0] => lutrama38.PORTBADDR
rdaddress[0] => lutrama39.PORTBADDR
rdaddress[0] => lutrama40.PORTBADDR
rdaddress[0] => lutrama41.PORTBADDR
rdaddress[0] => lutrama42.PORTBADDR
rdaddress[0] => lutrama43.PORTBADDR
rdaddress[0] => lutrama44.PORTBADDR
rdaddress[0] => lutrama45.PORTBADDR
rdaddress[0] => lutrama46.PORTBADDR
rdaddress[0] => lutrama47.PORTBADDR
rdaddress[0] => lutrama48.PORTBADDR
rdaddress[0] => lutrama49.PORTBADDR
rdaddress[0] => lutrama50.PORTBADDR
rdaddress[0] => lutrama51.PORTBADDR
rdaddress[0] => lutrama52.PORTBADDR
rdaddress[0] => lutrama53.PORTBADDR
rdaddress[0] => lutrama54.PORTBADDR
rdaddress[0] => lutrama55.PORTBADDR
rdaddress[0] => lutrama56.PORTBADDR
rdaddress[0] => lutrama57.PORTBADDR
rdaddress[0] => lutrama58.PORTBADDR
rdaddress[0] => lutrama59.PORTBADDR
rdaddress[0] => lutrama60.PORTBADDR
rdaddress[0] => lutrama61.PORTBADDR
rdaddress[0] => lutrama62.PORTBADDR
rdaddress[0] => lutrama63.PORTBADDR
rdaddress[0] => lutrama64.PORTBADDR
rdaddress[0] => lutrama65.PORTBADDR
rdaddress[0] => lutrama66.PORTBADDR
rdaddress[0] => lutrama67.PORTBADDR
rdaddress[0] => lutrama68.PORTBADDR
rdaddress[0] => lutrama69.PORTBADDR
rdaddress[0] => lutrama70.PORTBADDR
rdaddress[0] => lutrama71.PORTBADDR
rdaddress[0] => lutrama72.PORTBADDR
rdaddress[0] => lutrama73.PORTBADDR
rdaddress[0] => lutrama74.PORTBADDR
rdaddress[0] => lutrama75.PORTBADDR
rdaddress[0] => lutrama76.PORTBADDR
rdaddress[0] => lutrama77.PORTBADDR
rdaddress[0] => lutrama78.PORTBADDR
rdaddress[0] => lutrama79.PORTBADDR
rdaddress[0] => lutrama80.PORTBADDR
rdaddress[0] => lutrama81.PORTBADDR
rdaddress[0] => lutrama82.PORTBADDR
rdaddress[0] => lutrama83.PORTBADDR
rdaddress[0] => lutrama84.PORTBADDR
rdaddress[0] => lutrama85.PORTBADDR
rdaddress[0] => lutrama86.PORTBADDR
rdaddress[0] => lutrama87.PORTBADDR
rdaddress[0] => lutrama88.PORTBADDR
rdaddress[0] => lutrama89.PORTBADDR
rdaddress[0] => lutrama90.PORTBADDR
rdaddress[0] => lutrama91.PORTBADDR
rdaddress[0] => lutrama92.PORTBADDR
rdaddress[0] => lutrama93.PORTBADDR
rdaddress[0] => lutrama94.PORTBADDR
rdaddress[0] => lutrama95.PORTBADDR
rdaddress[0] => lutrama96.PORTBADDR
rdaddress[0] => lutrama97.PORTBADDR
rdaddress[0] => lutrama98.PORTBADDR
rdaddress[0] => lutrama99.PORTBADDR
rdaddress[0] => lutrama100.PORTBADDR
rdaddress[0] => lutrama101.PORTBADDR
rdaddress[0] => lutrama102.PORTBADDR
rdaddress[0] => lutrama103.PORTBADDR
rdaddress[0] => lutrama104.PORTBADDR
rdaddress[0] => lutrama105.PORTBADDR
rdaddress[0] => lutrama106.PORTBADDR
rdaddress[0] => lutrama107.PORTBADDR
rdaddress[0] => lutrama108.PORTBADDR
rdaddress[0] => lutrama109.PORTBADDR
rdaddress[0] => lutrama110.PORTBADDR
rdaddress[0] => lutrama111.PORTBADDR
rdaddress[0] => lutrama112.PORTBADDR
rdaddress[0] => lutrama113.PORTBADDR
rdaddress[0] => lutrama114.PORTBADDR
rdaddress[0] => lutrama115.PORTBADDR
rdaddress[0] => lutrama116.PORTBADDR
rdaddress[0] => lutrama117.PORTBADDR
rdaddress[0] => lutrama118.PORTBADDR
rdaddress[0] => lutrama119.PORTBADDR
rdaddress[0] => lutrama120.PORTBADDR
rdaddress[0] => lutrama121.PORTBADDR
rdaddress[0] => lutrama122.PORTBADDR
rdaddress[0] => lutrama123.PORTBADDR
rdaddress[0] => lutrama124.PORTBADDR
rdaddress[0] => lutrama125.PORTBADDR
rdaddress[0] => lutrama126.PORTBADDR
rdaddress[0] => lutrama127.PORTBADDR
rdaddress[0] => lutrama128.PORTBADDR
rdaddress[0] => lutrama129.PORTBADDR
rdaddress[0] => lutrama130.PORTBADDR
rdaddress[0] => lutrama131.PORTBADDR
rdaddress[0] => lutrama132.PORTBADDR
rdaddress[0] => lutrama133.PORTBADDR
rdaddress[0] => lutrama134.PORTBADDR
rdaddress[0] => lutrama135.PORTBADDR
rdaddress[0] => lutrama136.PORTBADDR
rdaddress[0] => lutrama137.PORTBADDR
rdaddress[0] => lutrama138.PORTBADDR
rdaddress[0] => lutrama139.PORTBADDR
rdaddress[0] => lutrama140.PORTBADDR
rdaddress[0] => lutrama141.PORTBADDR
rdaddress[0] => lutrama142.PORTBADDR
rdaddress[0] => lutrama143.PORTBADDR
rdaddress[0] => lutrama144.PORTBADDR
rdaddress[0] => lutrama145.PORTBADDR
rdaddress[0] => lutrama146.PORTBADDR
rdaddress[0] => lutrama147.PORTBADDR
rdaddress[0] => lutrama148.PORTBADDR
rdaddress[0] => lutrama149.PORTBADDR
rdaddress[0] => lutrama150.PORTBADDR
rdaddress[0] => lutrama151.PORTBADDR
rdaddress[0] => lutrama152.PORTBADDR
rdaddress[0] => lutrama153.PORTBADDR
rdaddress[0] => lutrama154.PORTBADDR
rdaddress[0] => lutrama155.PORTBADDR
rdaddress[0] => lutrama156.PORTBADDR
rdaddress[0] => lutrama157.PORTBADDR
rdaddress[0] => lutrama158.PORTBADDR
rdaddress[0] => lutrama159.PORTBADDR
rdaddress[0] => lutrama160.PORTBADDR
rdaddress[0] => lutrama161.PORTBADDR
rdaddress[0] => lutrama162.PORTBADDR
rdaddress[0] => lutrama163.PORTBADDR
rdaddress[0] => lutrama164.PORTBADDR
rdaddress[0] => lutrama165.PORTBADDR
rdaddress[0] => lutrama166.PORTBADDR
rdaddress[0] => lutrama167.PORTBADDR
rdaddress[0] => lutrama168.PORTBADDR
rdaddress[0] => lutrama169.PORTBADDR
rdaddress[0] => lutrama170.PORTBADDR
rdaddress[0] => lutrama171.PORTBADDR
rdaddress[0] => lutrama172.PORTBADDR
rdaddress[0] => lutrama173.PORTBADDR
rdaddress[0] => lutrama174.PORTBADDR
rdaddress[0] => lutrama175.PORTBADDR
rdaddress[0] => lutrama176.PORTBADDR
rdaddress[0] => lutrama177.PORTBADDR
rdaddress[0] => lutrama178.PORTBADDR
rdaddress[0] => lutrama179.PORTBADDR
rdaddress[0] => lutrama180.PORTBADDR
rdaddress[0] => lutrama181.PORTBADDR
rdaddress[0] => lutrama182.PORTBADDR
rdaddress[0] => lutrama183.PORTBADDR
rdaddress[0] => lutrama184.PORTBADDR
rdaddress[0] => lutrama185.PORTBADDR
rdaddress[0] => lutrama186.PORTBADDR
rdaddress[0] => lutrama187.PORTBADDR
rdaddress[0] => lutrama188.PORTBADDR
rdaddress[0] => lutrama189.PORTBADDR
rdaddress[0] => lutrama190.PORTBADDR
rdaddress[0] => lutrama191.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[1] => lutrama32.PORTBADDR1
rdaddress[1] => lutrama33.PORTBADDR1
rdaddress[1] => lutrama34.PORTBADDR1
rdaddress[1] => lutrama35.PORTBADDR1
rdaddress[1] => lutrama36.PORTBADDR1
rdaddress[1] => lutrama37.PORTBADDR1
rdaddress[1] => lutrama38.PORTBADDR1
rdaddress[1] => lutrama39.PORTBADDR1
rdaddress[1] => lutrama40.PORTBADDR1
rdaddress[1] => lutrama41.PORTBADDR1
rdaddress[1] => lutrama42.PORTBADDR1
rdaddress[1] => lutrama43.PORTBADDR1
rdaddress[1] => lutrama44.PORTBADDR1
rdaddress[1] => lutrama45.PORTBADDR1
rdaddress[1] => lutrama46.PORTBADDR1
rdaddress[1] => lutrama47.PORTBADDR1
rdaddress[1] => lutrama48.PORTBADDR1
rdaddress[1] => lutrama49.PORTBADDR1
rdaddress[1] => lutrama50.PORTBADDR1
rdaddress[1] => lutrama51.PORTBADDR1
rdaddress[1] => lutrama52.PORTBADDR1
rdaddress[1] => lutrama53.PORTBADDR1
rdaddress[1] => lutrama54.PORTBADDR1
rdaddress[1] => lutrama55.PORTBADDR1
rdaddress[1] => lutrama56.PORTBADDR1
rdaddress[1] => lutrama57.PORTBADDR1
rdaddress[1] => lutrama58.PORTBADDR1
rdaddress[1] => lutrama59.PORTBADDR1
rdaddress[1] => lutrama60.PORTBADDR1
rdaddress[1] => lutrama61.PORTBADDR1
rdaddress[1] => lutrama62.PORTBADDR1
rdaddress[1] => lutrama63.PORTBADDR1
rdaddress[1] => lutrama64.PORTBADDR1
rdaddress[1] => lutrama65.PORTBADDR1
rdaddress[1] => lutrama66.PORTBADDR1
rdaddress[1] => lutrama67.PORTBADDR1
rdaddress[1] => lutrama68.PORTBADDR1
rdaddress[1] => lutrama69.PORTBADDR1
rdaddress[1] => lutrama70.PORTBADDR1
rdaddress[1] => lutrama71.PORTBADDR1
rdaddress[1] => lutrama72.PORTBADDR1
rdaddress[1] => lutrama73.PORTBADDR1
rdaddress[1] => lutrama74.PORTBADDR1
rdaddress[1] => lutrama75.PORTBADDR1
rdaddress[1] => lutrama76.PORTBADDR1
rdaddress[1] => lutrama77.PORTBADDR1
rdaddress[1] => lutrama78.PORTBADDR1
rdaddress[1] => lutrama79.PORTBADDR1
rdaddress[1] => lutrama80.PORTBADDR1
rdaddress[1] => lutrama81.PORTBADDR1
rdaddress[1] => lutrama82.PORTBADDR1
rdaddress[1] => lutrama83.PORTBADDR1
rdaddress[1] => lutrama84.PORTBADDR1
rdaddress[1] => lutrama85.PORTBADDR1
rdaddress[1] => lutrama86.PORTBADDR1
rdaddress[1] => lutrama87.PORTBADDR1
rdaddress[1] => lutrama88.PORTBADDR1
rdaddress[1] => lutrama89.PORTBADDR1
rdaddress[1] => lutrama90.PORTBADDR1
rdaddress[1] => lutrama91.PORTBADDR1
rdaddress[1] => lutrama92.PORTBADDR1
rdaddress[1] => lutrama93.PORTBADDR1
rdaddress[1] => lutrama94.PORTBADDR1
rdaddress[1] => lutrama95.PORTBADDR1
rdaddress[1] => lutrama96.PORTBADDR1
rdaddress[1] => lutrama97.PORTBADDR1
rdaddress[1] => lutrama98.PORTBADDR1
rdaddress[1] => lutrama99.PORTBADDR1
rdaddress[1] => lutrama100.PORTBADDR1
rdaddress[1] => lutrama101.PORTBADDR1
rdaddress[1] => lutrama102.PORTBADDR1
rdaddress[1] => lutrama103.PORTBADDR1
rdaddress[1] => lutrama104.PORTBADDR1
rdaddress[1] => lutrama105.PORTBADDR1
rdaddress[1] => lutrama106.PORTBADDR1
rdaddress[1] => lutrama107.PORTBADDR1
rdaddress[1] => lutrama108.PORTBADDR1
rdaddress[1] => lutrama109.PORTBADDR1
rdaddress[1] => lutrama110.PORTBADDR1
rdaddress[1] => lutrama111.PORTBADDR1
rdaddress[1] => lutrama112.PORTBADDR1
rdaddress[1] => lutrama113.PORTBADDR1
rdaddress[1] => lutrama114.PORTBADDR1
rdaddress[1] => lutrama115.PORTBADDR1
rdaddress[1] => lutrama116.PORTBADDR1
rdaddress[1] => lutrama117.PORTBADDR1
rdaddress[1] => lutrama118.PORTBADDR1
rdaddress[1] => lutrama119.PORTBADDR1
rdaddress[1] => lutrama120.PORTBADDR1
rdaddress[1] => lutrama121.PORTBADDR1
rdaddress[1] => lutrama122.PORTBADDR1
rdaddress[1] => lutrama123.PORTBADDR1
rdaddress[1] => lutrama124.PORTBADDR1
rdaddress[1] => lutrama125.PORTBADDR1
rdaddress[1] => lutrama126.PORTBADDR1
rdaddress[1] => lutrama127.PORTBADDR1
rdaddress[1] => lutrama128.PORTBADDR1
rdaddress[1] => lutrama129.PORTBADDR1
rdaddress[1] => lutrama130.PORTBADDR1
rdaddress[1] => lutrama131.PORTBADDR1
rdaddress[1] => lutrama132.PORTBADDR1
rdaddress[1] => lutrama133.PORTBADDR1
rdaddress[1] => lutrama134.PORTBADDR1
rdaddress[1] => lutrama135.PORTBADDR1
rdaddress[1] => lutrama136.PORTBADDR1
rdaddress[1] => lutrama137.PORTBADDR1
rdaddress[1] => lutrama138.PORTBADDR1
rdaddress[1] => lutrama139.PORTBADDR1
rdaddress[1] => lutrama140.PORTBADDR1
rdaddress[1] => lutrama141.PORTBADDR1
rdaddress[1] => lutrama142.PORTBADDR1
rdaddress[1] => lutrama143.PORTBADDR1
rdaddress[1] => lutrama144.PORTBADDR1
rdaddress[1] => lutrama145.PORTBADDR1
rdaddress[1] => lutrama146.PORTBADDR1
rdaddress[1] => lutrama147.PORTBADDR1
rdaddress[1] => lutrama148.PORTBADDR1
rdaddress[1] => lutrama149.PORTBADDR1
rdaddress[1] => lutrama150.PORTBADDR1
rdaddress[1] => lutrama151.PORTBADDR1
rdaddress[1] => lutrama152.PORTBADDR1
rdaddress[1] => lutrama153.PORTBADDR1
rdaddress[1] => lutrama154.PORTBADDR1
rdaddress[1] => lutrama155.PORTBADDR1
rdaddress[1] => lutrama156.PORTBADDR1
rdaddress[1] => lutrama157.PORTBADDR1
rdaddress[1] => lutrama158.PORTBADDR1
rdaddress[1] => lutrama159.PORTBADDR1
rdaddress[1] => lutrama160.PORTBADDR1
rdaddress[1] => lutrama161.PORTBADDR1
rdaddress[1] => lutrama162.PORTBADDR1
rdaddress[1] => lutrama163.PORTBADDR1
rdaddress[1] => lutrama164.PORTBADDR1
rdaddress[1] => lutrama165.PORTBADDR1
rdaddress[1] => lutrama166.PORTBADDR1
rdaddress[1] => lutrama167.PORTBADDR1
rdaddress[1] => lutrama168.PORTBADDR1
rdaddress[1] => lutrama169.PORTBADDR1
rdaddress[1] => lutrama170.PORTBADDR1
rdaddress[1] => lutrama171.PORTBADDR1
rdaddress[1] => lutrama172.PORTBADDR1
rdaddress[1] => lutrama173.PORTBADDR1
rdaddress[1] => lutrama174.PORTBADDR1
rdaddress[1] => lutrama175.PORTBADDR1
rdaddress[1] => lutrama176.PORTBADDR1
rdaddress[1] => lutrama177.PORTBADDR1
rdaddress[1] => lutrama178.PORTBADDR1
rdaddress[1] => lutrama179.PORTBADDR1
rdaddress[1] => lutrama180.PORTBADDR1
rdaddress[1] => lutrama181.PORTBADDR1
rdaddress[1] => lutrama182.PORTBADDR1
rdaddress[1] => lutrama183.PORTBADDR1
rdaddress[1] => lutrama184.PORTBADDR1
rdaddress[1] => lutrama185.PORTBADDR1
rdaddress[1] => lutrama186.PORTBADDR1
rdaddress[1] => lutrama187.PORTBADDR1
rdaddress[1] => lutrama188.PORTBADDR1
rdaddress[1] => lutrama189.PORTBADDR1
rdaddress[1] => lutrama190.PORTBADDR1
rdaddress[1] => lutrama191.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[2] => lutrama32.PORTBADDR2
rdaddress[2] => lutrama33.PORTBADDR2
rdaddress[2] => lutrama34.PORTBADDR2
rdaddress[2] => lutrama35.PORTBADDR2
rdaddress[2] => lutrama36.PORTBADDR2
rdaddress[2] => lutrama37.PORTBADDR2
rdaddress[2] => lutrama38.PORTBADDR2
rdaddress[2] => lutrama39.PORTBADDR2
rdaddress[2] => lutrama40.PORTBADDR2
rdaddress[2] => lutrama41.PORTBADDR2
rdaddress[2] => lutrama42.PORTBADDR2
rdaddress[2] => lutrama43.PORTBADDR2
rdaddress[2] => lutrama44.PORTBADDR2
rdaddress[2] => lutrama45.PORTBADDR2
rdaddress[2] => lutrama46.PORTBADDR2
rdaddress[2] => lutrama47.PORTBADDR2
rdaddress[2] => lutrama48.PORTBADDR2
rdaddress[2] => lutrama49.PORTBADDR2
rdaddress[2] => lutrama50.PORTBADDR2
rdaddress[2] => lutrama51.PORTBADDR2
rdaddress[2] => lutrama52.PORTBADDR2
rdaddress[2] => lutrama53.PORTBADDR2
rdaddress[2] => lutrama54.PORTBADDR2
rdaddress[2] => lutrama55.PORTBADDR2
rdaddress[2] => lutrama56.PORTBADDR2
rdaddress[2] => lutrama57.PORTBADDR2
rdaddress[2] => lutrama58.PORTBADDR2
rdaddress[2] => lutrama59.PORTBADDR2
rdaddress[2] => lutrama60.PORTBADDR2
rdaddress[2] => lutrama61.PORTBADDR2
rdaddress[2] => lutrama62.PORTBADDR2
rdaddress[2] => lutrama63.PORTBADDR2
rdaddress[2] => lutrama64.PORTBADDR2
rdaddress[2] => lutrama65.PORTBADDR2
rdaddress[2] => lutrama66.PORTBADDR2
rdaddress[2] => lutrama67.PORTBADDR2
rdaddress[2] => lutrama68.PORTBADDR2
rdaddress[2] => lutrama69.PORTBADDR2
rdaddress[2] => lutrama70.PORTBADDR2
rdaddress[2] => lutrama71.PORTBADDR2
rdaddress[2] => lutrama72.PORTBADDR2
rdaddress[2] => lutrama73.PORTBADDR2
rdaddress[2] => lutrama74.PORTBADDR2
rdaddress[2] => lutrama75.PORTBADDR2
rdaddress[2] => lutrama76.PORTBADDR2
rdaddress[2] => lutrama77.PORTBADDR2
rdaddress[2] => lutrama78.PORTBADDR2
rdaddress[2] => lutrama79.PORTBADDR2
rdaddress[2] => lutrama80.PORTBADDR2
rdaddress[2] => lutrama81.PORTBADDR2
rdaddress[2] => lutrama82.PORTBADDR2
rdaddress[2] => lutrama83.PORTBADDR2
rdaddress[2] => lutrama84.PORTBADDR2
rdaddress[2] => lutrama85.PORTBADDR2
rdaddress[2] => lutrama86.PORTBADDR2
rdaddress[2] => lutrama87.PORTBADDR2
rdaddress[2] => lutrama88.PORTBADDR2
rdaddress[2] => lutrama89.PORTBADDR2
rdaddress[2] => lutrama90.PORTBADDR2
rdaddress[2] => lutrama91.PORTBADDR2
rdaddress[2] => lutrama92.PORTBADDR2
rdaddress[2] => lutrama93.PORTBADDR2
rdaddress[2] => lutrama94.PORTBADDR2
rdaddress[2] => lutrama95.PORTBADDR2
rdaddress[2] => lutrama96.PORTBADDR2
rdaddress[2] => lutrama97.PORTBADDR2
rdaddress[2] => lutrama98.PORTBADDR2
rdaddress[2] => lutrama99.PORTBADDR2
rdaddress[2] => lutrama100.PORTBADDR2
rdaddress[2] => lutrama101.PORTBADDR2
rdaddress[2] => lutrama102.PORTBADDR2
rdaddress[2] => lutrama103.PORTBADDR2
rdaddress[2] => lutrama104.PORTBADDR2
rdaddress[2] => lutrama105.PORTBADDR2
rdaddress[2] => lutrama106.PORTBADDR2
rdaddress[2] => lutrama107.PORTBADDR2
rdaddress[2] => lutrama108.PORTBADDR2
rdaddress[2] => lutrama109.PORTBADDR2
rdaddress[2] => lutrama110.PORTBADDR2
rdaddress[2] => lutrama111.PORTBADDR2
rdaddress[2] => lutrama112.PORTBADDR2
rdaddress[2] => lutrama113.PORTBADDR2
rdaddress[2] => lutrama114.PORTBADDR2
rdaddress[2] => lutrama115.PORTBADDR2
rdaddress[2] => lutrama116.PORTBADDR2
rdaddress[2] => lutrama117.PORTBADDR2
rdaddress[2] => lutrama118.PORTBADDR2
rdaddress[2] => lutrama119.PORTBADDR2
rdaddress[2] => lutrama120.PORTBADDR2
rdaddress[2] => lutrama121.PORTBADDR2
rdaddress[2] => lutrama122.PORTBADDR2
rdaddress[2] => lutrama123.PORTBADDR2
rdaddress[2] => lutrama124.PORTBADDR2
rdaddress[2] => lutrama125.PORTBADDR2
rdaddress[2] => lutrama126.PORTBADDR2
rdaddress[2] => lutrama127.PORTBADDR2
rdaddress[2] => lutrama128.PORTBADDR2
rdaddress[2] => lutrama129.PORTBADDR2
rdaddress[2] => lutrama130.PORTBADDR2
rdaddress[2] => lutrama131.PORTBADDR2
rdaddress[2] => lutrama132.PORTBADDR2
rdaddress[2] => lutrama133.PORTBADDR2
rdaddress[2] => lutrama134.PORTBADDR2
rdaddress[2] => lutrama135.PORTBADDR2
rdaddress[2] => lutrama136.PORTBADDR2
rdaddress[2] => lutrama137.PORTBADDR2
rdaddress[2] => lutrama138.PORTBADDR2
rdaddress[2] => lutrama139.PORTBADDR2
rdaddress[2] => lutrama140.PORTBADDR2
rdaddress[2] => lutrama141.PORTBADDR2
rdaddress[2] => lutrama142.PORTBADDR2
rdaddress[2] => lutrama143.PORTBADDR2
rdaddress[2] => lutrama144.PORTBADDR2
rdaddress[2] => lutrama145.PORTBADDR2
rdaddress[2] => lutrama146.PORTBADDR2
rdaddress[2] => lutrama147.PORTBADDR2
rdaddress[2] => lutrama148.PORTBADDR2
rdaddress[2] => lutrama149.PORTBADDR2
rdaddress[2] => lutrama150.PORTBADDR2
rdaddress[2] => lutrama151.PORTBADDR2
rdaddress[2] => lutrama152.PORTBADDR2
rdaddress[2] => lutrama153.PORTBADDR2
rdaddress[2] => lutrama154.PORTBADDR2
rdaddress[2] => lutrama155.PORTBADDR2
rdaddress[2] => lutrama156.PORTBADDR2
rdaddress[2] => lutrama157.PORTBADDR2
rdaddress[2] => lutrama158.PORTBADDR2
rdaddress[2] => lutrama159.PORTBADDR2
rdaddress[2] => lutrama160.PORTBADDR2
rdaddress[2] => lutrama161.PORTBADDR2
rdaddress[2] => lutrama162.PORTBADDR2
rdaddress[2] => lutrama163.PORTBADDR2
rdaddress[2] => lutrama164.PORTBADDR2
rdaddress[2] => lutrama165.PORTBADDR2
rdaddress[2] => lutrama166.PORTBADDR2
rdaddress[2] => lutrama167.PORTBADDR2
rdaddress[2] => lutrama168.PORTBADDR2
rdaddress[2] => lutrama169.PORTBADDR2
rdaddress[2] => lutrama170.PORTBADDR2
rdaddress[2] => lutrama171.PORTBADDR2
rdaddress[2] => lutrama172.PORTBADDR2
rdaddress[2] => lutrama173.PORTBADDR2
rdaddress[2] => lutrama174.PORTBADDR2
rdaddress[2] => lutrama175.PORTBADDR2
rdaddress[2] => lutrama176.PORTBADDR2
rdaddress[2] => lutrama177.PORTBADDR2
rdaddress[2] => lutrama178.PORTBADDR2
rdaddress[2] => lutrama179.PORTBADDR2
rdaddress[2] => lutrama180.PORTBADDR2
rdaddress[2] => lutrama181.PORTBADDR2
rdaddress[2] => lutrama182.PORTBADDR2
rdaddress[2] => lutrama183.PORTBADDR2
rdaddress[2] => lutrama184.PORTBADDR2
rdaddress[2] => lutrama185.PORTBADDR2
rdaddress[2] => lutrama186.PORTBADDR2
rdaddress[2] => lutrama187.PORTBADDR2
rdaddress[2] => lutrama188.PORTBADDR2
rdaddress[2] => lutrama189.PORTBADDR2
rdaddress[2] => lutrama190.PORTBADDR2
rdaddress[2] => lutrama191.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[3] => lutrama32.PORTBADDR3
rdaddress[3] => lutrama33.PORTBADDR3
rdaddress[3] => lutrama34.PORTBADDR3
rdaddress[3] => lutrama35.PORTBADDR3
rdaddress[3] => lutrama36.PORTBADDR3
rdaddress[3] => lutrama37.PORTBADDR3
rdaddress[3] => lutrama38.PORTBADDR3
rdaddress[3] => lutrama39.PORTBADDR3
rdaddress[3] => lutrama40.PORTBADDR3
rdaddress[3] => lutrama41.PORTBADDR3
rdaddress[3] => lutrama42.PORTBADDR3
rdaddress[3] => lutrama43.PORTBADDR3
rdaddress[3] => lutrama44.PORTBADDR3
rdaddress[3] => lutrama45.PORTBADDR3
rdaddress[3] => lutrama46.PORTBADDR3
rdaddress[3] => lutrama47.PORTBADDR3
rdaddress[3] => lutrama48.PORTBADDR3
rdaddress[3] => lutrama49.PORTBADDR3
rdaddress[3] => lutrama50.PORTBADDR3
rdaddress[3] => lutrama51.PORTBADDR3
rdaddress[3] => lutrama52.PORTBADDR3
rdaddress[3] => lutrama53.PORTBADDR3
rdaddress[3] => lutrama54.PORTBADDR3
rdaddress[3] => lutrama55.PORTBADDR3
rdaddress[3] => lutrama56.PORTBADDR3
rdaddress[3] => lutrama57.PORTBADDR3
rdaddress[3] => lutrama58.PORTBADDR3
rdaddress[3] => lutrama59.PORTBADDR3
rdaddress[3] => lutrama60.PORTBADDR3
rdaddress[3] => lutrama61.PORTBADDR3
rdaddress[3] => lutrama62.PORTBADDR3
rdaddress[3] => lutrama63.PORTBADDR3
rdaddress[3] => lutrama64.PORTBADDR3
rdaddress[3] => lutrama65.PORTBADDR3
rdaddress[3] => lutrama66.PORTBADDR3
rdaddress[3] => lutrama67.PORTBADDR3
rdaddress[3] => lutrama68.PORTBADDR3
rdaddress[3] => lutrama69.PORTBADDR3
rdaddress[3] => lutrama70.PORTBADDR3
rdaddress[3] => lutrama71.PORTBADDR3
rdaddress[3] => lutrama72.PORTBADDR3
rdaddress[3] => lutrama73.PORTBADDR3
rdaddress[3] => lutrama74.PORTBADDR3
rdaddress[3] => lutrama75.PORTBADDR3
rdaddress[3] => lutrama76.PORTBADDR3
rdaddress[3] => lutrama77.PORTBADDR3
rdaddress[3] => lutrama78.PORTBADDR3
rdaddress[3] => lutrama79.PORTBADDR3
rdaddress[3] => lutrama80.PORTBADDR3
rdaddress[3] => lutrama81.PORTBADDR3
rdaddress[3] => lutrama82.PORTBADDR3
rdaddress[3] => lutrama83.PORTBADDR3
rdaddress[3] => lutrama84.PORTBADDR3
rdaddress[3] => lutrama85.PORTBADDR3
rdaddress[3] => lutrama86.PORTBADDR3
rdaddress[3] => lutrama87.PORTBADDR3
rdaddress[3] => lutrama88.PORTBADDR3
rdaddress[3] => lutrama89.PORTBADDR3
rdaddress[3] => lutrama90.PORTBADDR3
rdaddress[3] => lutrama91.PORTBADDR3
rdaddress[3] => lutrama92.PORTBADDR3
rdaddress[3] => lutrama93.PORTBADDR3
rdaddress[3] => lutrama94.PORTBADDR3
rdaddress[3] => lutrama95.PORTBADDR3
rdaddress[3] => lutrama96.PORTBADDR3
rdaddress[3] => lutrama97.PORTBADDR3
rdaddress[3] => lutrama98.PORTBADDR3
rdaddress[3] => lutrama99.PORTBADDR3
rdaddress[3] => lutrama100.PORTBADDR3
rdaddress[3] => lutrama101.PORTBADDR3
rdaddress[3] => lutrama102.PORTBADDR3
rdaddress[3] => lutrama103.PORTBADDR3
rdaddress[3] => lutrama104.PORTBADDR3
rdaddress[3] => lutrama105.PORTBADDR3
rdaddress[3] => lutrama106.PORTBADDR3
rdaddress[3] => lutrama107.PORTBADDR3
rdaddress[3] => lutrama108.PORTBADDR3
rdaddress[3] => lutrama109.PORTBADDR3
rdaddress[3] => lutrama110.PORTBADDR3
rdaddress[3] => lutrama111.PORTBADDR3
rdaddress[3] => lutrama112.PORTBADDR3
rdaddress[3] => lutrama113.PORTBADDR3
rdaddress[3] => lutrama114.PORTBADDR3
rdaddress[3] => lutrama115.PORTBADDR3
rdaddress[3] => lutrama116.PORTBADDR3
rdaddress[3] => lutrama117.PORTBADDR3
rdaddress[3] => lutrama118.PORTBADDR3
rdaddress[3] => lutrama119.PORTBADDR3
rdaddress[3] => lutrama120.PORTBADDR3
rdaddress[3] => lutrama121.PORTBADDR3
rdaddress[3] => lutrama122.PORTBADDR3
rdaddress[3] => lutrama123.PORTBADDR3
rdaddress[3] => lutrama124.PORTBADDR3
rdaddress[3] => lutrama125.PORTBADDR3
rdaddress[3] => lutrama126.PORTBADDR3
rdaddress[3] => lutrama127.PORTBADDR3
rdaddress[3] => lutrama128.PORTBADDR3
rdaddress[3] => lutrama129.PORTBADDR3
rdaddress[3] => lutrama130.PORTBADDR3
rdaddress[3] => lutrama131.PORTBADDR3
rdaddress[3] => lutrama132.PORTBADDR3
rdaddress[3] => lutrama133.PORTBADDR3
rdaddress[3] => lutrama134.PORTBADDR3
rdaddress[3] => lutrama135.PORTBADDR3
rdaddress[3] => lutrama136.PORTBADDR3
rdaddress[3] => lutrama137.PORTBADDR3
rdaddress[3] => lutrama138.PORTBADDR3
rdaddress[3] => lutrama139.PORTBADDR3
rdaddress[3] => lutrama140.PORTBADDR3
rdaddress[3] => lutrama141.PORTBADDR3
rdaddress[3] => lutrama142.PORTBADDR3
rdaddress[3] => lutrama143.PORTBADDR3
rdaddress[3] => lutrama144.PORTBADDR3
rdaddress[3] => lutrama145.PORTBADDR3
rdaddress[3] => lutrama146.PORTBADDR3
rdaddress[3] => lutrama147.PORTBADDR3
rdaddress[3] => lutrama148.PORTBADDR3
rdaddress[3] => lutrama149.PORTBADDR3
rdaddress[3] => lutrama150.PORTBADDR3
rdaddress[3] => lutrama151.PORTBADDR3
rdaddress[3] => lutrama152.PORTBADDR3
rdaddress[3] => lutrama153.PORTBADDR3
rdaddress[3] => lutrama154.PORTBADDR3
rdaddress[3] => lutrama155.PORTBADDR3
rdaddress[3] => lutrama156.PORTBADDR3
rdaddress[3] => lutrama157.PORTBADDR3
rdaddress[3] => lutrama158.PORTBADDR3
rdaddress[3] => lutrama159.PORTBADDR3
rdaddress[3] => lutrama160.PORTBADDR3
rdaddress[3] => lutrama161.PORTBADDR3
rdaddress[3] => lutrama162.PORTBADDR3
rdaddress[3] => lutrama163.PORTBADDR3
rdaddress[3] => lutrama164.PORTBADDR3
rdaddress[3] => lutrama165.PORTBADDR3
rdaddress[3] => lutrama166.PORTBADDR3
rdaddress[3] => lutrama167.PORTBADDR3
rdaddress[3] => lutrama168.PORTBADDR3
rdaddress[3] => lutrama169.PORTBADDR3
rdaddress[3] => lutrama170.PORTBADDR3
rdaddress[3] => lutrama171.PORTBADDR3
rdaddress[3] => lutrama172.PORTBADDR3
rdaddress[3] => lutrama173.PORTBADDR3
rdaddress[3] => lutrama174.PORTBADDR3
rdaddress[3] => lutrama175.PORTBADDR3
rdaddress[3] => lutrama176.PORTBADDR3
rdaddress[3] => lutrama177.PORTBADDR3
rdaddress[3] => lutrama178.PORTBADDR3
rdaddress[3] => lutrama179.PORTBADDR3
rdaddress[3] => lutrama180.PORTBADDR3
rdaddress[3] => lutrama181.PORTBADDR3
rdaddress[3] => lutrama182.PORTBADDR3
rdaddress[3] => lutrama183.PORTBADDR3
rdaddress[3] => lutrama184.PORTBADDR3
rdaddress[3] => lutrama185.PORTBADDR3
rdaddress[3] => lutrama186.PORTBADDR3
rdaddress[3] => lutrama187.PORTBADDR3
rdaddress[3] => lutrama188.PORTBADDR3
rdaddress[3] => lutrama189.PORTBADDR3
rdaddress[3] => lutrama190.PORTBADDR3
rdaddress[3] => lutrama191.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
rdaddress[4] => lutrama32.PORTBADDR4
rdaddress[4] => lutrama33.PORTBADDR4
rdaddress[4] => lutrama34.PORTBADDR4
rdaddress[4] => lutrama35.PORTBADDR4
rdaddress[4] => lutrama36.PORTBADDR4
rdaddress[4] => lutrama37.PORTBADDR4
rdaddress[4] => lutrama38.PORTBADDR4
rdaddress[4] => lutrama39.PORTBADDR4
rdaddress[4] => lutrama40.PORTBADDR4
rdaddress[4] => lutrama41.PORTBADDR4
rdaddress[4] => lutrama42.PORTBADDR4
rdaddress[4] => lutrama43.PORTBADDR4
rdaddress[4] => lutrama44.PORTBADDR4
rdaddress[4] => lutrama45.PORTBADDR4
rdaddress[4] => lutrama46.PORTBADDR4
rdaddress[4] => lutrama47.PORTBADDR4
rdaddress[4] => lutrama48.PORTBADDR4
rdaddress[4] => lutrama49.PORTBADDR4
rdaddress[4] => lutrama50.PORTBADDR4
rdaddress[4] => lutrama51.PORTBADDR4
rdaddress[4] => lutrama52.PORTBADDR4
rdaddress[4] => lutrama53.PORTBADDR4
rdaddress[4] => lutrama54.PORTBADDR4
rdaddress[4] => lutrama55.PORTBADDR4
rdaddress[4] => lutrama56.PORTBADDR4
rdaddress[4] => lutrama57.PORTBADDR4
rdaddress[4] => lutrama58.PORTBADDR4
rdaddress[4] => lutrama59.PORTBADDR4
rdaddress[4] => lutrama60.PORTBADDR4
rdaddress[4] => lutrama61.PORTBADDR4
rdaddress[4] => lutrama62.PORTBADDR4
rdaddress[4] => lutrama63.PORTBADDR4
rdaddress[4] => lutrama64.PORTBADDR4
rdaddress[4] => lutrama65.PORTBADDR4
rdaddress[4] => lutrama66.PORTBADDR4
rdaddress[4] => lutrama67.PORTBADDR4
rdaddress[4] => lutrama68.PORTBADDR4
rdaddress[4] => lutrama69.PORTBADDR4
rdaddress[4] => lutrama70.PORTBADDR4
rdaddress[4] => lutrama71.PORTBADDR4
rdaddress[4] => lutrama72.PORTBADDR4
rdaddress[4] => lutrama73.PORTBADDR4
rdaddress[4] => lutrama74.PORTBADDR4
rdaddress[4] => lutrama75.PORTBADDR4
rdaddress[4] => lutrama76.PORTBADDR4
rdaddress[4] => lutrama77.PORTBADDR4
rdaddress[4] => lutrama78.PORTBADDR4
rdaddress[4] => lutrama79.PORTBADDR4
rdaddress[4] => lutrama80.PORTBADDR4
rdaddress[4] => lutrama81.PORTBADDR4
rdaddress[4] => lutrama82.PORTBADDR4
rdaddress[4] => lutrama83.PORTBADDR4
rdaddress[4] => lutrama84.PORTBADDR4
rdaddress[4] => lutrama85.PORTBADDR4
rdaddress[4] => lutrama86.PORTBADDR4
rdaddress[4] => lutrama87.PORTBADDR4
rdaddress[4] => lutrama88.PORTBADDR4
rdaddress[4] => lutrama89.PORTBADDR4
rdaddress[4] => lutrama90.PORTBADDR4
rdaddress[4] => lutrama91.PORTBADDR4
rdaddress[4] => lutrama92.PORTBADDR4
rdaddress[4] => lutrama93.PORTBADDR4
rdaddress[4] => lutrama94.PORTBADDR4
rdaddress[4] => lutrama95.PORTBADDR4
rdaddress[4] => lutrama96.PORTBADDR4
rdaddress[4] => lutrama97.PORTBADDR4
rdaddress[4] => lutrama98.PORTBADDR4
rdaddress[4] => lutrama99.PORTBADDR4
rdaddress[4] => lutrama100.PORTBADDR4
rdaddress[4] => lutrama101.PORTBADDR4
rdaddress[4] => lutrama102.PORTBADDR4
rdaddress[4] => lutrama103.PORTBADDR4
rdaddress[4] => lutrama104.PORTBADDR4
rdaddress[4] => lutrama105.PORTBADDR4
rdaddress[4] => lutrama106.PORTBADDR4
rdaddress[4] => lutrama107.PORTBADDR4
rdaddress[4] => lutrama108.PORTBADDR4
rdaddress[4] => lutrama109.PORTBADDR4
rdaddress[4] => lutrama110.PORTBADDR4
rdaddress[4] => lutrama111.PORTBADDR4
rdaddress[4] => lutrama112.PORTBADDR4
rdaddress[4] => lutrama113.PORTBADDR4
rdaddress[4] => lutrama114.PORTBADDR4
rdaddress[4] => lutrama115.PORTBADDR4
rdaddress[4] => lutrama116.PORTBADDR4
rdaddress[4] => lutrama117.PORTBADDR4
rdaddress[4] => lutrama118.PORTBADDR4
rdaddress[4] => lutrama119.PORTBADDR4
rdaddress[4] => lutrama120.PORTBADDR4
rdaddress[4] => lutrama121.PORTBADDR4
rdaddress[4] => lutrama122.PORTBADDR4
rdaddress[4] => lutrama123.PORTBADDR4
rdaddress[4] => lutrama124.PORTBADDR4
rdaddress[4] => lutrama125.PORTBADDR4
rdaddress[4] => lutrama126.PORTBADDR4
rdaddress[4] => lutrama127.PORTBADDR4
rdaddress[4] => lutrama128.PORTBADDR4
rdaddress[4] => lutrama129.PORTBADDR4
rdaddress[4] => lutrama130.PORTBADDR4
rdaddress[4] => lutrama131.PORTBADDR4
rdaddress[4] => lutrama132.PORTBADDR4
rdaddress[4] => lutrama133.PORTBADDR4
rdaddress[4] => lutrama134.PORTBADDR4
rdaddress[4] => lutrama135.PORTBADDR4
rdaddress[4] => lutrama136.PORTBADDR4
rdaddress[4] => lutrama137.PORTBADDR4
rdaddress[4] => lutrama138.PORTBADDR4
rdaddress[4] => lutrama139.PORTBADDR4
rdaddress[4] => lutrama140.PORTBADDR4
rdaddress[4] => lutrama141.PORTBADDR4
rdaddress[4] => lutrama142.PORTBADDR4
rdaddress[4] => lutrama143.PORTBADDR4
rdaddress[4] => lutrama144.PORTBADDR4
rdaddress[4] => lutrama145.PORTBADDR4
rdaddress[4] => lutrama146.PORTBADDR4
rdaddress[4] => lutrama147.PORTBADDR4
rdaddress[4] => lutrama148.PORTBADDR4
rdaddress[4] => lutrama149.PORTBADDR4
rdaddress[4] => lutrama150.PORTBADDR4
rdaddress[4] => lutrama151.PORTBADDR4
rdaddress[4] => lutrama152.PORTBADDR4
rdaddress[4] => lutrama153.PORTBADDR4
rdaddress[4] => lutrama154.PORTBADDR4
rdaddress[4] => lutrama155.PORTBADDR4
rdaddress[4] => lutrama156.PORTBADDR4
rdaddress[4] => lutrama157.PORTBADDR4
rdaddress[4] => lutrama158.PORTBADDR4
rdaddress[4] => lutrama159.PORTBADDR4
rdaddress[4] => lutrama160.PORTBADDR4
rdaddress[4] => lutrama161.PORTBADDR4
rdaddress[4] => lutrama162.PORTBADDR4
rdaddress[4] => lutrama163.PORTBADDR4
rdaddress[4] => lutrama164.PORTBADDR4
rdaddress[4] => lutrama165.PORTBADDR4
rdaddress[4] => lutrama166.PORTBADDR4
rdaddress[4] => lutrama167.PORTBADDR4
rdaddress[4] => lutrama168.PORTBADDR4
rdaddress[4] => lutrama169.PORTBADDR4
rdaddress[4] => lutrama170.PORTBADDR4
rdaddress[4] => lutrama171.PORTBADDR4
rdaddress[4] => lutrama172.PORTBADDR4
rdaddress[4] => lutrama173.PORTBADDR4
rdaddress[4] => lutrama174.PORTBADDR4
rdaddress[4] => lutrama175.PORTBADDR4
rdaddress[4] => lutrama176.PORTBADDR4
rdaddress[4] => lutrama177.PORTBADDR4
rdaddress[4] => lutrama178.PORTBADDR4
rdaddress[4] => lutrama179.PORTBADDR4
rdaddress[4] => lutrama180.PORTBADDR4
rdaddress[4] => lutrama181.PORTBADDR4
rdaddress[4] => lutrama182.PORTBADDR4
rdaddress[4] => lutrama183.PORTBADDR4
rdaddress[4] => lutrama184.PORTBADDR4
rdaddress[4] => lutrama185.PORTBADDR4
rdaddress[4] => lutrama186.PORTBADDR4
rdaddress[4] => lutrama187.PORTBADDR4
rdaddress[4] => lutrama188.PORTBADDR4
rdaddress[4] => lutrama189.PORTBADDR4
rdaddress[4] => lutrama190.PORTBADDR4
rdaddress[4] => lutrama191.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[0] => lutrama32.PORTAADDR
wraddress[0] => lutrama33.PORTAADDR
wraddress[0] => lutrama34.PORTAADDR
wraddress[0] => lutrama35.PORTAADDR
wraddress[0] => lutrama36.PORTAADDR
wraddress[0] => lutrama37.PORTAADDR
wraddress[0] => lutrama38.PORTAADDR
wraddress[0] => lutrama39.PORTAADDR
wraddress[0] => lutrama40.PORTAADDR
wraddress[0] => lutrama41.PORTAADDR
wraddress[0] => lutrama42.PORTAADDR
wraddress[0] => lutrama43.PORTAADDR
wraddress[0] => lutrama44.PORTAADDR
wraddress[0] => lutrama45.PORTAADDR
wraddress[0] => lutrama46.PORTAADDR
wraddress[0] => lutrama47.PORTAADDR
wraddress[0] => lutrama48.PORTAADDR
wraddress[0] => lutrama49.PORTAADDR
wraddress[0] => lutrama50.PORTAADDR
wraddress[0] => lutrama51.PORTAADDR
wraddress[0] => lutrama52.PORTAADDR
wraddress[0] => lutrama53.PORTAADDR
wraddress[0] => lutrama54.PORTAADDR
wraddress[0] => lutrama55.PORTAADDR
wraddress[0] => lutrama56.PORTAADDR
wraddress[0] => lutrama57.PORTAADDR
wraddress[0] => lutrama58.PORTAADDR
wraddress[0] => lutrama59.PORTAADDR
wraddress[0] => lutrama60.PORTAADDR
wraddress[0] => lutrama61.PORTAADDR
wraddress[0] => lutrama62.PORTAADDR
wraddress[0] => lutrama63.PORTAADDR
wraddress[0] => lutrama64.PORTAADDR
wraddress[0] => lutrama65.PORTAADDR
wraddress[0] => lutrama66.PORTAADDR
wraddress[0] => lutrama67.PORTAADDR
wraddress[0] => lutrama68.PORTAADDR
wraddress[0] => lutrama69.PORTAADDR
wraddress[0] => lutrama70.PORTAADDR
wraddress[0] => lutrama71.PORTAADDR
wraddress[0] => lutrama72.PORTAADDR
wraddress[0] => lutrama73.PORTAADDR
wraddress[0] => lutrama74.PORTAADDR
wraddress[0] => lutrama75.PORTAADDR
wraddress[0] => lutrama76.PORTAADDR
wraddress[0] => lutrama77.PORTAADDR
wraddress[0] => lutrama78.PORTAADDR
wraddress[0] => lutrama79.PORTAADDR
wraddress[0] => lutrama80.PORTAADDR
wraddress[0] => lutrama81.PORTAADDR
wraddress[0] => lutrama82.PORTAADDR
wraddress[0] => lutrama83.PORTAADDR
wraddress[0] => lutrama84.PORTAADDR
wraddress[0] => lutrama85.PORTAADDR
wraddress[0] => lutrama86.PORTAADDR
wraddress[0] => lutrama87.PORTAADDR
wraddress[0] => lutrama88.PORTAADDR
wraddress[0] => lutrama89.PORTAADDR
wraddress[0] => lutrama90.PORTAADDR
wraddress[0] => lutrama91.PORTAADDR
wraddress[0] => lutrama92.PORTAADDR
wraddress[0] => lutrama93.PORTAADDR
wraddress[0] => lutrama94.PORTAADDR
wraddress[0] => lutrama95.PORTAADDR
wraddress[0] => lutrama96.PORTAADDR
wraddress[0] => lutrama97.PORTAADDR
wraddress[0] => lutrama98.PORTAADDR
wraddress[0] => lutrama99.PORTAADDR
wraddress[0] => lutrama100.PORTAADDR
wraddress[0] => lutrama101.PORTAADDR
wraddress[0] => lutrama102.PORTAADDR
wraddress[0] => lutrama103.PORTAADDR
wraddress[0] => lutrama104.PORTAADDR
wraddress[0] => lutrama105.PORTAADDR
wraddress[0] => lutrama106.PORTAADDR
wraddress[0] => lutrama107.PORTAADDR
wraddress[0] => lutrama108.PORTAADDR
wraddress[0] => lutrama109.PORTAADDR
wraddress[0] => lutrama110.PORTAADDR
wraddress[0] => lutrama111.PORTAADDR
wraddress[0] => lutrama112.PORTAADDR
wraddress[0] => lutrama113.PORTAADDR
wraddress[0] => lutrama114.PORTAADDR
wraddress[0] => lutrama115.PORTAADDR
wraddress[0] => lutrama116.PORTAADDR
wraddress[0] => lutrama117.PORTAADDR
wraddress[0] => lutrama118.PORTAADDR
wraddress[0] => lutrama119.PORTAADDR
wraddress[0] => lutrama120.PORTAADDR
wraddress[0] => lutrama121.PORTAADDR
wraddress[0] => lutrama122.PORTAADDR
wraddress[0] => lutrama123.PORTAADDR
wraddress[0] => lutrama124.PORTAADDR
wraddress[0] => lutrama125.PORTAADDR
wraddress[0] => lutrama126.PORTAADDR
wraddress[0] => lutrama127.PORTAADDR
wraddress[0] => lutrama128.PORTAADDR
wraddress[0] => lutrama129.PORTAADDR
wraddress[0] => lutrama130.PORTAADDR
wraddress[0] => lutrama131.PORTAADDR
wraddress[0] => lutrama132.PORTAADDR
wraddress[0] => lutrama133.PORTAADDR
wraddress[0] => lutrama134.PORTAADDR
wraddress[0] => lutrama135.PORTAADDR
wraddress[0] => lutrama136.PORTAADDR
wraddress[0] => lutrama137.PORTAADDR
wraddress[0] => lutrama138.PORTAADDR
wraddress[0] => lutrama139.PORTAADDR
wraddress[0] => lutrama140.PORTAADDR
wraddress[0] => lutrama141.PORTAADDR
wraddress[0] => lutrama142.PORTAADDR
wraddress[0] => lutrama143.PORTAADDR
wraddress[0] => lutrama144.PORTAADDR
wraddress[0] => lutrama145.PORTAADDR
wraddress[0] => lutrama146.PORTAADDR
wraddress[0] => lutrama147.PORTAADDR
wraddress[0] => lutrama148.PORTAADDR
wraddress[0] => lutrama149.PORTAADDR
wraddress[0] => lutrama150.PORTAADDR
wraddress[0] => lutrama151.PORTAADDR
wraddress[0] => lutrama152.PORTAADDR
wraddress[0] => lutrama153.PORTAADDR
wraddress[0] => lutrama154.PORTAADDR
wraddress[0] => lutrama155.PORTAADDR
wraddress[0] => lutrama156.PORTAADDR
wraddress[0] => lutrama157.PORTAADDR
wraddress[0] => lutrama158.PORTAADDR
wraddress[0] => lutrama159.PORTAADDR
wraddress[0] => lutrama160.PORTAADDR
wraddress[0] => lutrama161.PORTAADDR
wraddress[0] => lutrama162.PORTAADDR
wraddress[0] => lutrama163.PORTAADDR
wraddress[0] => lutrama164.PORTAADDR
wraddress[0] => lutrama165.PORTAADDR
wraddress[0] => lutrama166.PORTAADDR
wraddress[0] => lutrama167.PORTAADDR
wraddress[0] => lutrama168.PORTAADDR
wraddress[0] => lutrama169.PORTAADDR
wraddress[0] => lutrama170.PORTAADDR
wraddress[0] => lutrama171.PORTAADDR
wraddress[0] => lutrama172.PORTAADDR
wraddress[0] => lutrama173.PORTAADDR
wraddress[0] => lutrama174.PORTAADDR
wraddress[0] => lutrama175.PORTAADDR
wraddress[0] => lutrama176.PORTAADDR
wraddress[0] => lutrama177.PORTAADDR
wraddress[0] => lutrama178.PORTAADDR
wraddress[0] => lutrama179.PORTAADDR
wraddress[0] => lutrama180.PORTAADDR
wraddress[0] => lutrama181.PORTAADDR
wraddress[0] => lutrama182.PORTAADDR
wraddress[0] => lutrama183.PORTAADDR
wraddress[0] => lutrama184.PORTAADDR
wraddress[0] => lutrama185.PORTAADDR
wraddress[0] => lutrama186.PORTAADDR
wraddress[0] => lutrama187.PORTAADDR
wraddress[0] => lutrama188.PORTAADDR
wraddress[0] => lutrama189.PORTAADDR
wraddress[0] => lutrama190.PORTAADDR
wraddress[0] => lutrama191.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[1] => lutrama32.PORTAADDR1
wraddress[1] => lutrama33.PORTAADDR1
wraddress[1] => lutrama34.PORTAADDR1
wraddress[1] => lutrama35.PORTAADDR1
wraddress[1] => lutrama36.PORTAADDR1
wraddress[1] => lutrama37.PORTAADDR1
wraddress[1] => lutrama38.PORTAADDR1
wraddress[1] => lutrama39.PORTAADDR1
wraddress[1] => lutrama40.PORTAADDR1
wraddress[1] => lutrama41.PORTAADDR1
wraddress[1] => lutrama42.PORTAADDR1
wraddress[1] => lutrama43.PORTAADDR1
wraddress[1] => lutrama44.PORTAADDR1
wraddress[1] => lutrama45.PORTAADDR1
wraddress[1] => lutrama46.PORTAADDR1
wraddress[1] => lutrama47.PORTAADDR1
wraddress[1] => lutrama48.PORTAADDR1
wraddress[1] => lutrama49.PORTAADDR1
wraddress[1] => lutrama50.PORTAADDR1
wraddress[1] => lutrama51.PORTAADDR1
wraddress[1] => lutrama52.PORTAADDR1
wraddress[1] => lutrama53.PORTAADDR1
wraddress[1] => lutrama54.PORTAADDR1
wraddress[1] => lutrama55.PORTAADDR1
wraddress[1] => lutrama56.PORTAADDR1
wraddress[1] => lutrama57.PORTAADDR1
wraddress[1] => lutrama58.PORTAADDR1
wraddress[1] => lutrama59.PORTAADDR1
wraddress[1] => lutrama60.PORTAADDR1
wraddress[1] => lutrama61.PORTAADDR1
wraddress[1] => lutrama62.PORTAADDR1
wraddress[1] => lutrama63.PORTAADDR1
wraddress[1] => lutrama64.PORTAADDR1
wraddress[1] => lutrama65.PORTAADDR1
wraddress[1] => lutrama66.PORTAADDR1
wraddress[1] => lutrama67.PORTAADDR1
wraddress[1] => lutrama68.PORTAADDR1
wraddress[1] => lutrama69.PORTAADDR1
wraddress[1] => lutrama70.PORTAADDR1
wraddress[1] => lutrama71.PORTAADDR1
wraddress[1] => lutrama72.PORTAADDR1
wraddress[1] => lutrama73.PORTAADDR1
wraddress[1] => lutrama74.PORTAADDR1
wraddress[1] => lutrama75.PORTAADDR1
wraddress[1] => lutrama76.PORTAADDR1
wraddress[1] => lutrama77.PORTAADDR1
wraddress[1] => lutrama78.PORTAADDR1
wraddress[1] => lutrama79.PORTAADDR1
wraddress[1] => lutrama80.PORTAADDR1
wraddress[1] => lutrama81.PORTAADDR1
wraddress[1] => lutrama82.PORTAADDR1
wraddress[1] => lutrama83.PORTAADDR1
wraddress[1] => lutrama84.PORTAADDR1
wraddress[1] => lutrama85.PORTAADDR1
wraddress[1] => lutrama86.PORTAADDR1
wraddress[1] => lutrama87.PORTAADDR1
wraddress[1] => lutrama88.PORTAADDR1
wraddress[1] => lutrama89.PORTAADDR1
wraddress[1] => lutrama90.PORTAADDR1
wraddress[1] => lutrama91.PORTAADDR1
wraddress[1] => lutrama92.PORTAADDR1
wraddress[1] => lutrama93.PORTAADDR1
wraddress[1] => lutrama94.PORTAADDR1
wraddress[1] => lutrama95.PORTAADDR1
wraddress[1] => lutrama96.PORTAADDR1
wraddress[1] => lutrama97.PORTAADDR1
wraddress[1] => lutrama98.PORTAADDR1
wraddress[1] => lutrama99.PORTAADDR1
wraddress[1] => lutrama100.PORTAADDR1
wraddress[1] => lutrama101.PORTAADDR1
wraddress[1] => lutrama102.PORTAADDR1
wraddress[1] => lutrama103.PORTAADDR1
wraddress[1] => lutrama104.PORTAADDR1
wraddress[1] => lutrama105.PORTAADDR1
wraddress[1] => lutrama106.PORTAADDR1
wraddress[1] => lutrama107.PORTAADDR1
wraddress[1] => lutrama108.PORTAADDR1
wraddress[1] => lutrama109.PORTAADDR1
wraddress[1] => lutrama110.PORTAADDR1
wraddress[1] => lutrama111.PORTAADDR1
wraddress[1] => lutrama112.PORTAADDR1
wraddress[1] => lutrama113.PORTAADDR1
wraddress[1] => lutrama114.PORTAADDR1
wraddress[1] => lutrama115.PORTAADDR1
wraddress[1] => lutrama116.PORTAADDR1
wraddress[1] => lutrama117.PORTAADDR1
wraddress[1] => lutrama118.PORTAADDR1
wraddress[1] => lutrama119.PORTAADDR1
wraddress[1] => lutrama120.PORTAADDR1
wraddress[1] => lutrama121.PORTAADDR1
wraddress[1] => lutrama122.PORTAADDR1
wraddress[1] => lutrama123.PORTAADDR1
wraddress[1] => lutrama124.PORTAADDR1
wraddress[1] => lutrama125.PORTAADDR1
wraddress[1] => lutrama126.PORTAADDR1
wraddress[1] => lutrama127.PORTAADDR1
wraddress[1] => lutrama128.PORTAADDR1
wraddress[1] => lutrama129.PORTAADDR1
wraddress[1] => lutrama130.PORTAADDR1
wraddress[1] => lutrama131.PORTAADDR1
wraddress[1] => lutrama132.PORTAADDR1
wraddress[1] => lutrama133.PORTAADDR1
wraddress[1] => lutrama134.PORTAADDR1
wraddress[1] => lutrama135.PORTAADDR1
wraddress[1] => lutrama136.PORTAADDR1
wraddress[1] => lutrama137.PORTAADDR1
wraddress[1] => lutrama138.PORTAADDR1
wraddress[1] => lutrama139.PORTAADDR1
wraddress[1] => lutrama140.PORTAADDR1
wraddress[1] => lutrama141.PORTAADDR1
wraddress[1] => lutrama142.PORTAADDR1
wraddress[1] => lutrama143.PORTAADDR1
wraddress[1] => lutrama144.PORTAADDR1
wraddress[1] => lutrama145.PORTAADDR1
wraddress[1] => lutrama146.PORTAADDR1
wraddress[1] => lutrama147.PORTAADDR1
wraddress[1] => lutrama148.PORTAADDR1
wraddress[1] => lutrama149.PORTAADDR1
wraddress[1] => lutrama150.PORTAADDR1
wraddress[1] => lutrama151.PORTAADDR1
wraddress[1] => lutrama152.PORTAADDR1
wraddress[1] => lutrama153.PORTAADDR1
wraddress[1] => lutrama154.PORTAADDR1
wraddress[1] => lutrama155.PORTAADDR1
wraddress[1] => lutrama156.PORTAADDR1
wraddress[1] => lutrama157.PORTAADDR1
wraddress[1] => lutrama158.PORTAADDR1
wraddress[1] => lutrama159.PORTAADDR1
wraddress[1] => lutrama160.PORTAADDR1
wraddress[1] => lutrama161.PORTAADDR1
wraddress[1] => lutrama162.PORTAADDR1
wraddress[1] => lutrama163.PORTAADDR1
wraddress[1] => lutrama164.PORTAADDR1
wraddress[1] => lutrama165.PORTAADDR1
wraddress[1] => lutrama166.PORTAADDR1
wraddress[1] => lutrama167.PORTAADDR1
wraddress[1] => lutrama168.PORTAADDR1
wraddress[1] => lutrama169.PORTAADDR1
wraddress[1] => lutrama170.PORTAADDR1
wraddress[1] => lutrama171.PORTAADDR1
wraddress[1] => lutrama172.PORTAADDR1
wraddress[1] => lutrama173.PORTAADDR1
wraddress[1] => lutrama174.PORTAADDR1
wraddress[1] => lutrama175.PORTAADDR1
wraddress[1] => lutrama176.PORTAADDR1
wraddress[1] => lutrama177.PORTAADDR1
wraddress[1] => lutrama178.PORTAADDR1
wraddress[1] => lutrama179.PORTAADDR1
wraddress[1] => lutrama180.PORTAADDR1
wraddress[1] => lutrama181.PORTAADDR1
wraddress[1] => lutrama182.PORTAADDR1
wraddress[1] => lutrama183.PORTAADDR1
wraddress[1] => lutrama184.PORTAADDR1
wraddress[1] => lutrama185.PORTAADDR1
wraddress[1] => lutrama186.PORTAADDR1
wraddress[1] => lutrama187.PORTAADDR1
wraddress[1] => lutrama188.PORTAADDR1
wraddress[1] => lutrama189.PORTAADDR1
wraddress[1] => lutrama190.PORTAADDR1
wraddress[1] => lutrama191.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[2] => lutrama32.PORTAADDR2
wraddress[2] => lutrama33.PORTAADDR2
wraddress[2] => lutrama34.PORTAADDR2
wraddress[2] => lutrama35.PORTAADDR2
wraddress[2] => lutrama36.PORTAADDR2
wraddress[2] => lutrama37.PORTAADDR2
wraddress[2] => lutrama38.PORTAADDR2
wraddress[2] => lutrama39.PORTAADDR2
wraddress[2] => lutrama40.PORTAADDR2
wraddress[2] => lutrama41.PORTAADDR2
wraddress[2] => lutrama42.PORTAADDR2
wraddress[2] => lutrama43.PORTAADDR2
wraddress[2] => lutrama44.PORTAADDR2
wraddress[2] => lutrama45.PORTAADDR2
wraddress[2] => lutrama46.PORTAADDR2
wraddress[2] => lutrama47.PORTAADDR2
wraddress[2] => lutrama48.PORTAADDR2
wraddress[2] => lutrama49.PORTAADDR2
wraddress[2] => lutrama50.PORTAADDR2
wraddress[2] => lutrama51.PORTAADDR2
wraddress[2] => lutrama52.PORTAADDR2
wraddress[2] => lutrama53.PORTAADDR2
wraddress[2] => lutrama54.PORTAADDR2
wraddress[2] => lutrama55.PORTAADDR2
wraddress[2] => lutrama56.PORTAADDR2
wraddress[2] => lutrama57.PORTAADDR2
wraddress[2] => lutrama58.PORTAADDR2
wraddress[2] => lutrama59.PORTAADDR2
wraddress[2] => lutrama60.PORTAADDR2
wraddress[2] => lutrama61.PORTAADDR2
wraddress[2] => lutrama62.PORTAADDR2
wraddress[2] => lutrama63.PORTAADDR2
wraddress[2] => lutrama64.PORTAADDR2
wraddress[2] => lutrama65.PORTAADDR2
wraddress[2] => lutrama66.PORTAADDR2
wraddress[2] => lutrama67.PORTAADDR2
wraddress[2] => lutrama68.PORTAADDR2
wraddress[2] => lutrama69.PORTAADDR2
wraddress[2] => lutrama70.PORTAADDR2
wraddress[2] => lutrama71.PORTAADDR2
wraddress[2] => lutrama72.PORTAADDR2
wraddress[2] => lutrama73.PORTAADDR2
wraddress[2] => lutrama74.PORTAADDR2
wraddress[2] => lutrama75.PORTAADDR2
wraddress[2] => lutrama76.PORTAADDR2
wraddress[2] => lutrama77.PORTAADDR2
wraddress[2] => lutrama78.PORTAADDR2
wraddress[2] => lutrama79.PORTAADDR2
wraddress[2] => lutrama80.PORTAADDR2
wraddress[2] => lutrama81.PORTAADDR2
wraddress[2] => lutrama82.PORTAADDR2
wraddress[2] => lutrama83.PORTAADDR2
wraddress[2] => lutrama84.PORTAADDR2
wraddress[2] => lutrama85.PORTAADDR2
wraddress[2] => lutrama86.PORTAADDR2
wraddress[2] => lutrama87.PORTAADDR2
wraddress[2] => lutrama88.PORTAADDR2
wraddress[2] => lutrama89.PORTAADDR2
wraddress[2] => lutrama90.PORTAADDR2
wraddress[2] => lutrama91.PORTAADDR2
wraddress[2] => lutrama92.PORTAADDR2
wraddress[2] => lutrama93.PORTAADDR2
wraddress[2] => lutrama94.PORTAADDR2
wraddress[2] => lutrama95.PORTAADDR2
wraddress[2] => lutrama96.PORTAADDR2
wraddress[2] => lutrama97.PORTAADDR2
wraddress[2] => lutrama98.PORTAADDR2
wraddress[2] => lutrama99.PORTAADDR2
wraddress[2] => lutrama100.PORTAADDR2
wraddress[2] => lutrama101.PORTAADDR2
wraddress[2] => lutrama102.PORTAADDR2
wraddress[2] => lutrama103.PORTAADDR2
wraddress[2] => lutrama104.PORTAADDR2
wraddress[2] => lutrama105.PORTAADDR2
wraddress[2] => lutrama106.PORTAADDR2
wraddress[2] => lutrama107.PORTAADDR2
wraddress[2] => lutrama108.PORTAADDR2
wraddress[2] => lutrama109.PORTAADDR2
wraddress[2] => lutrama110.PORTAADDR2
wraddress[2] => lutrama111.PORTAADDR2
wraddress[2] => lutrama112.PORTAADDR2
wraddress[2] => lutrama113.PORTAADDR2
wraddress[2] => lutrama114.PORTAADDR2
wraddress[2] => lutrama115.PORTAADDR2
wraddress[2] => lutrama116.PORTAADDR2
wraddress[2] => lutrama117.PORTAADDR2
wraddress[2] => lutrama118.PORTAADDR2
wraddress[2] => lutrama119.PORTAADDR2
wraddress[2] => lutrama120.PORTAADDR2
wraddress[2] => lutrama121.PORTAADDR2
wraddress[2] => lutrama122.PORTAADDR2
wraddress[2] => lutrama123.PORTAADDR2
wraddress[2] => lutrama124.PORTAADDR2
wraddress[2] => lutrama125.PORTAADDR2
wraddress[2] => lutrama126.PORTAADDR2
wraddress[2] => lutrama127.PORTAADDR2
wraddress[2] => lutrama128.PORTAADDR2
wraddress[2] => lutrama129.PORTAADDR2
wraddress[2] => lutrama130.PORTAADDR2
wraddress[2] => lutrama131.PORTAADDR2
wraddress[2] => lutrama132.PORTAADDR2
wraddress[2] => lutrama133.PORTAADDR2
wraddress[2] => lutrama134.PORTAADDR2
wraddress[2] => lutrama135.PORTAADDR2
wraddress[2] => lutrama136.PORTAADDR2
wraddress[2] => lutrama137.PORTAADDR2
wraddress[2] => lutrama138.PORTAADDR2
wraddress[2] => lutrama139.PORTAADDR2
wraddress[2] => lutrama140.PORTAADDR2
wraddress[2] => lutrama141.PORTAADDR2
wraddress[2] => lutrama142.PORTAADDR2
wraddress[2] => lutrama143.PORTAADDR2
wraddress[2] => lutrama144.PORTAADDR2
wraddress[2] => lutrama145.PORTAADDR2
wraddress[2] => lutrama146.PORTAADDR2
wraddress[2] => lutrama147.PORTAADDR2
wraddress[2] => lutrama148.PORTAADDR2
wraddress[2] => lutrama149.PORTAADDR2
wraddress[2] => lutrama150.PORTAADDR2
wraddress[2] => lutrama151.PORTAADDR2
wraddress[2] => lutrama152.PORTAADDR2
wraddress[2] => lutrama153.PORTAADDR2
wraddress[2] => lutrama154.PORTAADDR2
wraddress[2] => lutrama155.PORTAADDR2
wraddress[2] => lutrama156.PORTAADDR2
wraddress[2] => lutrama157.PORTAADDR2
wraddress[2] => lutrama158.PORTAADDR2
wraddress[2] => lutrama159.PORTAADDR2
wraddress[2] => lutrama160.PORTAADDR2
wraddress[2] => lutrama161.PORTAADDR2
wraddress[2] => lutrama162.PORTAADDR2
wraddress[2] => lutrama163.PORTAADDR2
wraddress[2] => lutrama164.PORTAADDR2
wraddress[2] => lutrama165.PORTAADDR2
wraddress[2] => lutrama166.PORTAADDR2
wraddress[2] => lutrama167.PORTAADDR2
wraddress[2] => lutrama168.PORTAADDR2
wraddress[2] => lutrama169.PORTAADDR2
wraddress[2] => lutrama170.PORTAADDR2
wraddress[2] => lutrama171.PORTAADDR2
wraddress[2] => lutrama172.PORTAADDR2
wraddress[2] => lutrama173.PORTAADDR2
wraddress[2] => lutrama174.PORTAADDR2
wraddress[2] => lutrama175.PORTAADDR2
wraddress[2] => lutrama176.PORTAADDR2
wraddress[2] => lutrama177.PORTAADDR2
wraddress[2] => lutrama178.PORTAADDR2
wraddress[2] => lutrama179.PORTAADDR2
wraddress[2] => lutrama180.PORTAADDR2
wraddress[2] => lutrama181.PORTAADDR2
wraddress[2] => lutrama182.PORTAADDR2
wraddress[2] => lutrama183.PORTAADDR2
wraddress[2] => lutrama184.PORTAADDR2
wraddress[2] => lutrama185.PORTAADDR2
wraddress[2] => lutrama186.PORTAADDR2
wraddress[2] => lutrama187.PORTAADDR2
wraddress[2] => lutrama188.PORTAADDR2
wraddress[2] => lutrama189.PORTAADDR2
wraddress[2] => lutrama190.PORTAADDR2
wraddress[2] => lutrama191.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[3] => lutrama32.PORTAADDR3
wraddress[3] => lutrama33.PORTAADDR3
wraddress[3] => lutrama34.PORTAADDR3
wraddress[3] => lutrama35.PORTAADDR3
wraddress[3] => lutrama36.PORTAADDR3
wraddress[3] => lutrama37.PORTAADDR3
wraddress[3] => lutrama38.PORTAADDR3
wraddress[3] => lutrama39.PORTAADDR3
wraddress[3] => lutrama40.PORTAADDR3
wraddress[3] => lutrama41.PORTAADDR3
wraddress[3] => lutrama42.PORTAADDR3
wraddress[3] => lutrama43.PORTAADDR3
wraddress[3] => lutrama44.PORTAADDR3
wraddress[3] => lutrama45.PORTAADDR3
wraddress[3] => lutrama46.PORTAADDR3
wraddress[3] => lutrama47.PORTAADDR3
wraddress[3] => lutrama48.PORTAADDR3
wraddress[3] => lutrama49.PORTAADDR3
wraddress[3] => lutrama50.PORTAADDR3
wraddress[3] => lutrama51.PORTAADDR3
wraddress[3] => lutrama52.PORTAADDR3
wraddress[3] => lutrama53.PORTAADDR3
wraddress[3] => lutrama54.PORTAADDR3
wraddress[3] => lutrama55.PORTAADDR3
wraddress[3] => lutrama56.PORTAADDR3
wraddress[3] => lutrama57.PORTAADDR3
wraddress[3] => lutrama58.PORTAADDR3
wraddress[3] => lutrama59.PORTAADDR3
wraddress[3] => lutrama60.PORTAADDR3
wraddress[3] => lutrama61.PORTAADDR3
wraddress[3] => lutrama62.PORTAADDR3
wraddress[3] => lutrama63.PORTAADDR3
wraddress[3] => lutrama64.PORTAADDR3
wraddress[3] => lutrama65.PORTAADDR3
wraddress[3] => lutrama66.PORTAADDR3
wraddress[3] => lutrama67.PORTAADDR3
wraddress[3] => lutrama68.PORTAADDR3
wraddress[3] => lutrama69.PORTAADDR3
wraddress[3] => lutrama70.PORTAADDR3
wraddress[3] => lutrama71.PORTAADDR3
wraddress[3] => lutrama72.PORTAADDR3
wraddress[3] => lutrama73.PORTAADDR3
wraddress[3] => lutrama74.PORTAADDR3
wraddress[3] => lutrama75.PORTAADDR3
wraddress[3] => lutrama76.PORTAADDR3
wraddress[3] => lutrama77.PORTAADDR3
wraddress[3] => lutrama78.PORTAADDR3
wraddress[3] => lutrama79.PORTAADDR3
wraddress[3] => lutrama80.PORTAADDR3
wraddress[3] => lutrama81.PORTAADDR3
wraddress[3] => lutrama82.PORTAADDR3
wraddress[3] => lutrama83.PORTAADDR3
wraddress[3] => lutrama84.PORTAADDR3
wraddress[3] => lutrama85.PORTAADDR3
wraddress[3] => lutrama86.PORTAADDR3
wraddress[3] => lutrama87.PORTAADDR3
wraddress[3] => lutrama88.PORTAADDR3
wraddress[3] => lutrama89.PORTAADDR3
wraddress[3] => lutrama90.PORTAADDR3
wraddress[3] => lutrama91.PORTAADDR3
wraddress[3] => lutrama92.PORTAADDR3
wraddress[3] => lutrama93.PORTAADDR3
wraddress[3] => lutrama94.PORTAADDR3
wraddress[3] => lutrama95.PORTAADDR3
wraddress[3] => lutrama96.PORTAADDR3
wraddress[3] => lutrama97.PORTAADDR3
wraddress[3] => lutrama98.PORTAADDR3
wraddress[3] => lutrama99.PORTAADDR3
wraddress[3] => lutrama100.PORTAADDR3
wraddress[3] => lutrama101.PORTAADDR3
wraddress[3] => lutrama102.PORTAADDR3
wraddress[3] => lutrama103.PORTAADDR3
wraddress[3] => lutrama104.PORTAADDR3
wraddress[3] => lutrama105.PORTAADDR3
wraddress[3] => lutrama106.PORTAADDR3
wraddress[3] => lutrama107.PORTAADDR3
wraddress[3] => lutrama108.PORTAADDR3
wraddress[3] => lutrama109.PORTAADDR3
wraddress[3] => lutrama110.PORTAADDR3
wraddress[3] => lutrama111.PORTAADDR3
wraddress[3] => lutrama112.PORTAADDR3
wraddress[3] => lutrama113.PORTAADDR3
wraddress[3] => lutrama114.PORTAADDR3
wraddress[3] => lutrama115.PORTAADDR3
wraddress[3] => lutrama116.PORTAADDR3
wraddress[3] => lutrama117.PORTAADDR3
wraddress[3] => lutrama118.PORTAADDR3
wraddress[3] => lutrama119.PORTAADDR3
wraddress[3] => lutrama120.PORTAADDR3
wraddress[3] => lutrama121.PORTAADDR3
wraddress[3] => lutrama122.PORTAADDR3
wraddress[3] => lutrama123.PORTAADDR3
wraddress[3] => lutrama124.PORTAADDR3
wraddress[3] => lutrama125.PORTAADDR3
wraddress[3] => lutrama126.PORTAADDR3
wraddress[3] => lutrama127.PORTAADDR3
wraddress[3] => lutrama128.PORTAADDR3
wraddress[3] => lutrama129.PORTAADDR3
wraddress[3] => lutrama130.PORTAADDR3
wraddress[3] => lutrama131.PORTAADDR3
wraddress[3] => lutrama132.PORTAADDR3
wraddress[3] => lutrama133.PORTAADDR3
wraddress[3] => lutrama134.PORTAADDR3
wraddress[3] => lutrama135.PORTAADDR3
wraddress[3] => lutrama136.PORTAADDR3
wraddress[3] => lutrama137.PORTAADDR3
wraddress[3] => lutrama138.PORTAADDR3
wraddress[3] => lutrama139.PORTAADDR3
wraddress[3] => lutrama140.PORTAADDR3
wraddress[3] => lutrama141.PORTAADDR3
wraddress[3] => lutrama142.PORTAADDR3
wraddress[3] => lutrama143.PORTAADDR3
wraddress[3] => lutrama144.PORTAADDR3
wraddress[3] => lutrama145.PORTAADDR3
wraddress[3] => lutrama146.PORTAADDR3
wraddress[3] => lutrama147.PORTAADDR3
wraddress[3] => lutrama148.PORTAADDR3
wraddress[3] => lutrama149.PORTAADDR3
wraddress[3] => lutrama150.PORTAADDR3
wraddress[3] => lutrama151.PORTAADDR3
wraddress[3] => lutrama152.PORTAADDR3
wraddress[3] => lutrama153.PORTAADDR3
wraddress[3] => lutrama154.PORTAADDR3
wraddress[3] => lutrama155.PORTAADDR3
wraddress[3] => lutrama156.PORTAADDR3
wraddress[3] => lutrama157.PORTAADDR3
wraddress[3] => lutrama158.PORTAADDR3
wraddress[3] => lutrama159.PORTAADDR3
wraddress[3] => lutrama160.PORTAADDR3
wraddress[3] => lutrama161.PORTAADDR3
wraddress[3] => lutrama162.PORTAADDR3
wraddress[3] => lutrama163.PORTAADDR3
wraddress[3] => lutrama164.PORTAADDR3
wraddress[3] => lutrama165.PORTAADDR3
wraddress[3] => lutrama166.PORTAADDR3
wraddress[3] => lutrama167.PORTAADDR3
wraddress[3] => lutrama168.PORTAADDR3
wraddress[3] => lutrama169.PORTAADDR3
wraddress[3] => lutrama170.PORTAADDR3
wraddress[3] => lutrama171.PORTAADDR3
wraddress[3] => lutrama172.PORTAADDR3
wraddress[3] => lutrama173.PORTAADDR3
wraddress[3] => lutrama174.PORTAADDR3
wraddress[3] => lutrama175.PORTAADDR3
wraddress[3] => lutrama176.PORTAADDR3
wraddress[3] => lutrama177.PORTAADDR3
wraddress[3] => lutrama178.PORTAADDR3
wraddress[3] => lutrama179.PORTAADDR3
wraddress[3] => lutrama180.PORTAADDR3
wraddress[3] => lutrama181.PORTAADDR3
wraddress[3] => lutrama182.PORTAADDR3
wraddress[3] => lutrama183.PORTAADDR3
wraddress[3] => lutrama184.PORTAADDR3
wraddress[3] => lutrama185.PORTAADDR3
wraddress[3] => lutrama186.PORTAADDR3
wraddress[3] => lutrama187.PORTAADDR3
wraddress[3] => lutrama188.PORTAADDR3
wraddress[3] => lutrama189.PORTAADDR3
wraddress[3] => lutrama190.PORTAADDR3
wraddress[3] => lutrama191.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wraddress[4] => lutrama32.PORTAADDR4
wraddress[4] => lutrama33.PORTAADDR4
wraddress[4] => lutrama34.PORTAADDR4
wraddress[4] => lutrama35.PORTAADDR4
wraddress[4] => lutrama36.PORTAADDR4
wraddress[4] => lutrama37.PORTAADDR4
wraddress[4] => lutrama38.PORTAADDR4
wraddress[4] => lutrama39.PORTAADDR4
wraddress[4] => lutrama40.PORTAADDR4
wraddress[4] => lutrama41.PORTAADDR4
wraddress[4] => lutrama42.PORTAADDR4
wraddress[4] => lutrama43.PORTAADDR4
wraddress[4] => lutrama44.PORTAADDR4
wraddress[4] => lutrama45.PORTAADDR4
wraddress[4] => lutrama46.PORTAADDR4
wraddress[4] => lutrama47.PORTAADDR4
wraddress[4] => lutrama48.PORTAADDR4
wraddress[4] => lutrama49.PORTAADDR4
wraddress[4] => lutrama50.PORTAADDR4
wraddress[4] => lutrama51.PORTAADDR4
wraddress[4] => lutrama52.PORTAADDR4
wraddress[4] => lutrama53.PORTAADDR4
wraddress[4] => lutrama54.PORTAADDR4
wraddress[4] => lutrama55.PORTAADDR4
wraddress[4] => lutrama56.PORTAADDR4
wraddress[4] => lutrama57.PORTAADDR4
wraddress[4] => lutrama58.PORTAADDR4
wraddress[4] => lutrama59.PORTAADDR4
wraddress[4] => lutrama60.PORTAADDR4
wraddress[4] => lutrama61.PORTAADDR4
wraddress[4] => lutrama62.PORTAADDR4
wraddress[4] => lutrama63.PORTAADDR4
wraddress[4] => lutrama64.PORTAADDR4
wraddress[4] => lutrama65.PORTAADDR4
wraddress[4] => lutrama66.PORTAADDR4
wraddress[4] => lutrama67.PORTAADDR4
wraddress[4] => lutrama68.PORTAADDR4
wraddress[4] => lutrama69.PORTAADDR4
wraddress[4] => lutrama70.PORTAADDR4
wraddress[4] => lutrama71.PORTAADDR4
wraddress[4] => lutrama72.PORTAADDR4
wraddress[4] => lutrama73.PORTAADDR4
wraddress[4] => lutrama74.PORTAADDR4
wraddress[4] => lutrama75.PORTAADDR4
wraddress[4] => lutrama76.PORTAADDR4
wraddress[4] => lutrama77.PORTAADDR4
wraddress[4] => lutrama78.PORTAADDR4
wraddress[4] => lutrama79.PORTAADDR4
wraddress[4] => lutrama80.PORTAADDR4
wraddress[4] => lutrama81.PORTAADDR4
wraddress[4] => lutrama82.PORTAADDR4
wraddress[4] => lutrama83.PORTAADDR4
wraddress[4] => lutrama84.PORTAADDR4
wraddress[4] => lutrama85.PORTAADDR4
wraddress[4] => lutrama86.PORTAADDR4
wraddress[4] => lutrama87.PORTAADDR4
wraddress[4] => lutrama88.PORTAADDR4
wraddress[4] => lutrama89.PORTAADDR4
wraddress[4] => lutrama90.PORTAADDR4
wraddress[4] => lutrama91.PORTAADDR4
wraddress[4] => lutrama92.PORTAADDR4
wraddress[4] => lutrama93.PORTAADDR4
wraddress[4] => lutrama94.PORTAADDR4
wraddress[4] => lutrama95.PORTAADDR4
wraddress[4] => lutrama96.PORTAADDR4
wraddress[4] => lutrama97.PORTAADDR4
wraddress[4] => lutrama98.PORTAADDR4
wraddress[4] => lutrama99.PORTAADDR4
wraddress[4] => lutrama100.PORTAADDR4
wraddress[4] => lutrama101.PORTAADDR4
wraddress[4] => lutrama102.PORTAADDR4
wraddress[4] => lutrama103.PORTAADDR4
wraddress[4] => lutrama104.PORTAADDR4
wraddress[4] => lutrama105.PORTAADDR4
wraddress[4] => lutrama106.PORTAADDR4
wraddress[4] => lutrama107.PORTAADDR4
wraddress[4] => lutrama108.PORTAADDR4
wraddress[4] => lutrama109.PORTAADDR4
wraddress[4] => lutrama110.PORTAADDR4
wraddress[4] => lutrama111.PORTAADDR4
wraddress[4] => lutrama112.PORTAADDR4
wraddress[4] => lutrama113.PORTAADDR4
wraddress[4] => lutrama114.PORTAADDR4
wraddress[4] => lutrama115.PORTAADDR4
wraddress[4] => lutrama116.PORTAADDR4
wraddress[4] => lutrama117.PORTAADDR4
wraddress[4] => lutrama118.PORTAADDR4
wraddress[4] => lutrama119.PORTAADDR4
wraddress[4] => lutrama120.PORTAADDR4
wraddress[4] => lutrama121.PORTAADDR4
wraddress[4] => lutrama122.PORTAADDR4
wraddress[4] => lutrama123.PORTAADDR4
wraddress[4] => lutrama124.PORTAADDR4
wraddress[4] => lutrama125.PORTAADDR4
wraddress[4] => lutrama126.PORTAADDR4
wraddress[4] => lutrama127.PORTAADDR4
wraddress[4] => lutrama128.PORTAADDR4
wraddress[4] => lutrama129.PORTAADDR4
wraddress[4] => lutrama130.PORTAADDR4
wraddress[4] => lutrama131.PORTAADDR4
wraddress[4] => lutrama132.PORTAADDR4
wraddress[4] => lutrama133.PORTAADDR4
wraddress[4] => lutrama134.PORTAADDR4
wraddress[4] => lutrama135.PORTAADDR4
wraddress[4] => lutrama136.PORTAADDR4
wraddress[4] => lutrama137.PORTAADDR4
wraddress[4] => lutrama138.PORTAADDR4
wraddress[4] => lutrama139.PORTAADDR4
wraddress[4] => lutrama140.PORTAADDR4
wraddress[4] => lutrama141.PORTAADDR4
wraddress[4] => lutrama142.PORTAADDR4
wraddress[4] => lutrama143.PORTAADDR4
wraddress[4] => lutrama144.PORTAADDR4
wraddress[4] => lutrama145.PORTAADDR4
wraddress[4] => lutrama146.PORTAADDR4
wraddress[4] => lutrama147.PORTAADDR4
wraddress[4] => lutrama148.PORTAADDR4
wraddress[4] => lutrama149.PORTAADDR4
wraddress[4] => lutrama150.PORTAADDR4
wraddress[4] => lutrama151.PORTAADDR4
wraddress[4] => lutrama152.PORTAADDR4
wraddress[4] => lutrama153.PORTAADDR4
wraddress[4] => lutrama154.PORTAADDR4
wraddress[4] => lutrama155.PORTAADDR4
wraddress[4] => lutrama156.PORTAADDR4
wraddress[4] => lutrama157.PORTAADDR4
wraddress[4] => lutrama158.PORTAADDR4
wraddress[4] => lutrama159.PORTAADDR4
wraddress[4] => lutrama160.PORTAADDR4
wraddress[4] => lutrama161.PORTAADDR4
wraddress[4] => lutrama162.PORTAADDR4
wraddress[4] => lutrama163.PORTAADDR4
wraddress[4] => lutrama164.PORTAADDR4
wraddress[4] => lutrama165.PORTAADDR4
wraddress[4] => lutrama166.PORTAADDR4
wraddress[4] => lutrama167.PORTAADDR4
wraddress[4] => lutrama168.PORTAADDR4
wraddress[4] => lutrama169.PORTAADDR4
wraddress[4] => lutrama170.PORTAADDR4
wraddress[4] => lutrama171.PORTAADDR4
wraddress[4] => lutrama172.PORTAADDR4
wraddress[4] => lutrama173.PORTAADDR4
wraddress[4] => lutrama174.PORTAADDR4
wraddress[4] => lutrama175.PORTAADDR4
wraddress[4] => lutrama176.PORTAADDR4
wraddress[4] => lutrama177.PORTAADDR4
wraddress[4] => lutrama178.PORTAADDR4
wraddress[4] => lutrama179.PORTAADDR4
wraddress[4] => lutrama180.PORTAADDR4
wraddress[4] => lutrama181.PORTAADDR4
wraddress[4] => lutrama182.PORTAADDR4
wraddress[4] => lutrama183.PORTAADDR4
wraddress[4] => lutrama184.PORTAADDR4
wraddress[4] => lutrama185.PORTAADDR4
wraddress[4] => lutrama186.PORTAADDR4
wraddress[4] => lutrama187.PORTAADDR4
wraddress[4] => lutrama188.PORTAADDR4
wraddress[4] => lutrama189.PORTAADDR4
wraddress[4] => lutrama190.PORTAADDR4
wraddress[4] => lutrama191.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0
wren => lutrama32.ENA0
wren => lutrama33.ENA0
wren => lutrama34.ENA0
wren => lutrama35.ENA0
wren => lutrama36.ENA0
wren => lutrama37.ENA0
wren => lutrama38.ENA0
wren => lutrama39.ENA0
wren => lutrama40.ENA0
wren => lutrama41.ENA0
wren => lutrama42.ENA0
wren => lutrama43.ENA0
wren => lutrama44.ENA0
wren => lutrama45.ENA0
wren => lutrama46.ENA0
wren => lutrama47.ENA0
wren => lutrama48.ENA0
wren => lutrama49.ENA0
wren => lutrama50.ENA0
wren => lutrama51.ENA0
wren => lutrama52.ENA0
wren => lutrama53.ENA0
wren => lutrama54.ENA0
wren => lutrama55.ENA0
wren => lutrama56.ENA0
wren => lutrama57.ENA0
wren => lutrama58.ENA0
wren => lutrama59.ENA0
wren => lutrama60.ENA0
wren => lutrama61.ENA0
wren => lutrama62.ENA0
wren => lutrama63.ENA0
wren => lutrama64.ENA0
wren => lutrama65.ENA0
wren => lutrama66.ENA0
wren => lutrama67.ENA0
wren => lutrama68.ENA0
wren => lutrama69.ENA0
wren => lutrama70.ENA0
wren => lutrama71.ENA0
wren => lutrama72.ENA0
wren => lutrama73.ENA0
wren => lutrama74.ENA0
wren => lutrama75.ENA0
wren => lutrama76.ENA0
wren => lutrama77.ENA0
wren => lutrama78.ENA0
wren => lutrama79.ENA0
wren => lutrama80.ENA0
wren => lutrama81.ENA0
wren => lutrama82.ENA0
wren => lutrama83.ENA0
wren => lutrama84.ENA0
wren => lutrama85.ENA0
wren => lutrama86.ENA0
wren => lutrama87.ENA0
wren => lutrama88.ENA0
wren => lutrama89.ENA0
wren => lutrama90.ENA0
wren => lutrama91.ENA0
wren => lutrama92.ENA0
wren => lutrama93.ENA0
wren => lutrama94.ENA0
wren => lutrama95.ENA0
wren => lutrama96.ENA0
wren => lutrama97.ENA0
wren => lutrama98.ENA0
wren => lutrama99.ENA0
wren => lutrama100.ENA0
wren => lutrama101.ENA0
wren => lutrama102.ENA0
wren => lutrama103.ENA0
wren => lutrama104.ENA0
wren => lutrama105.ENA0
wren => lutrama106.ENA0
wren => lutrama107.ENA0
wren => lutrama108.ENA0
wren => lutrama109.ENA0
wren => lutrama110.ENA0
wren => lutrama111.ENA0
wren => lutrama112.ENA0
wren => lutrama113.ENA0
wren => lutrama114.ENA0
wren => lutrama115.ENA0
wren => lutrama116.ENA0
wren => lutrama117.ENA0
wren => lutrama118.ENA0
wren => lutrama119.ENA0
wren => lutrama120.ENA0
wren => lutrama121.ENA0
wren => lutrama122.ENA0
wren => lutrama123.ENA0
wren => lutrama124.ENA0
wren => lutrama125.ENA0
wren => lutrama126.ENA0
wren => lutrama127.ENA0
wren => lutrama128.ENA0
wren => lutrama129.ENA0
wren => lutrama130.ENA0
wren => lutrama131.ENA0
wren => lutrama132.ENA0
wren => lutrama133.ENA0
wren => lutrama134.ENA0
wren => lutrama135.ENA0
wren => lutrama136.ENA0
wren => lutrama137.ENA0
wren => lutrama138.ENA0
wren => lutrama139.ENA0
wren => lutrama140.ENA0
wren => lutrama141.ENA0
wren => lutrama142.ENA0
wren => lutrama143.ENA0
wren => lutrama144.ENA0
wren => lutrama145.ENA0
wren => lutrama146.ENA0
wren => lutrama147.ENA0
wren => lutrama148.ENA0
wren => lutrama149.ENA0
wren => lutrama150.ENA0
wren => lutrama151.ENA0
wren => lutrama152.ENA0
wren => lutrama153.ENA0
wren => lutrama154.ENA0
wren => lutrama155.ENA0
wren => lutrama156.ENA0
wren => lutrama157.ENA0
wren => lutrama158.ENA0
wren => lutrama159.ENA0
wren => lutrama160.ENA0
wren => lutrama161.ENA0
wren => lutrama162.ENA0
wren => lutrama163.ENA0
wren => lutrama164.ENA0
wren => lutrama165.ENA0
wren => lutrama166.ENA0
wren => lutrama167.ENA0
wren => lutrama168.ENA0
wren => lutrama169.ENA0
wren => lutrama170.ENA0
wren => lutrama171.ENA0
wren => lutrama172.ENA0
wren => lutrama173.ENA0
wren => lutrama174.ENA0
wren => lutrama175.ENA0
wren => lutrama176.ENA0
wren => lutrama177.ENA0
wren => lutrama178.ENA0
wren => lutrama179.ENA0
wren => lutrama180.ENA0
wren => lutrama181.ENA0
wren => lutrama182.ENA0
wren => lutrama183.ENA0
wren => lutrama184.ENA0
wren => lutrama185.ENA0
wren => lutrama186.ENA0
wren => lutrama187.ENA0
wren => lutrama188.ENA0
wren => lutrama189.ENA0
wren => lutrama190.ENA0
wren => lutrama191.ENA0


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_gaussian1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000ssian1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector
out_full[0] <= acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector.full
out_throttle[0] <= acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector.throttle
in_dec_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector_dec_pipelined_thread_bitsignaltemp.IN1
in_decrement[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector_decrement_bitsignaltemp.IN1
in_inc_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector_inc_pipelined_thread_bitsignaltemp.IN1
in_increment[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector_increment_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000ssian1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector
clock => clock.IN1
resetn => resetn.IN1
increment => IIschedcount.IN0
increment => threads_count.OUTPUTSELECT
increment => Add0.IN2
decrement => Add0.IN1
decrement2 => ~NO_FANOUT~
full <= full.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add2.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add2.IN1
throttle <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_sfc_s_c0_in_for_body4_s_c0_enter607_gaussian1:thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000_c0_exit62_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_f0000ssian1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3
out_data_out[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg.out_valid_out
in_feedback_in_10[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_10[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_10[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5:thebb_gaussian_B5|gaussian_bb_B5_stall_region:thebb_gaussian_B5_stall_region|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3|gaussian_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B5_sr_1:thebb_gaussian_B5_sr_1_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_1_tpl[0] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[0] => sr_1_x_q[0].DATAIN
in_i_data_1_tpl[1] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[1] => sr_1_x_q[1].DATAIN
in_i_data_1_tpl[2] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[2] => sr_1_x_q[2].DATAIN
in_i_data_1_tpl[3] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[3] => sr_1_x_q[3].DATAIN
in_i_data_1_tpl[4] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[4] => sr_1_x_q[4].DATAIN
in_i_data_1_tpl[5] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[5] => sr_1_x_q[5].DATAIN
in_i_data_1_tpl[6] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[6] => sr_1_x_q[6].DATAIN
in_i_data_1_tpl[7] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[7] => sr_1_x_q[7].DATAIN
in_i_data_1_tpl[8] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[8] => sr_1_x_q[8].DATAIN
in_i_data_1_tpl[9] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[9] => sr_1_x_q[9].DATAIN
in_i_data_1_tpl[10] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[10] => sr_1_x_q[10].DATAIN
in_i_data_1_tpl[11] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[11] => sr_1_x_q[11].DATAIN
in_i_data_1_tpl[12] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[12] => sr_1_x_q[12].DATAIN
in_i_data_1_tpl[13] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[13] => sr_1_x_q[13].DATAIN
in_i_data_1_tpl[14] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[14] => sr_1_x_q[14].DATAIN
in_i_data_1_tpl[15] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[15] => sr_1_x_q[15].DATAIN
in_i_data_1_tpl[16] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[16] => sr_1_x_q[16].DATAIN
in_i_data_1_tpl[17] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[17] => sr_1_x_q[17].DATAIN
in_i_data_1_tpl[18] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[18] => sr_1_x_q[18].DATAIN
in_i_data_1_tpl[19] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[19] => sr_1_x_q[19].DATAIN
in_i_data_1_tpl[20] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[20] => sr_1_x_q[20].DATAIN
in_i_data_1_tpl[21] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[21] => sr_1_x_q[21].DATAIN
in_i_data_1_tpl[22] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[22] => sr_1_x_q[22].DATAIN
in_i_data_1_tpl[23] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[23] => sr_1_x_q[23].DATAIN
in_i_data_1_tpl[24] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[24] => sr_1_x_q[24].DATAIN
in_i_data_1_tpl[25] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[25] => sr_1_x_q[25].DATAIN
in_i_data_1_tpl[26] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[26] => sr_1_x_q[26].DATAIN
in_i_data_1_tpl[27] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[27] => sr_1_x_q[27].DATAIN
in_i_data_1_tpl[28] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[28] => sr_1_x_q[28].DATAIN
in_i_data_1_tpl[29] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[29] => sr_1_x_q[29].DATAIN
in_i_data_1_tpl[30] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[30] => sr_1_x_q[30].DATAIN
in_i_data_1_tpl[31] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[31] => sr_1_x_q[31].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[1] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[2] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[3] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[4] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[5] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[6] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[7] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[8] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[9] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[10] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[11] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[12] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[13] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[14] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[15] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[16] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[17] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[18] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[19] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[20] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[21] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[22] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[23] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[24] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[25] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[26] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[27] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[28] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[29] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[30] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[31] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_1_x_q[0].CLK
clock => sr_1_x_q[1].CLK
clock => sr_1_x_q[2].CLK
clock => sr_1_x_q[3].CLK
clock => sr_1_x_q[4].CLK
clock => sr_1_x_q[5].CLK
clock => sr_1_x_q[6].CLK
clock => sr_1_x_q[7].CLK
clock => sr_1_x_q[8].CLK
clock => sr_1_x_q[9].CLK
clock => sr_1_x_q[10].CLK
clock => sr_1_x_q[11].CLK
clock => sr_1_x_q[12].CLK
clock => sr_1_x_q[13].CLK
clock => sr_1_x_q[14].CLK
clock => sr_1_x_q[15].CLK
clock => sr_1_x_q[16].CLK
clock => sr_1_x_q[17].CLK
clock => sr_1_x_q[18].CLK
clock => sr_1_x_q[19].CLK
clock => sr_1_x_q[20].CLK
clock => sr_1_x_q[21].CLK
clock => sr_1_x_q[22].CLK
clock => sr_1_x_q[23].CLK
clock => sr_1_x_q[24].CLK
clock => sr_1_x_q[25].CLK
clock => sr_1_x_q[26].CLK
clock => sr_1_x_q[27].CLK
clock => sr_1_x_q[28].CLK
clock => sr_1_x_q[29].CLK
clock => sr_1_x_q[30].CLK
clock => sr_1_x_q[31].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_1_x_q[0].ACLR
resetn => sr_1_x_q[1].ACLR
resetn => sr_1_x_q[2].ACLR
resetn => sr_1_x_q[3].ACLR
resetn => sr_1_x_q[4].ACLR
resetn => sr_1_x_q[5].ACLR
resetn => sr_1_x_q[6].ACLR
resetn => sr_1_x_q[7].ACLR
resetn => sr_1_x_q[8].ACLR
resetn => sr_1_x_q[9].ACLR
resetn => sr_1_x_q[10].ACLR
resetn => sr_1_x_q[11].ACLR
resetn => sr_1_x_q[12].ACLR
resetn => sr_1_x_q[13].ACLR
resetn => sr_1_x_q[14].ACLR
resetn => sr_1_x_q[15].ACLR
resetn => sr_1_x_q[16].ACLR
resetn => sr_1_x_q[17].ACLR
resetn => sr_1_x_q[18].ACLR
resetn => sr_1_x_q[19].ACLR
resetn => sr_1_x_q[20].ACLR
resetn => sr_1_x_q[21].ACLR
resetn => sr_1_x_q[22].ACLR
resetn => sr_1_x_q[23].ACLR
resetn => sr_1_x_q[24].ACLR
resetn => sr_1_x_q[25].ACLR
resetn => sr_1_x_q[26].ACLR
resetn => sr_1_x_q[27].ACLR
resetn => sr_1_x_q[28].ACLR
resetn => sr_1_x_q[29].ACLR
resetn => sr_1_x_q[30].ACLR
resetn => sr_1_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_1:theloop_limiter_gaussian1
in_i_stall[0] => limiter_i_stall_bitsignaltemp.IN1
in_i_stall_exit[0] => limiter_i_stall_exit_bitsignaltemp.IN1
in_i_valid[0] => limiter_i_valid_bitsignaltemp.IN1
in_i_valid_exit[0] => limiter_i_valid_exit_bitsignaltemp.IN1
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_1:theloop_limiter_gaussian1|acl_loop_limiter:thelimiter
clock => clock.IN1
resetn => resetn.IN1
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN1
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_1:theloop_limiter_gaussian1|acl_loop_limiter:thelimiter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4
in_forked_0[0] => in_forked_0[0].IN1
in_forked_1[0] => in_forked_1[0].IN1
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_j_047_0[0] => in_j_047_0[0].IN1
in_j_047_0[1] => in_j_047_0[1].IN1
in_j_047_0[2] => in_j_047_0[2].IN1
in_j_047_0[3] => in_j_047_0[3].IN1
in_j_047_0[4] => in_j_047_0[4].IN1
in_j_047_0[5] => in_j_047_0[5].IN1
in_j_047_0[6] => in_j_047_0[6].IN1
in_j_047_0[7] => in_j_047_0[7].IN1
in_j_047_0[8] => in_j_047_0[8].IN1
in_j_047_0[9] => in_j_047_0[9].IN1
in_j_047_0[10] => in_j_047_0[10].IN1
in_j_047_0[11] => in_j_047_0[11].IN1
in_j_047_0[12] => in_j_047_0[12].IN1
in_j_047_0[13] => in_j_047_0[13].IN1
in_j_047_0[14] => in_j_047_0[14].IN1
in_j_047_0[15] => in_j_047_0[15].IN1
in_j_047_0[16] => in_j_047_0[16].IN1
in_j_047_0[17] => in_j_047_0[17].IN1
in_j_047_0[18] => in_j_047_0[18].IN1
in_j_047_0[19] => in_j_047_0[19].IN1
in_j_047_0[20] => in_j_047_0[20].IN1
in_j_047_0[21] => in_j_047_0[21].IN1
in_j_047_0[22] => in_j_047_0[22].IN1
in_j_047_0[23] => in_j_047_0[23].IN1
in_j_047_0[24] => in_j_047_0[24].IN1
in_j_047_0[25] => in_j_047_0[25].IN1
in_j_047_0[26] => in_j_047_0[26].IN1
in_j_047_0[27] => in_j_047_0[27].IN1
in_j_047_0[28] => in_j_047_0[28].IN1
in_j_047_0[29] => in_j_047_0[29].IN1
in_j_047_0[30] => in_j_047_0[30].IN1
in_j_047_0[31] => in_j_047_0[31].IN1
in_j_047_1[0] => in_j_047_1[0].IN1
in_j_047_1[1] => in_j_047_1[1].IN1
in_j_047_1[2] => in_j_047_1[2].IN1
in_j_047_1[3] => in_j_047_1[3].IN1
in_j_047_1[4] => in_j_047_1[4].IN1
in_j_047_1[5] => in_j_047_1[5].IN1
in_j_047_1[6] => in_j_047_1[6].IN1
in_j_047_1[7] => in_j_047_1[7].IN1
in_j_047_1[8] => in_j_047_1[8].IN1
in_j_047_1[9] => in_j_047_1[9].IN1
in_j_047_1[10] => in_j_047_1[10].IN1
in_j_047_1[11] => in_j_047_1[11].IN1
in_j_047_1[12] => in_j_047_1[12].IN1
in_j_047_1[13] => in_j_047_1[13].IN1
in_j_047_1[14] => in_j_047_1[14].IN1
in_j_047_1[15] => in_j_047_1[15].IN1
in_j_047_1[16] => in_j_047_1[16].IN1
in_j_047_1[17] => in_j_047_1[17].IN1
in_j_047_1[18] => in_j_047_1[18].IN1
in_j_047_1[19] => in_j_047_1[19].IN1
in_j_047_1[20] => in_j_047_1[20].IN1
in_j_047_1[21] => in_j_047_1[21].IN1
in_j_047_1[22] => in_j_047_1[22].IN1
in_j_047_1[23] => in_j_047_1[23].IN1
in_j_047_1[24] => in_j_047_1[24].IN1
in_j_047_1[25] => in_j_047_1[25].IN1
in_j_047_1[26] => in_j_047_1[26].IN1
in_j_047_1[27] => in_j_047_1[27].IN1
in_j_047_1[28] => in_j_047_1[28].IN1
in_j_047_1[29] => in_j_047_1[29].IN1
in_j_047_1[30] => in_j_047_1[30].IN1
in_j_047_1[31] => in_j_047_1[31].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_add[0] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[1] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[2] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[3] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[4] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[5] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[6] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[7] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[8] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[9] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[10] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[11] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[12] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[13] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[14] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[15] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[16] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[17] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[18] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[19] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[20] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[21] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[22] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[23] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[24] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[25] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[26] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[27] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[28] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[29] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[30] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_add[31] <= gaussian_B4_branch:thegaussian_B4_branch.out_add
out_intel_reserved_ffwd_10_0[0] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[1] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[2] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[3] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[4] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[5] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[6] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[7] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[8] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[9] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[10] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[11] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[12] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[13] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[14] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[15] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[16] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[17] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[18] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[19] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[20] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[21] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[22] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[23] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[24] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[25] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[26] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[27] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[28] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[29] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[30] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[31] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[32] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[33] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[34] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[35] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[36] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[37] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[38] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[39] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[40] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[41] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[42] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[43] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[44] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[45] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[46] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[47] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[48] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[49] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[50] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[51] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[52] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[53] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[54] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[55] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[56] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[57] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[58] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[59] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[60] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[61] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[62] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[63] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_4_0[0] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[1] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[2] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[3] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[4] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[5] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[6] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[7] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[8] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[9] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[10] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[11] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[12] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[13] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[14] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[15] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[16] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[17] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[18] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[19] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[20] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[21] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[22] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[23] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[24] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[25] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[26] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[27] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[28] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[29] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[30] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[31] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_5_0[0] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[1] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[2] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[3] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[4] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[5] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[6] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[7] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[8] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[9] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[10] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[11] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[12] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[13] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[14] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[15] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[16] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[17] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[18] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[19] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[20] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[21] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[22] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[23] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[24] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[25] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[26] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[27] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[28] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[29] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[30] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[31] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_6_0[0] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[1] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[2] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[3] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[4] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[5] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[6] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[7] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[8] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[9] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[10] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[11] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[12] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[13] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[14] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[15] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[16] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[17] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[18] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[19] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[20] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[21] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[22] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[23] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[24] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[25] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[26] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[27] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[28] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[29] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[30] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[31] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[32] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_7_0[0] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[1] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[2] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[3] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[4] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[5] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[6] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[7] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[8] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[9] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[10] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[11] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[12] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[13] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[14] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[15] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[16] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[17] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[18] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[19] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[20] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[21] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[22] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[23] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[24] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[25] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[26] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[27] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[28] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[29] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[30] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[31] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_8_0[0] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_8_0
out_intel_reserved_ffwd_9_0[0] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[1] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[2] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[3] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[4] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[5] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[6] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[7] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[8] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[9] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[10] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[11] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[12] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[13] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[14] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[15] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[16] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[17] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[18] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[19] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[20] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[21] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[22] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[23] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[24] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[25] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[26] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[27] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[28] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[29] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[30] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[31] <= gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region.out_intel_reserved_ffwd_9_0
out_stall_out_0[0] <= gaussian_B4_merge:thegaussian_B4_merge.out_stall_out_0
out_stall_out_1[0] <= gaussian_B4_merge:thegaussian_B4_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= gaussian_B4_branch:thegaussian_B4_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_B4_merge:thegaussian_B4_merge
in_forked_0[0] => forked_mux_q.DATAB
in_forked_1[0] => forked_mux_q.DATAA
in_j_047_0[0] => j_047_mux_q.DATAB
in_j_047_0[1] => j_047_mux_q.DATAB
in_j_047_0[2] => j_047_mux_q.DATAB
in_j_047_0[3] => j_047_mux_q.DATAB
in_j_047_0[4] => j_047_mux_q.DATAB
in_j_047_0[5] => j_047_mux_q.DATAB
in_j_047_0[6] => j_047_mux_q.DATAB
in_j_047_0[7] => j_047_mux_q.DATAB
in_j_047_0[8] => j_047_mux_q.DATAB
in_j_047_0[9] => j_047_mux_q.DATAB
in_j_047_0[10] => j_047_mux_q.DATAB
in_j_047_0[11] => j_047_mux_q.DATAB
in_j_047_0[12] => j_047_mux_q.DATAB
in_j_047_0[13] => j_047_mux_q.DATAB
in_j_047_0[14] => j_047_mux_q.DATAB
in_j_047_0[15] => j_047_mux_q.DATAB
in_j_047_0[16] => j_047_mux_q.DATAB
in_j_047_0[17] => j_047_mux_q.DATAB
in_j_047_0[18] => j_047_mux_q.DATAB
in_j_047_0[19] => j_047_mux_q.DATAB
in_j_047_0[20] => j_047_mux_q.DATAB
in_j_047_0[21] => j_047_mux_q.DATAB
in_j_047_0[22] => j_047_mux_q.DATAB
in_j_047_0[23] => j_047_mux_q.DATAB
in_j_047_0[24] => j_047_mux_q.DATAB
in_j_047_0[25] => j_047_mux_q.DATAB
in_j_047_0[26] => j_047_mux_q.DATAB
in_j_047_0[27] => j_047_mux_q.DATAB
in_j_047_0[28] => j_047_mux_q.DATAB
in_j_047_0[29] => j_047_mux_q.DATAB
in_j_047_0[30] => j_047_mux_q.DATAB
in_j_047_0[31] => j_047_mux_q.DATAB
in_j_047_1[0] => j_047_mux_q.DATAA
in_j_047_1[1] => j_047_mux_q.DATAA
in_j_047_1[2] => j_047_mux_q.DATAA
in_j_047_1[3] => j_047_mux_q.DATAA
in_j_047_1[4] => j_047_mux_q.DATAA
in_j_047_1[5] => j_047_mux_q.DATAA
in_j_047_1[6] => j_047_mux_q.DATAA
in_j_047_1[7] => j_047_mux_q.DATAA
in_j_047_1[8] => j_047_mux_q.DATAA
in_j_047_1[9] => j_047_mux_q.DATAA
in_j_047_1[10] => j_047_mux_q.DATAA
in_j_047_1[11] => j_047_mux_q.DATAA
in_j_047_1[12] => j_047_mux_q.DATAA
in_j_047_1[13] => j_047_mux_q.DATAA
in_j_047_1[14] => j_047_mux_q.DATAA
in_j_047_1[15] => j_047_mux_q.DATAA
in_j_047_1[16] => j_047_mux_q.DATAA
in_j_047_1[17] => j_047_mux_q.DATAA
in_j_047_1[18] => j_047_mux_q.DATAA
in_j_047_1[19] => j_047_mux_q.DATAA
in_j_047_1[20] => j_047_mux_q.DATAA
in_j_047_1[21] => j_047_mux_q.DATAA
in_j_047_1[22] => j_047_mux_q.DATAA
in_j_047_1[23] => j_047_mux_q.DATAA
in_j_047_1[24] => j_047_mux_q.DATAA
in_j_047_1[25] => j_047_mux_q.DATAA
in_j_047_1[26] => j_047_mux_q.DATAA
in_j_047_1[27] => j_047_mux_q.DATAA
in_j_047_1[28] => j_047_mux_q.DATAA
in_j_047_1[29] => j_047_mux_q.DATAA
in_j_047_1[30] => j_047_mux_q.DATAA
in_j_047_1[31] => j_047_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[0] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[1] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[2] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[3] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[4] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[5] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[6] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[7] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[8] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[9] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[10] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[11] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[12] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[13] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[14] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[15] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[16] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[17] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[18] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[19] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[20] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[21] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[22] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[23] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[24] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[25] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[26] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[27] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[28] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[29] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[30] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_j_047[31] <= j_047_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region
out_intel_reserved_ffwd_4_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[1] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[2] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[3] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[4] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[5] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[6] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[7] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[8] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[9] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[10] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[11] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[12] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[13] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[14] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[15] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[16] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[17] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[18] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[19] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[20] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[21] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[22] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[23] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[24] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[25] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[26] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[27] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[28] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[29] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[30] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[31] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17.out_intel_reserved_ffwd_4_0
out_add[0] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_add[1] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_add[2] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_add[3] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_add[4] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_add[5] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_add[6] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_add[7] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_add[8] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_add[9] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_add[10] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_add[11] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_add[12] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_add[13] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_add[14] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_add[15] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_add[16] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_add[17] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_add[18] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_add[19] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_add[20] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_add[21] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_add[22] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_add[23] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_add[24] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_add[25] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_add[26] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_add[27] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_add[28] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_add[29] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_add[30] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_add[31] <= redist8_bgTrunc_i_add_gaussian9_sel_x_b_1_0_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= SE_out_bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18_1_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_5_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[1] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[2] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[3] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[4] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[5] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[6] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[7] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[8] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[9] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[10] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[11] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[12] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[13] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[14] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[15] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[16] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[17] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[18] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[19] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[20] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[21] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[22] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[23] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[24] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[25] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[26] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[27] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[28] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[29] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[30] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_5_0[31] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18.out_intel_reserved_ffwd_5_0
out_intel_reserved_ffwd_6_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[1] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[2] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[3] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[4] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[5] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[6] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[7] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[8] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[9] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[10] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[11] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[12] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[13] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[14] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[15] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[16] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[17] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[18] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[19] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[20] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[21] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[22] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[23] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[24] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[25] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[26] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[27] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[28] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[29] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[30] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[31] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_6_0[32] <= gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19.out_intel_reserved_ffwd_6_0
out_intel_reserved_ffwd_7_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[1] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[2] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[3] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[4] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[5] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[6] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[7] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[8] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[9] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[10] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[11] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[12] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[13] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[14] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[15] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[16] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[17] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[18] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[19] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[20] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[21] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[22] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[23] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[24] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[25] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[26] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[27] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[28] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[29] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[30] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_7_0[31] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20.out_intel_reserved_ffwd_7_0
out_intel_reserved_ffwd_8_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i1_unnamed_13_gaussian0:thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian21.out_intel_reserved_ffwd_8_0
out_intel_reserved_ffwd_9_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[1] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[2] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[3] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[4] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[5] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[6] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[7] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[8] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[9] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[10] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[11] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[12] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[13] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[14] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[15] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[16] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[17] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[18] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[19] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[20] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[21] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[22] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[23] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[24] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[25] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[26] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[27] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[28] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[29] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[30] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
out_intel_reserved_ffwd_9_0[31] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22.out_intel_reserved_ffwd_9_0
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
out_intel_reserved_ffwd_10_0[0] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[1] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[2] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[3] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[4] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[5] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[6] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[7] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[8] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[9] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[10] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[11] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[12] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[13] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[14] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[15] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[16] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[17] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[18] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[19] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[20] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[21] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[22] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[23] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[24] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[25] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[26] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[27] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[28] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[29] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[30] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[31] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[32] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[33] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[34] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[35] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[36] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[37] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[38] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[39] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[40] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[41] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[42] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[43] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[44] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[45] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[46] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[47] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[48] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[49] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[50] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[51] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[52] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[53] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[54] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[55] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[56] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[57] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[58] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[59] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[60] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[61] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[62] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
out_intel_reserved_ffwd_10_0[63] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23.out_intel_reserved_ffwd_10_0
in_stall_in[0] => SE_out_bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18_1_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_forked[0] => bubble_select_stall_entry_b[0].IN1
in_j_047[0] => bubble_select_stall_entry_c[0].IN1
in_j_047[1] => bubble_select_stall_entry_c[1].IN1
in_j_047[2] => bubble_select_stall_entry_c[2].IN1
in_j_047[3] => bubble_select_stall_entry_c[3].IN1
in_j_047[4] => bubble_select_stall_entry_c[4].IN1
in_j_047[5] => bubble_select_stall_entry_c[5].IN1
in_j_047[6] => bubble_select_stall_entry_c[6].IN1
in_j_047[7] => bubble_select_stall_entry_c[7].IN1
in_j_047[8] => bubble_select_stall_entry_c[8].IN1
in_j_047[9] => bubble_select_stall_entry_c[9].IN1
in_j_047[10] => bubble_select_stall_entry_c[10].IN1
in_j_047[11] => bubble_select_stall_entry_c[11].IN1
in_j_047[12] => bubble_select_stall_entry_c[12].IN1
in_j_047[13] => bubble_select_stall_entry_c[13].IN1
in_j_047[14] => bubble_select_stall_entry_c[14].IN1
in_j_047[15] => bubble_select_stall_entry_c[15].IN1
in_j_047[16] => bubble_select_stall_entry_c[16].IN1
in_j_047[17] => bubble_select_stall_entry_c[17].IN1
in_j_047[18] => bubble_select_stall_entry_c[18].IN1
in_j_047[19] => bubble_select_stall_entry_c[19].IN1
in_j_047[20] => bubble_select_stall_entry_c[20].IN1
in_j_047[21] => bubble_select_stall_entry_c[21].IN1
in_j_047[22] => bubble_select_stall_entry_c[22].IN1
in_j_047[23] => bubble_select_stall_entry_c[23].IN1
in_j_047[24] => bubble_select_stall_entry_c[24].IN1
in_j_047[25] => bubble_select_stall_entry_c[25].IN1
in_j_047[26] => bubble_select_stall_entry_c[26].IN1
in_j_047[27] => bubble_select_stall_entry_c[27].IN1
in_j_047[28] => bubble_select_stall_entry_c[28].IN1
in_j_047[29] => bubble_select_stall_entry_c[29].IN1
in_j_047[30] => bubble_select_stall_entry_c[30].IN1
in_j_047[31] => bubble_select_stall_entry_c[31].IN1
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN14
resetn => resetn.IN14


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian15
out_dest_data_out_1_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_dest_data_out_1_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.valid_out
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian15|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian15|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B4_merge_reg_aunroll_x_3_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B4_merge_reg_aunroll_x_3_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian0
out_dest_data_out_3_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_dest_data_out_3_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.valid_out
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B4_merge_reg_aunroll_x_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|acl_valid_fifo_counter:thebubble_out_gaussian_B4_merge_reg_aunroll_x_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_5_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
out_intel_reserved_ffwd_5_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_5_0[0] => in_src_data_in_5_0[0].IN1
in_src_data_in_5_0[1] => in_src_data_in_5_0[1].IN1
in_src_data_in_5_0[2] => in_src_data_in_5_0[2].IN1
in_src_data_in_5_0[3] => in_src_data_in_5_0[3].IN1
in_src_data_in_5_0[4] => in_src_data_in_5_0[4].IN1
in_src_data_in_5_0[5] => in_src_data_in_5_0[5].IN1
in_src_data_in_5_0[6] => in_src_data_in_5_0[6].IN1
in_src_data_in_5_0[7] => in_src_data_in_5_0[7].IN1
in_src_data_in_5_0[8] => in_src_data_in_5_0[8].IN1
in_src_data_in_5_0[9] => in_src_data_in_5_0[9].IN1
in_src_data_in_5_0[10] => in_src_data_in_5_0[10].IN1
in_src_data_in_5_0[11] => in_src_data_in_5_0[11].IN1
in_src_data_in_5_0[12] => in_src_data_in_5_0[12].IN1
in_src_data_in_5_0[13] => in_src_data_in_5_0[13].IN1
in_src_data_in_5_0[14] => in_src_data_in_5_0[14].IN1
in_src_data_in_5_0[15] => in_src_data_in_5_0[15].IN1
in_src_data_in_5_0[16] => in_src_data_in_5_0[16].IN1
in_src_data_in_5_0[17] => in_src_data_in_5_0[17].IN1
in_src_data_in_5_0[18] => in_src_data_in_5_0[18].IN1
in_src_data_in_5_0[19] => in_src_data_in_5_0[19].IN1
in_src_data_in_5_0[20] => in_src_data_in_5_0[20].IN1
in_src_data_in_5_0[21] => in_src_data_in_5_0[21].IN1
in_src_data_in_5_0[22] => in_src_data_in_5_0[22].IN1
in_src_data_in_5_0[23] => in_src_data_in_5_0[23].IN1
in_src_data_in_5_0[24] => in_src_data_in_5_0[24].IN1
in_src_data_in_5_0[25] => in_src_data_in_5_0[25].IN1
in_src_data_in_5_0[26] => in_src_data_in_5_0[26].IN1
in_src_data_in_5_0[27] => in_src_data_in_5_0[27].IN1
in_src_data_in_5_0[28] => in_src_data_in_5_0[28].IN1
in_src_data_in_5_0[29] => in_src_data_in_5_0[29].IN1
in_src_data_in_5_0[30] => in_src_data_in_5_0[30].IN1
in_src_data_in_5_0[31] => in_src_data_in_5_0[31].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_10_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian2
out_dest_data_out_2_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_dest_data_out_2_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.valid_out
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian2|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian2|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_B4_merge_reg:thegaussian_B4_merge_reg_aunroll_x
out_data_out_0_tpl[0] <= gaussian_B4_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[1] <= gaussian_B4_merge_reg_data_reg_0_x_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[2] <= gaussian_B4_merge_reg_data_reg_0_x_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[3] <= gaussian_B4_merge_reg_data_reg_0_x_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[4] <= gaussian_B4_merge_reg_data_reg_0_x_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[5] <= gaussian_B4_merge_reg_data_reg_0_x_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[6] <= gaussian_B4_merge_reg_data_reg_0_x_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[7] <= gaussian_B4_merge_reg_data_reg_0_x_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[8] <= gaussian_B4_merge_reg_data_reg_0_x_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[9] <= gaussian_B4_merge_reg_data_reg_0_x_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[10] <= gaussian_B4_merge_reg_data_reg_0_x_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[11] <= gaussian_B4_merge_reg_data_reg_0_x_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[12] <= gaussian_B4_merge_reg_data_reg_0_x_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[13] <= gaussian_B4_merge_reg_data_reg_0_x_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[14] <= gaussian_B4_merge_reg_data_reg_0_x_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[15] <= gaussian_B4_merge_reg_data_reg_0_x_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[16] <= gaussian_B4_merge_reg_data_reg_0_x_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[17] <= gaussian_B4_merge_reg_data_reg_0_x_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[18] <= gaussian_B4_merge_reg_data_reg_0_x_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[19] <= gaussian_B4_merge_reg_data_reg_0_x_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[20] <= gaussian_B4_merge_reg_data_reg_0_x_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[21] <= gaussian_B4_merge_reg_data_reg_0_x_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[22] <= gaussian_B4_merge_reg_data_reg_0_x_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[23] <= gaussian_B4_merge_reg_data_reg_0_x_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[24] <= gaussian_B4_merge_reg_data_reg_0_x_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[25] <= gaussian_B4_merge_reg_data_reg_0_x_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[26] <= gaussian_B4_merge_reg_data_reg_0_x_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[27] <= gaussian_B4_merge_reg_data_reg_0_x_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[28] <= gaussian_B4_merge_reg_data_reg_0_x_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[29] <= gaussian_B4_merge_reg_data_reg_0_x_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[30] <= gaussian_B4_merge_reg_data_reg_0_x_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_0_tpl[31] <= gaussian_B4_merge_reg_data_reg_0_x_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[0] <= gaussian_B4_merge_reg_data_reg_1_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= gaussian_B4_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => gaussian_B4_merge_reg_data_reg_0_x_q[0].DATAIN
in_data_in_0_tpl[1] => gaussian_B4_merge_reg_data_reg_0_x_q[1].DATAIN
in_data_in_0_tpl[2] => gaussian_B4_merge_reg_data_reg_0_x_q[2].DATAIN
in_data_in_0_tpl[3] => gaussian_B4_merge_reg_data_reg_0_x_q[3].DATAIN
in_data_in_0_tpl[4] => gaussian_B4_merge_reg_data_reg_0_x_q[4].DATAIN
in_data_in_0_tpl[5] => gaussian_B4_merge_reg_data_reg_0_x_q[5].DATAIN
in_data_in_0_tpl[6] => gaussian_B4_merge_reg_data_reg_0_x_q[6].DATAIN
in_data_in_0_tpl[7] => gaussian_B4_merge_reg_data_reg_0_x_q[7].DATAIN
in_data_in_0_tpl[8] => gaussian_B4_merge_reg_data_reg_0_x_q[8].DATAIN
in_data_in_0_tpl[9] => gaussian_B4_merge_reg_data_reg_0_x_q[9].DATAIN
in_data_in_0_tpl[10] => gaussian_B4_merge_reg_data_reg_0_x_q[10].DATAIN
in_data_in_0_tpl[11] => gaussian_B4_merge_reg_data_reg_0_x_q[11].DATAIN
in_data_in_0_tpl[12] => gaussian_B4_merge_reg_data_reg_0_x_q[12].DATAIN
in_data_in_0_tpl[13] => gaussian_B4_merge_reg_data_reg_0_x_q[13].DATAIN
in_data_in_0_tpl[14] => gaussian_B4_merge_reg_data_reg_0_x_q[14].DATAIN
in_data_in_0_tpl[15] => gaussian_B4_merge_reg_data_reg_0_x_q[15].DATAIN
in_data_in_0_tpl[16] => gaussian_B4_merge_reg_data_reg_0_x_q[16].DATAIN
in_data_in_0_tpl[17] => gaussian_B4_merge_reg_data_reg_0_x_q[17].DATAIN
in_data_in_0_tpl[18] => gaussian_B4_merge_reg_data_reg_0_x_q[18].DATAIN
in_data_in_0_tpl[19] => gaussian_B4_merge_reg_data_reg_0_x_q[19].DATAIN
in_data_in_0_tpl[20] => gaussian_B4_merge_reg_data_reg_0_x_q[20].DATAIN
in_data_in_0_tpl[21] => gaussian_B4_merge_reg_data_reg_0_x_q[21].DATAIN
in_data_in_0_tpl[22] => gaussian_B4_merge_reg_data_reg_0_x_q[22].DATAIN
in_data_in_0_tpl[23] => gaussian_B4_merge_reg_data_reg_0_x_q[23].DATAIN
in_data_in_0_tpl[24] => gaussian_B4_merge_reg_data_reg_0_x_q[24].DATAIN
in_data_in_0_tpl[25] => gaussian_B4_merge_reg_data_reg_0_x_q[25].DATAIN
in_data_in_0_tpl[26] => gaussian_B4_merge_reg_data_reg_0_x_q[26].DATAIN
in_data_in_0_tpl[27] => gaussian_B4_merge_reg_data_reg_0_x_q[27].DATAIN
in_data_in_0_tpl[28] => gaussian_B4_merge_reg_data_reg_0_x_q[28].DATAIN
in_data_in_0_tpl[29] => gaussian_B4_merge_reg_data_reg_0_x_q[29].DATAIN
in_data_in_0_tpl[30] => gaussian_B4_merge_reg_data_reg_0_x_q[30].DATAIN
in_data_in_0_tpl[31] => gaussian_B4_merge_reg_data_reg_0_x_q[31].DATAIN
in_data_in_1_tpl[0] => gaussian_B4_merge_reg_data_reg_1_x_q[0].DATAIN
in_valid_in[0] => gaussian_B4_merge_reg_valid_reg_q[0].DATAIN
in_stall_in[0] => gaussian_B4_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_gaussian_B4_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= gaussian_B4_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => gaussian_B4_merge_reg_data_reg_0_x_q[0].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[1].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[2].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[3].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[4].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[5].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[6].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[7].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[8].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[9].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[10].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[11].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[12].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[13].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[14].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[15].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[16].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[17].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[18].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[19].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[20].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[21].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[22].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[23].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[24].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[25].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[26].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[27].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[28].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[29].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[30].CLK
clock => gaussian_B4_merge_reg_data_reg_0_x_q[31].CLK
clock => gaussian_B4_merge_reg_data_reg_1_x_q[0].CLK
clock => gaussian_B4_merge_reg_valid_reg_q[0].CLK
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[0].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[1].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[2].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[3].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[4].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[5].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[6].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[7].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[8].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[9].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[10].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[11].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[12].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[13].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[14].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[15].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[16].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[17].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[18].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[19].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[20].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[21].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[22].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[23].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[24].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[25].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[26].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[27].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[28].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[29].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[30].ACLR
resetn => gaussian_B4_merge_reg_data_reg_0_x_q[31].ACLR
resetn => gaussian_B4_merge_reg_data_reg_1_x_q[0].ACLR
resetn => gaussian_B4_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_9_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
out_intel_reserved_ffwd_9_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_9_0[0] => in_src_data_in_9_0[0].IN1
in_src_data_in_9_0[1] => in_src_data_in_9_0[1].IN1
in_src_data_in_9_0[2] => in_src_data_in_9_0[2].IN1
in_src_data_in_9_0[3] => in_src_data_in_9_0[3].IN1
in_src_data_in_9_0[4] => in_src_data_in_9_0[4].IN1
in_src_data_in_9_0[5] => in_src_data_in_9_0[5].IN1
in_src_data_in_9_0[6] => in_src_data_in_9_0[6].IN1
in_src_data_in_9_0[7] => in_src_data_in_9_0[7].IN1
in_src_data_in_9_0[8] => in_src_data_in_9_0[8].IN1
in_src_data_in_9_0[9] => in_src_data_in_9_0[9].IN1
in_src_data_in_9_0[10] => in_src_data_in_9_0[10].IN1
in_src_data_in_9_0[11] => in_src_data_in_9_0[11].IN1
in_src_data_in_9_0[12] => in_src_data_in_9_0[12].IN1
in_src_data_in_9_0[13] => in_src_data_in_9_0[13].IN1
in_src_data_in_9_0[14] => in_src_data_in_9_0[14].IN1
in_src_data_in_9_0[15] => in_src_data_in_9_0[15].IN1
in_src_data_in_9_0[16] => in_src_data_in_9_0[16].IN1
in_src_data_in_9_0[17] => in_src_data_in_9_0[17].IN1
in_src_data_in_9_0[18] => in_src_data_in_9_0[18].IN1
in_src_data_in_9_0[19] => in_src_data_in_9_0[19].IN1
in_src_data_in_9_0[20] => in_src_data_in_9_0[20].IN1
in_src_data_in_9_0[21] => in_src_data_in_9_0[21].IN1
in_src_data_in_9_0[22] => in_src_data_in_9_0[22].IN1
in_src_data_in_9_0[23] => in_src_data_in_9_0[23].IN1
in_src_data_in_9_0[24] => in_src_data_in_9_0[24].IN1
in_src_data_in_9_0[25] => in_src_data_in_9_0[25].IN1
in_src_data_in_9_0[26] => in_src_data_in_9_0[26].IN1
in_src_data_in_9_0[27] => in_src_data_in_9_0[27].IN1
in_src_data_in_9_0[28] => in_src_data_in_9_0[28].IN1
in_src_data_in_9_0[29] => in_src_data_in_9_0[29].IN1
in_src_data_in_9_0[30] => in_src_data_in_9_0[30].IN1
in_src_data_in_9_0[31] => in_src_data_in_9_0[31].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_14_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i1_unnamed_13_gaussian0:thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian21
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_8_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_8_0[0] => element_extension2_q[0].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i1_unnamed_13_gaussian0:thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian21|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_7_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
out_intel_reserved_ffwd_7_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_7_0[0] => in_src_data_in_7_0[0].IN1
in_src_data_in_7_0[1] => in_src_data_in_7_0[1].IN1
in_src_data_in_7_0[2] => in_src_data_in_7_0[2].IN1
in_src_data_in_7_0[3] => in_src_data_in_7_0[3].IN1
in_src_data_in_7_0[4] => in_src_data_in_7_0[4].IN1
in_src_data_in_7_0[5] => in_src_data_in_7_0[5].IN1
in_src_data_in_7_0[6] => in_src_data_in_7_0[6].IN1
in_src_data_in_7_0[7] => in_src_data_in_7_0[7].IN1
in_src_data_in_7_0[8] => in_src_data_in_7_0[8].IN1
in_src_data_in_7_0[9] => in_src_data_in_7_0[9].IN1
in_src_data_in_7_0[10] => in_src_data_in_7_0[10].IN1
in_src_data_in_7_0[11] => in_src_data_in_7_0[11].IN1
in_src_data_in_7_0[12] => in_src_data_in_7_0[12].IN1
in_src_data_in_7_0[13] => in_src_data_in_7_0[13].IN1
in_src_data_in_7_0[14] => in_src_data_in_7_0[14].IN1
in_src_data_in_7_0[15] => in_src_data_in_7_0[15].IN1
in_src_data_in_7_0[16] => in_src_data_in_7_0[16].IN1
in_src_data_in_7_0[17] => in_src_data_in_7_0[17].IN1
in_src_data_in_7_0[18] => in_src_data_in_7_0[18].IN1
in_src_data_in_7_0[19] => in_src_data_in_7_0[19].IN1
in_src_data_in_7_0[20] => in_src_data_in_7_0[20].IN1
in_src_data_in_7_0[21] => in_src_data_in_7_0[21].IN1
in_src_data_in_7_0[22] => in_src_data_in_7_0[22].IN1
in_src_data_in_7_0[23] => in_src_data_in_7_0[23].IN1
in_src_data_in_7_0[24] => in_src_data_in_7_0[24].IN1
in_src_data_in_7_0[25] => in_src_data_in_7_0[25].IN1
in_src_data_in_7_0[26] => in_src_data_in_7_0[26].IN1
in_src_data_in_7_0[27] => in_src_data_in_7_0[27].IN1
in_src_data_in_7_0[28] => in_src_data_in_7_0[28].IN1
in_src_data_in_7_0[29] => in_src_data_in_7_0[29].IN1
in_src_data_in_7_0[30] => in_src_data_in_7_0[30].IN1
in_src_data_in_7_0[31] => in_src_data_in_7_0[31].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_12_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_10_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
out_intel_reserved_ffwd_10_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_10_0[0] => in_src_data_in_10_0[0].IN1
in_src_data_in_10_0[1] => in_src_data_in_10_0[1].IN1
in_src_data_in_10_0[2] => in_src_data_in_10_0[2].IN1
in_src_data_in_10_0[3] => in_src_data_in_10_0[3].IN1
in_src_data_in_10_0[4] => in_src_data_in_10_0[4].IN1
in_src_data_in_10_0[5] => in_src_data_in_10_0[5].IN1
in_src_data_in_10_0[6] => in_src_data_in_10_0[6].IN1
in_src_data_in_10_0[7] => in_src_data_in_10_0[7].IN1
in_src_data_in_10_0[8] => in_src_data_in_10_0[8].IN1
in_src_data_in_10_0[9] => in_src_data_in_10_0[9].IN1
in_src_data_in_10_0[10] => in_src_data_in_10_0[10].IN1
in_src_data_in_10_0[11] => in_src_data_in_10_0[11].IN1
in_src_data_in_10_0[12] => in_src_data_in_10_0[12].IN1
in_src_data_in_10_0[13] => in_src_data_in_10_0[13].IN1
in_src_data_in_10_0[14] => in_src_data_in_10_0[14].IN1
in_src_data_in_10_0[15] => in_src_data_in_10_0[15].IN1
in_src_data_in_10_0[16] => in_src_data_in_10_0[16].IN1
in_src_data_in_10_0[17] => in_src_data_in_10_0[17].IN1
in_src_data_in_10_0[18] => in_src_data_in_10_0[18].IN1
in_src_data_in_10_0[19] => in_src_data_in_10_0[19].IN1
in_src_data_in_10_0[20] => in_src_data_in_10_0[20].IN1
in_src_data_in_10_0[21] => in_src_data_in_10_0[21].IN1
in_src_data_in_10_0[22] => in_src_data_in_10_0[22].IN1
in_src_data_in_10_0[23] => in_src_data_in_10_0[23].IN1
in_src_data_in_10_0[24] => in_src_data_in_10_0[24].IN1
in_src_data_in_10_0[25] => in_src_data_in_10_0[25].IN1
in_src_data_in_10_0[26] => in_src_data_in_10_0[26].IN1
in_src_data_in_10_0[27] => in_src_data_in_10_0[27].IN1
in_src_data_in_10_0[28] => in_src_data_in_10_0[28].IN1
in_src_data_in_10_0[29] => in_src_data_in_10_0[29].IN1
in_src_data_in_10_0[30] => in_src_data_in_10_0[30].IN1
in_src_data_in_10_0[31] => in_src_data_in_10_0[31].IN1
in_src_data_in_10_0[32] => in_src_data_in_10_0[32].IN1
in_src_data_in_10_0[33] => in_src_data_in_10_0[33].IN1
in_src_data_in_10_0[34] => in_src_data_in_10_0[34].IN1
in_src_data_in_10_0[35] => in_src_data_in_10_0[35].IN1
in_src_data_in_10_0[36] => in_src_data_in_10_0[36].IN1
in_src_data_in_10_0[37] => in_src_data_in_10_0[37].IN1
in_src_data_in_10_0[38] => in_src_data_in_10_0[38].IN1
in_src_data_in_10_0[39] => in_src_data_in_10_0[39].IN1
in_src_data_in_10_0[40] => in_src_data_in_10_0[40].IN1
in_src_data_in_10_0[41] => in_src_data_in_10_0[41].IN1
in_src_data_in_10_0[42] => in_src_data_in_10_0[42].IN1
in_src_data_in_10_0[43] => in_src_data_in_10_0[43].IN1
in_src_data_in_10_0[44] => in_src_data_in_10_0[44].IN1
in_src_data_in_10_0[45] => in_src_data_in_10_0[45].IN1
in_src_data_in_10_0[46] => in_src_data_in_10_0[46].IN1
in_src_data_in_10_0[47] => in_src_data_in_10_0[47].IN1
in_src_data_in_10_0[48] => in_src_data_in_10_0[48].IN1
in_src_data_in_10_0[49] => in_src_data_in_10_0[49].IN1
in_src_data_in_10_0[50] => in_src_data_in_10_0[50].IN1
in_src_data_in_10_0[51] => in_src_data_in_10_0[51].IN1
in_src_data_in_10_0[52] => in_src_data_in_10_0[52].IN1
in_src_data_in_10_0[53] => in_src_data_in_10_0[53].IN1
in_src_data_in_10_0[54] => in_src_data_in_10_0[54].IN1
in_src_data_in_10_0[55] => in_src_data_in_10_0[55].IN1
in_src_data_in_10_0[56] => in_src_data_in_10_0[56].IN1
in_src_data_in_10_0[57] => in_src_data_in_10_0[57].IN1
in_src_data_in_10_0[58] => in_src_data_in_10_0[58].IN1
in_src_data_in_10_0[59] => in_src_data_in_10_0[59].IN1
in_src_data_in_10_0[60] => in_src_data_in_10_0[60].IN1
in_src_data_in_10_0[61] => in_src_data_in_10_0[61].IN1
in_src_data_in_10_0[62] => in_src_data_in_10_0[62].IN1
in_src_data_in_10_0[63] => in_src_data_in_10_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_15_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_6_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
out_intel_reserved_ffwd_6_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_6_0[0] => element_extension2_q[0].IN1
in_src_data_in_6_0[1] => element_extension2_q[1].IN1
in_src_data_in_6_0[2] => element_extension2_q[2].IN1
in_src_data_in_6_0[3] => element_extension2_q[3].IN1
in_src_data_in_6_0[4] => element_extension2_q[4].IN1
in_src_data_in_6_0[5] => element_extension2_q[5].IN1
in_src_data_in_6_0[6] => element_extension2_q[6].IN1
in_src_data_in_6_0[7] => element_extension2_q[7].IN1
in_src_data_in_6_0[8] => element_extension2_q[8].IN1
in_src_data_in_6_0[9] => element_extension2_q[9].IN1
in_src_data_in_6_0[10] => element_extension2_q[10].IN1
in_src_data_in_6_0[11] => element_extension2_q[11].IN1
in_src_data_in_6_0[12] => element_extension2_q[12].IN1
in_src_data_in_6_0[13] => element_extension2_q[13].IN1
in_src_data_in_6_0[14] => element_extension2_q[14].IN1
in_src_data_in_6_0[15] => element_extension2_q[15].IN1
in_src_data_in_6_0[16] => element_extension2_q[16].IN1
in_src_data_in_6_0[17] => element_extension2_q[17].IN1
in_src_data_in_6_0[18] => element_extension2_q[18].IN1
in_src_data_in_6_0[19] => element_extension2_q[19].IN1
in_src_data_in_6_0[20] => element_extension2_q[20].IN1
in_src_data_in_6_0[21] => element_extension2_q[21].IN1
in_src_data_in_6_0[22] => element_extension2_q[22].IN1
in_src_data_in_6_0[23] => element_extension2_q[23].IN1
in_src_data_in_6_0[24] => element_extension2_q[24].IN1
in_src_data_in_6_0[25] => element_extension2_q[25].IN1
in_src_data_in_6_0[26] => element_extension2_q[26].IN1
in_src_data_in_6_0[27] => element_extension2_q[27].IN1
in_src_data_in_6_0[28] => element_extension2_q[28].IN1
in_src_data_in_6_0[29] => element_extension2_q[29].IN1
in_src_data_in_6_0[30] => element_extension2_q[30].IN1
in_src_data_in_6_0[31] => element_extension2_q[31].IN1
in_src_data_in_6_0[32] => element_extension2_q[32].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i33_unnamed_11_gaussian0:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_4_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
out_intel_reserved_ffwd_4_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_4_0[0] => in_src_data_in_4_0[0].IN1
in_src_data_in_4_0[1] => in_src_data_in_4_0[1].IN1
in_src_data_in_4_0[2] => in_src_data_in_4_0[2].IN1
in_src_data_in_4_0[3] => in_src_data_in_4_0[3].IN1
in_src_data_in_4_0[4] => in_src_data_in_4_0[4].IN1
in_src_data_in_4_0[5] => in_src_data_in_4_0[5].IN1
in_src_data_in_4_0[6] => in_src_data_in_4_0[6].IN1
in_src_data_in_4_0[7] => in_src_data_in_4_0[7].IN1
in_src_data_in_4_0[8] => in_src_data_in_4_0[8].IN1
in_src_data_in_4_0[9] => in_src_data_in_4_0[9].IN1
in_src_data_in_4_0[10] => in_src_data_in_4_0[10].IN1
in_src_data_in_4_0[11] => in_src_data_in_4_0[11].IN1
in_src_data_in_4_0[12] => in_src_data_in_4_0[12].IN1
in_src_data_in_4_0[13] => in_src_data_in_4_0[13].IN1
in_src_data_in_4_0[14] => in_src_data_in_4_0[14].IN1
in_src_data_in_4_0[15] => in_src_data_in_4_0[15].IN1
in_src_data_in_4_0[16] => in_src_data_in_4_0[16].IN1
in_src_data_in_4_0[17] => in_src_data_in_4_0[17].IN1
in_src_data_in_4_0[18] => in_src_data_in_4_0[18].IN1
in_src_data_in_4_0[19] => in_src_data_in_4_0[19].IN1
in_src_data_in_4_0[20] => in_src_data_in_4_0[20].IN1
in_src_data_in_4_0[21] => in_src_data_in_4_0[21].IN1
in_src_data_in_4_0[22] => in_src_data_in_4_0[22].IN1
in_src_data_in_4_0[23] => in_src_data_in_4_0[23].IN1
in_src_data_in_4_0[24] => in_src_data_in_4_0[24].IN1
in_src_data_in_4_0[25] => in_src_data_in_4_0[25].IN1
in_src_data_in_4_0[26] => in_src_data_in_4_0[26].IN1
in_src_data_in_4_0[27] => in_src_data_in_4_0[27].IN1
in_src_data_in_4_0[28] => in_src_data_in_4_0[28].IN1
in_src_data_in_4_0[29] => in_src_data_in_4_0[29].IN1
in_src_data_in_4_0[30] => in_src_data_in_4_0[30].IN1
in_src_data_in_4_0[31] => in_src_data_in_4_0[31].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_bb_B4_stall_region:thebb_gaussian_B4_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_9_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4:thebb_gaussian_B4|gaussian_B4_branch:thegaussian_B4_branch
in_add[0] => out_add[0].DATAIN
in_add[1] => out_add[1].DATAIN
in_add[2] => out_add[2].DATAIN
in_add[3] => out_add[3].DATAIN
in_add[4] => out_add[4].DATAIN
in_add[5] => out_add[5].DATAIN
in_add[6] => out_add[6].DATAIN
in_add[7] => out_add[7].DATAIN
in_add[8] => out_add[8].DATAIN
in_add[9] => out_add[9].DATAIN
in_add[10] => out_add[10].DATAIN
in_add[11] => out_add[11].DATAIN
in_add[12] => out_add[12].DATAIN
in_add[13] => out_add[13].DATAIN
in_add[14] => out_add[14].DATAIN
in_add[15] => out_add[15].DATAIN
in_add[16] => out_add[16].DATAIN
in_add[17] => out_add[17].DATAIN
in_add[18] => out_add[18].DATAIN
in_add[19] => out_add[19].DATAIN
in_add[20] => out_add[20].DATAIN
in_add[21] => out_add[21].DATAIN
in_add[22] => out_add[22].DATAIN
in_add[23] => out_add[23].DATAIN
in_add[24] => out_add[24].DATAIN
in_add[25] => out_add[25].DATAIN
in_add[26] => out_add[26].DATAIN
in_add[27] => out_add[27].DATAIN
in_add[28] => out_add[28].DATAIN
in_add[29] => out_add[29].DATAIN
in_add[30] => out_add[30].DATAIN
in_add[31] => out_add[31].DATAIN
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_add[0] <= in_add[0].DB_MAX_OUTPUT_PORT_TYPE
out_add[1] <= in_add[1].DB_MAX_OUTPUT_PORT_TYPE
out_add[2] <= in_add[2].DB_MAX_OUTPUT_PORT_TYPE
out_add[3] <= in_add[3].DB_MAX_OUTPUT_PORT_TYPE
out_add[4] <= in_add[4].DB_MAX_OUTPUT_PORT_TYPE
out_add[5] <= in_add[5].DB_MAX_OUTPUT_PORT_TYPE
out_add[6] <= in_add[6].DB_MAX_OUTPUT_PORT_TYPE
out_add[7] <= in_add[7].DB_MAX_OUTPUT_PORT_TYPE
out_add[8] <= in_add[8].DB_MAX_OUTPUT_PORT_TYPE
out_add[9] <= in_add[9].DB_MAX_OUTPUT_PORT_TYPE
out_add[10] <= in_add[10].DB_MAX_OUTPUT_PORT_TYPE
out_add[11] <= in_add[11].DB_MAX_OUTPUT_PORT_TYPE
out_add[12] <= in_add[12].DB_MAX_OUTPUT_PORT_TYPE
out_add[13] <= in_add[13].DB_MAX_OUTPUT_PORT_TYPE
out_add[14] <= in_add[14].DB_MAX_OUTPUT_PORT_TYPE
out_add[15] <= in_add[15].DB_MAX_OUTPUT_PORT_TYPE
out_add[16] <= in_add[16].DB_MAX_OUTPUT_PORT_TYPE
out_add[17] <= in_add[17].DB_MAX_OUTPUT_PORT_TYPE
out_add[18] <= in_add[18].DB_MAX_OUTPUT_PORT_TYPE
out_add[19] <= in_add[19].DB_MAX_OUTPUT_PORT_TYPE
out_add[20] <= in_add[20].DB_MAX_OUTPUT_PORT_TYPE
out_add[21] <= in_add[21].DB_MAX_OUTPUT_PORT_TYPE
out_add[22] <= in_add[22].DB_MAX_OUTPUT_PORT_TYPE
out_add[23] <= in_add[23].DB_MAX_OUTPUT_PORT_TYPE
out_add[24] <= in_add[24].DB_MAX_OUTPUT_PORT_TYPE
out_add[25] <= in_add[25].DB_MAX_OUTPUT_PORT_TYPE
out_add[26] <= in_add[26].DB_MAX_OUTPUT_PORT_TYPE
out_add[27] <= in_add[27].DB_MAX_OUTPUT_PORT_TYPE
out_add[28] <= in_add[28].DB_MAX_OUTPUT_PORT_TYPE
out_add[29] <= in_add[29].DB_MAX_OUTPUT_PORT_TYPE
out_add[30] <= in_add[30].DB_MAX_OUTPUT_PORT_TYPE
out_add[31] <= in_add[31].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2_sr_0:thebb_gaussian_B2_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_0_tpl[1] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[1] => sr_0_x_q[1].DATAIN
in_i_data_0_tpl[2] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[2] => sr_0_x_q[2].DATAIN
in_i_data_0_tpl[3] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[3] => sr_0_x_q[3].DATAIN
in_i_data_0_tpl[4] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[4] => sr_0_x_q[4].DATAIN
in_i_data_0_tpl[5] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[5] => sr_0_x_q[5].DATAIN
in_i_data_0_tpl[6] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[6] => sr_0_x_q[6].DATAIN
in_i_data_0_tpl[7] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[7] => sr_0_x_q[7].DATAIN
in_i_data_0_tpl[8] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[8] => sr_0_x_q[8].DATAIN
in_i_data_0_tpl[9] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[9] => sr_0_x_q[9].DATAIN
in_i_data_0_tpl[10] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[10] => sr_0_x_q[10].DATAIN
in_i_data_0_tpl[11] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[11] => sr_0_x_q[11].DATAIN
in_i_data_0_tpl[12] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[12] => sr_0_x_q[12].DATAIN
in_i_data_0_tpl[13] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[13] => sr_0_x_q[13].DATAIN
in_i_data_0_tpl[14] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[14] => sr_0_x_q[14].DATAIN
in_i_data_0_tpl[15] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[15] => sr_0_x_q[15].DATAIN
in_i_data_0_tpl[16] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[16] => sr_0_x_q[16].DATAIN
in_i_data_0_tpl[17] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[17] => sr_0_x_q[17].DATAIN
in_i_data_0_tpl[18] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[18] => sr_0_x_q[18].DATAIN
in_i_data_0_tpl[19] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[19] => sr_0_x_q[19].DATAIN
in_i_data_0_tpl[20] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[20] => sr_0_x_q[20].DATAIN
in_i_data_0_tpl[21] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[21] => sr_0_x_q[21].DATAIN
in_i_data_0_tpl[22] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[22] => sr_0_x_q[22].DATAIN
in_i_data_0_tpl[23] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[23] => sr_0_x_q[23].DATAIN
in_i_data_0_tpl[24] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[24] => sr_0_x_q[24].DATAIN
in_i_data_0_tpl[25] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[25] => sr_0_x_q[25].DATAIN
in_i_data_0_tpl[26] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[26] => sr_0_x_q[26].DATAIN
in_i_data_0_tpl[27] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[27] => sr_0_x_q[27].DATAIN
in_i_data_0_tpl[28] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[28] => sr_0_x_q[28].DATAIN
in_i_data_0_tpl[29] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[29] => sr_0_x_q[29].DATAIN
in_i_data_0_tpl[30] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[30] => sr_0_x_q[30].DATAIN
in_i_data_0_tpl[31] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[31] => sr_0_x_q[31].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[1] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[2] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[3] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[4] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[5] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[6] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[7] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[8] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[9] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[10] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[11] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[12] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[13] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[14] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[15] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[16] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[17] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[18] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[19] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[20] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[21] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[22] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[23] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[24] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[25] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[26] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[27] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[28] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[29] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[30] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[31] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
clock => sr_0_x_q[1].CLK
clock => sr_0_x_q[2].CLK
clock => sr_0_x_q[3].CLK
clock => sr_0_x_q[4].CLK
clock => sr_0_x_q[5].CLK
clock => sr_0_x_q[6].CLK
clock => sr_0_x_q[7].CLK
clock => sr_0_x_q[8].CLK
clock => sr_0_x_q[9].CLK
clock => sr_0_x_q[10].CLK
clock => sr_0_x_q[11].CLK
clock => sr_0_x_q[12].CLK
clock => sr_0_x_q[13].CLK
clock => sr_0_x_q[14].CLK
clock => sr_0_x_q[15].CLK
clock => sr_0_x_q[16].CLK
clock => sr_0_x_q[17].CLK
clock => sr_0_x_q[18].CLK
clock => sr_0_x_q[19].CLK
clock => sr_0_x_q[20].CLK
clock => sr_0_x_q[21].CLK
clock => sr_0_x_q[22].CLK
clock => sr_0_x_q[23].CLK
clock => sr_0_x_q[24].CLK
clock => sr_0_x_q[25].CLK
clock => sr_0_x_q[26].CLK
clock => sr_0_x_q[27].CLK
clock => sr_0_x_q[28].CLK
clock => sr_0_x_q[29].CLK
clock => sr_0_x_q[30].CLK
clock => sr_0_x_q[31].CLK
resetn => sr_0_x_q[0].ACLR
resetn => sr_0_x_q[1].ACLR
resetn => sr_0_x_q[2].ACLR
resetn => sr_0_x_q[3].ACLR
resetn => sr_0_x_q[4].ACLR
resetn => sr_0_x_q[5].ACLR
resetn => sr_0_x_q[6].ACLR
resetn => sr_0_x_q[7].ACLR
resetn => sr_0_x_q[8].ACLR
resetn => sr_0_x_q[9].ACLR
resetn => sr_0_x_q[10].ACLR
resetn => sr_0_x_q[11].ACLR
resetn => sr_0_x_q[12].ACLR
resetn => sr_0_x_q[13].ACLR
resetn => sr_0_x_q[14].ACLR
resetn => sr_0_x_q[15].ACLR
resetn => sr_0_x_q[16].ACLR
resetn => sr_0_x_q[17].ACLR
resetn => sr_0_x_q[18].ACLR
resetn => sr_0_x_q[19].ACLR
resetn => sr_0_x_q[20].ACLR
resetn => sr_0_x_q[21].ACLR
resetn => sr_0_x_q[22].ACLR
resetn => sr_0_x_q[23].ACLR
resetn => sr_0_x_q[24].ACLR
resetn => sr_0_x_q[25].ACLR
resetn => sr_0_x_q[26].ACLR
resetn => sr_0_x_q[27].ACLR
resetn => sr_0_x_q[28].ACLR
resetn => sr_0_x_q[29].ACLR
resetn => sr_0_x_q[30].ACLR
resetn => sr_0_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2
in_add44_push172_0[0] => in_add44_push172_0[0].IN1
in_add44_push172_0[1] => in_add44_push172_0[1].IN1
in_add44_push172_0[2] => in_add44_push172_0[2].IN1
in_add44_push172_0[3] => in_add44_push172_0[3].IN1
in_add44_push172_0[4] => in_add44_push172_0[4].IN1
in_add44_push172_0[5] => in_add44_push172_0[5].IN1
in_add44_push172_0[6] => in_add44_push172_0[6].IN1
in_add44_push172_0[7] => in_add44_push172_0[7].IN1
in_add44_push172_0[8] => in_add44_push172_0[8].IN1
in_add44_push172_0[9] => in_add44_push172_0[9].IN1
in_add44_push172_0[10] => in_add44_push172_0[10].IN1
in_add44_push172_0[11] => in_add44_push172_0[11].IN1
in_add44_push172_0[12] => in_add44_push172_0[12].IN1
in_add44_push172_0[13] => in_add44_push172_0[13].IN1
in_add44_push172_0[14] => in_add44_push172_0[14].IN1
in_add44_push172_0[15] => in_add44_push172_0[15].IN1
in_add44_push172_0[16] => in_add44_push172_0[16].IN1
in_add44_push172_0[17] => in_add44_push172_0[17].IN1
in_add44_push172_0[18] => in_add44_push172_0[18].IN1
in_add44_push172_0[19] => in_add44_push172_0[19].IN1
in_add44_push172_0[20] => in_add44_push172_0[20].IN1
in_add44_push172_0[21] => in_add44_push172_0[21].IN1
in_add44_push172_0[22] => in_add44_push172_0[22].IN1
in_add44_push172_0[23] => in_add44_push172_0[23].IN1
in_add44_push172_0[24] => in_add44_push172_0[24].IN1
in_add44_push172_0[25] => in_add44_push172_0[25].IN1
in_add44_push172_0[26] => in_add44_push172_0[26].IN1
in_add44_push172_0[27] => in_add44_push172_0[27].IN1
in_add44_push172_0[28] => in_add44_push172_0[28].IN1
in_add44_push172_0[29] => in_add44_push172_0[29].IN1
in_add44_push172_0[30] => in_add44_push172_0[30].IN1
in_add44_push172_0[31] => in_add44_push172_0[31].IN1
in_intel_reserved_ffwd_4_0[0] => in_intel_reserved_ffwd_4_0[0].IN1
in_intel_reserved_ffwd_4_0[1] => in_intel_reserved_ffwd_4_0[1].IN1
in_intel_reserved_ffwd_4_0[2] => in_intel_reserved_ffwd_4_0[2].IN1
in_intel_reserved_ffwd_4_0[3] => in_intel_reserved_ffwd_4_0[3].IN1
in_intel_reserved_ffwd_4_0[4] => in_intel_reserved_ffwd_4_0[4].IN1
in_intel_reserved_ffwd_4_0[5] => in_intel_reserved_ffwd_4_0[5].IN1
in_intel_reserved_ffwd_4_0[6] => in_intel_reserved_ffwd_4_0[6].IN1
in_intel_reserved_ffwd_4_0[7] => in_intel_reserved_ffwd_4_0[7].IN1
in_intel_reserved_ffwd_4_0[8] => in_intel_reserved_ffwd_4_0[8].IN1
in_intel_reserved_ffwd_4_0[9] => in_intel_reserved_ffwd_4_0[9].IN1
in_intel_reserved_ffwd_4_0[10] => in_intel_reserved_ffwd_4_0[10].IN1
in_intel_reserved_ffwd_4_0[11] => in_intel_reserved_ffwd_4_0[11].IN1
in_intel_reserved_ffwd_4_0[12] => in_intel_reserved_ffwd_4_0[12].IN1
in_intel_reserved_ffwd_4_0[13] => in_intel_reserved_ffwd_4_0[13].IN1
in_intel_reserved_ffwd_4_0[14] => in_intel_reserved_ffwd_4_0[14].IN1
in_intel_reserved_ffwd_4_0[15] => in_intel_reserved_ffwd_4_0[15].IN1
in_intel_reserved_ffwd_4_0[16] => in_intel_reserved_ffwd_4_0[16].IN1
in_intel_reserved_ffwd_4_0[17] => in_intel_reserved_ffwd_4_0[17].IN1
in_intel_reserved_ffwd_4_0[18] => in_intel_reserved_ffwd_4_0[18].IN1
in_intel_reserved_ffwd_4_0[19] => in_intel_reserved_ffwd_4_0[19].IN1
in_intel_reserved_ffwd_4_0[20] => in_intel_reserved_ffwd_4_0[20].IN1
in_intel_reserved_ffwd_4_0[21] => in_intel_reserved_ffwd_4_0[21].IN1
in_intel_reserved_ffwd_4_0[22] => in_intel_reserved_ffwd_4_0[22].IN1
in_intel_reserved_ffwd_4_0[23] => in_intel_reserved_ffwd_4_0[23].IN1
in_intel_reserved_ffwd_4_0[24] => in_intel_reserved_ffwd_4_0[24].IN1
in_intel_reserved_ffwd_4_0[25] => in_intel_reserved_ffwd_4_0[25].IN1
in_intel_reserved_ffwd_4_0[26] => in_intel_reserved_ffwd_4_0[26].IN1
in_intel_reserved_ffwd_4_0[27] => in_intel_reserved_ffwd_4_0[27].IN1
in_intel_reserved_ffwd_4_0[28] => in_intel_reserved_ffwd_4_0[28].IN1
in_intel_reserved_ffwd_4_0[29] => in_intel_reserved_ffwd_4_0[29].IN1
in_intel_reserved_ffwd_4_0[30] => in_intel_reserved_ffwd_4_0[30].IN1
in_intel_reserved_ffwd_4_0[31] => in_intel_reserved_ffwd_4_0[31].IN1
in_intel_reserved_ffwd_5_0[0] => in_intel_reserved_ffwd_5_0[0].IN1
in_intel_reserved_ffwd_5_0[1] => in_intel_reserved_ffwd_5_0[1].IN1
in_intel_reserved_ffwd_5_0[2] => in_intel_reserved_ffwd_5_0[2].IN1
in_intel_reserved_ffwd_5_0[3] => in_intel_reserved_ffwd_5_0[3].IN1
in_intel_reserved_ffwd_5_0[4] => in_intel_reserved_ffwd_5_0[4].IN1
in_intel_reserved_ffwd_5_0[5] => in_intel_reserved_ffwd_5_0[5].IN1
in_intel_reserved_ffwd_5_0[6] => in_intel_reserved_ffwd_5_0[6].IN1
in_intel_reserved_ffwd_5_0[7] => in_intel_reserved_ffwd_5_0[7].IN1
in_intel_reserved_ffwd_5_0[8] => in_intel_reserved_ffwd_5_0[8].IN1
in_intel_reserved_ffwd_5_0[9] => in_intel_reserved_ffwd_5_0[9].IN1
in_intel_reserved_ffwd_5_0[10] => in_intel_reserved_ffwd_5_0[10].IN1
in_intel_reserved_ffwd_5_0[11] => in_intel_reserved_ffwd_5_0[11].IN1
in_intel_reserved_ffwd_5_0[12] => in_intel_reserved_ffwd_5_0[12].IN1
in_intel_reserved_ffwd_5_0[13] => in_intel_reserved_ffwd_5_0[13].IN1
in_intel_reserved_ffwd_5_0[14] => in_intel_reserved_ffwd_5_0[14].IN1
in_intel_reserved_ffwd_5_0[15] => in_intel_reserved_ffwd_5_0[15].IN1
in_intel_reserved_ffwd_5_0[16] => in_intel_reserved_ffwd_5_0[16].IN1
in_intel_reserved_ffwd_5_0[17] => in_intel_reserved_ffwd_5_0[17].IN1
in_intel_reserved_ffwd_5_0[18] => in_intel_reserved_ffwd_5_0[18].IN1
in_intel_reserved_ffwd_5_0[19] => in_intel_reserved_ffwd_5_0[19].IN1
in_intel_reserved_ffwd_5_0[20] => in_intel_reserved_ffwd_5_0[20].IN1
in_intel_reserved_ffwd_5_0[21] => in_intel_reserved_ffwd_5_0[21].IN1
in_intel_reserved_ffwd_5_0[22] => in_intel_reserved_ffwd_5_0[22].IN1
in_intel_reserved_ffwd_5_0[23] => in_intel_reserved_ffwd_5_0[23].IN1
in_intel_reserved_ffwd_5_0[24] => in_intel_reserved_ffwd_5_0[24].IN1
in_intel_reserved_ffwd_5_0[25] => in_intel_reserved_ffwd_5_0[25].IN1
in_intel_reserved_ffwd_5_0[26] => in_intel_reserved_ffwd_5_0[26].IN1
in_intel_reserved_ffwd_5_0[27] => in_intel_reserved_ffwd_5_0[27].IN1
in_intel_reserved_ffwd_5_0[28] => in_intel_reserved_ffwd_5_0[28].IN1
in_intel_reserved_ffwd_5_0[29] => in_intel_reserved_ffwd_5_0[29].IN1
in_intel_reserved_ffwd_5_0[30] => in_intel_reserved_ffwd_5_0[30].IN1
in_intel_reserved_ffwd_5_0[31] => in_intel_reserved_ffwd_5_0[31].IN1
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_stall_in_1[0] => in_stall_in_1[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_add44_push172[0] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[1] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[2] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[3] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[4] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[5] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[6] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[7] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[8] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[9] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[10] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[11] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[12] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[13] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[14] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[15] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[16] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[17] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[18] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[19] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[20] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[21] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[22] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[23] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[24] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[25] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[26] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[27] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[28] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[29] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[30] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_add44_push172[31] <= gaussian_B2_branch:thegaussian_B2_branch.out_add44_push172
out_intel_reserved_ffwd_2_0[0] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_3_0[0] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region.out_intel_reserved_ffwd_3_0
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= gaussian_B2_merge:thegaussian_B2_merge.out_stall_out_0
out_valid_out_0[0] <= gaussian_B2_branch:thegaussian_B2_branch.out_valid_out_0
out_valid_out_1[0] <= gaussian_B2_branch:thegaussian_B2_branch.out_valid_out_1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_B2_merge:thegaussian_B2_merge
in_add44_push172_0[0] => out_add44_push172[0].DATAIN
in_add44_push172_0[1] => out_add44_push172[1].DATAIN
in_add44_push172_0[2] => out_add44_push172[2].DATAIN
in_add44_push172_0[3] => out_add44_push172[3].DATAIN
in_add44_push172_0[4] => out_add44_push172[4].DATAIN
in_add44_push172_0[5] => out_add44_push172[5].DATAIN
in_add44_push172_0[6] => out_add44_push172[6].DATAIN
in_add44_push172_0[7] => out_add44_push172[7].DATAIN
in_add44_push172_0[8] => out_add44_push172[8].DATAIN
in_add44_push172_0[9] => out_add44_push172[9].DATAIN
in_add44_push172_0[10] => out_add44_push172[10].DATAIN
in_add44_push172_0[11] => out_add44_push172[11].DATAIN
in_add44_push172_0[12] => out_add44_push172[12].DATAIN
in_add44_push172_0[13] => out_add44_push172[13].DATAIN
in_add44_push172_0[14] => out_add44_push172[14].DATAIN
in_add44_push172_0[15] => out_add44_push172[15].DATAIN
in_add44_push172_0[16] => out_add44_push172[16].DATAIN
in_add44_push172_0[17] => out_add44_push172[17].DATAIN
in_add44_push172_0[18] => out_add44_push172[18].DATAIN
in_add44_push172_0[19] => out_add44_push172[19].DATAIN
in_add44_push172_0[20] => out_add44_push172[20].DATAIN
in_add44_push172_0[21] => out_add44_push172[21].DATAIN
in_add44_push172_0[22] => out_add44_push172[22].DATAIN
in_add44_push172_0[23] => out_add44_push172[23].DATAIN
in_add44_push172_0[24] => out_add44_push172[24].DATAIN
in_add44_push172_0[25] => out_add44_push172[25].DATAIN
in_add44_push172_0[26] => out_add44_push172[26].DATAIN
in_add44_push172_0[27] => out_add44_push172[27].DATAIN
in_add44_push172_0[28] => out_add44_push172[28].DATAIN
in_add44_push172_0[29] => out_add44_push172[29].DATAIN
in_add44_push172_0[30] => out_add44_push172[30].DATAIN
in_add44_push172_0[31] => out_add44_push172[31].DATAIN
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_add44_push172[0] <= in_add44_push172_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[1] <= in_add44_push172_0[1].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[2] <= in_add44_push172_0[2].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[3] <= in_add44_push172_0[3].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[4] <= in_add44_push172_0[4].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[5] <= in_add44_push172_0[5].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[6] <= in_add44_push172_0[6].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[7] <= in_add44_push172_0[7].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[8] <= in_add44_push172_0[8].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[9] <= in_add44_push172_0[9].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[10] <= in_add44_push172_0[10].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[11] <= in_add44_push172_0[11].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[12] <= in_add44_push172_0[12].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[13] <= in_add44_push172_0[13].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[14] <= in_add44_push172_0[14].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[15] <= in_add44_push172_0[15].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[16] <= in_add44_push172_0[16].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[17] <= in_add44_push172_0[17].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[18] <= in_add44_push172_0[18].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[19] <= in_add44_push172_0[19].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[20] <= in_add44_push172_0[20].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[21] <= in_add44_push172_0[21].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[22] <= in_add44_push172_0[22].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[23] <= in_add44_push172_0[23].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[24] <= in_add44_push172_0[24].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[25] <= in_add44_push172_0[25].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[26] <= in_add44_push172_0[26].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[27] <= in_add44_push172_0[27].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[28] <= in_add44_push172_0[28].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[29] <= in_add44_push172_0[29].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[30] <= in_add44_push172_0[30].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[31] <= in_add44_push172_0[31].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region
out_intel_reserved_ffwd_3_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5.out_intel_reserved_ffwd_3_0
out_add44_push172[0] <= redist0_stall_entry_o4_1_0_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[1] <= redist0_stall_entry_o4_1_0_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[2] <= redist0_stall_entry_o4_1_0_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[3] <= redist0_stall_entry_o4_1_0_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[4] <= redist0_stall_entry_o4_1_0_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[5] <= redist0_stall_entry_o4_1_0_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[6] <= redist0_stall_entry_o4_1_0_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[7] <= redist0_stall_entry_o4_1_0_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[8] <= redist0_stall_entry_o4_1_0_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[9] <= redist0_stall_entry_o4_1_0_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[10] <= redist0_stall_entry_o4_1_0_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[11] <= redist0_stall_entry_o4_1_0_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[12] <= redist0_stall_entry_o4_1_0_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[13] <= redist0_stall_entry_o4_1_0_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[14] <= redist0_stall_entry_o4_1_0_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[15] <= redist0_stall_entry_o4_1_0_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[16] <= redist0_stall_entry_o4_1_0_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[17] <= redist0_stall_entry_o4_1_0_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[18] <= redist0_stall_entry_o4_1_0_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[19] <= redist0_stall_entry_o4_1_0_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[20] <= redist0_stall_entry_o4_1_0_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[21] <= redist0_stall_entry_o4_1_0_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[22] <= redist0_stall_entry_o4_1_0_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[23] <= redist0_stall_entry_o4_1_0_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[24] <= redist0_stall_entry_o4_1_0_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[25] <= redist0_stall_entry_o4_1_0_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[26] <= redist0_stall_entry_o4_1_0_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[27] <= redist0_stall_entry_o4_1_0_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[28] <= redist0_stall_entry_o4_1_0_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[29] <= redist0_stall_entry_o4_1_0_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[30] <= redist0_stall_entry_o4_1_0_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[31] <= redist0_stall_entry_o4_1_0_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_cmp24528[0] <= gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24528_0:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6.out_dest_data_out_8_0
out_valid_out[0] <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_4_0[0] => in_intel_reserved_ffwd_4_0[0].IN1
in_intel_reserved_ffwd_4_0[1] => in_intel_reserved_ffwd_4_0[1].IN1
in_intel_reserved_ffwd_4_0[2] => in_intel_reserved_ffwd_4_0[2].IN1
in_intel_reserved_ffwd_4_0[3] => in_intel_reserved_ffwd_4_0[3].IN1
in_intel_reserved_ffwd_4_0[4] => in_intel_reserved_ffwd_4_0[4].IN1
in_intel_reserved_ffwd_4_0[5] => in_intel_reserved_ffwd_4_0[5].IN1
in_intel_reserved_ffwd_4_0[6] => in_intel_reserved_ffwd_4_0[6].IN1
in_intel_reserved_ffwd_4_0[7] => in_intel_reserved_ffwd_4_0[7].IN1
in_intel_reserved_ffwd_4_0[8] => in_intel_reserved_ffwd_4_0[8].IN1
in_intel_reserved_ffwd_4_0[9] => in_intel_reserved_ffwd_4_0[9].IN1
in_intel_reserved_ffwd_4_0[10] => in_intel_reserved_ffwd_4_0[10].IN1
in_intel_reserved_ffwd_4_0[11] => in_intel_reserved_ffwd_4_0[11].IN1
in_intel_reserved_ffwd_4_0[12] => in_intel_reserved_ffwd_4_0[12].IN1
in_intel_reserved_ffwd_4_0[13] => in_intel_reserved_ffwd_4_0[13].IN1
in_intel_reserved_ffwd_4_0[14] => in_intel_reserved_ffwd_4_0[14].IN1
in_intel_reserved_ffwd_4_0[15] => in_intel_reserved_ffwd_4_0[15].IN1
in_intel_reserved_ffwd_4_0[16] => in_intel_reserved_ffwd_4_0[16].IN1
in_intel_reserved_ffwd_4_0[17] => in_intel_reserved_ffwd_4_0[17].IN1
in_intel_reserved_ffwd_4_0[18] => in_intel_reserved_ffwd_4_0[18].IN1
in_intel_reserved_ffwd_4_0[19] => in_intel_reserved_ffwd_4_0[19].IN1
in_intel_reserved_ffwd_4_0[20] => in_intel_reserved_ffwd_4_0[20].IN1
in_intel_reserved_ffwd_4_0[21] => in_intel_reserved_ffwd_4_0[21].IN1
in_intel_reserved_ffwd_4_0[22] => in_intel_reserved_ffwd_4_0[22].IN1
in_intel_reserved_ffwd_4_0[23] => in_intel_reserved_ffwd_4_0[23].IN1
in_intel_reserved_ffwd_4_0[24] => in_intel_reserved_ffwd_4_0[24].IN1
in_intel_reserved_ffwd_4_0[25] => in_intel_reserved_ffwd_4_0[25].IN1
in_intel_reserved_ffwd_4_0[26] => in_intel_reserved_ffwd_4_0[26].IN1
in_intel_reserved_ffwd_4_0[27] => in_intel_reserved_ffwd_4_0[27].IN1
in_intel_reserved_ffwd_4_0[28] => in_intel_reserved_ffwd_4_0[28].IN1
in_intel_reserved_ffwd_4_0[29] => in_intel_reserved_ffwd_4_0[29].IN1
in_intel_reserved_ffwd_4_0[30] => in_intel_reserved_ffwd_4_0[30].IN1
in_intel_reserved_ffwd_4_0[31] => in_intel_reserved_ffwd_4_0[31].IN1
in_intel_reserved_ffwd_5_0[0] => in_intel_reserved_ffwd_5_0[0].IN1
in_intel_reserved_ffwd_5_0[1] => in_intel_reserved_ffwd_5_0[1].IN1
in_intel_reserved_ffwd_5_0[2] => in_intel_reserved_ffwd_5_0[2].IN1
in_intel_reserved_ffwd_5_0[3] => in_intel_reserved_ffwd_5_0[3].IN1
in_intel_reserved_ffwd_5_0[4] => in_intel_reserved_ffwd_5_0[4].IN1
in_intel_reserved_ffwd_5_0[5] => in_intel_reserved_ffwd_5_0[5].IN1
in_intel_reserved_ffwd_5_0[6] => in_intel_reserved_ffwd_5_0[6].IN1
in_intel_reserved_ffwd_5_0[7] => in_intel_reserved_ffwd_5_0[7].IN1
in_intel_reserved_ffwd_5_0[8] => in_intel_reserved_ffwd_5_0[8].IN1
in_intel_reserved_ffwd_5_0[9] => in_intel_reserved_ffwd_5_0[9].IN1
in_intel_reserved_ffwd_5_0[10] => in_intel_reserved_ffwd_5_0[10].IN1
in_intel_reserved_ffwd_5_0[11] => in_intel_reserved_ffwd_5_0[11].IN1
in_intel_reserved_ffwd_5_0[12] => in_intel_reserved_ffwd_5_0[12].IN1
in_intel_reserved_ffwd_5_0[13] => in_intel_reserved_ffwd_5_0[13].IN1
in_intel_reserved_ffwd_5_0[14] => in_intel_reserved_ffwd_5_0[14].IN1
in_intel_reserved_ffwd_5_0[15] => in_intel_reserved_ffwd_5_0[15].IN1
in_intel_reserved_ffwd_5_0[16] => in_intel_reserved_ffwd_5_0[16].IN1
in_intel_reserved_ffwd_5_0[17] => in_intel_reserved_ffwd_5_0[17].IN1
in_intel_reserved_ffwd_5_0[18] => in_intel_reserved_ffwd_5_0[18].IN1
in_intel_reserved_ffwd_5_0[19] => in_intel_reserved_ffwd_5_0[19].IN1
in_intel_reserved_ffwd_5_0[20] => in_intel_reserved_ffwd_5_0[20].IN1
in_intel_reserved_ffwd_5_0[21] => in_intel_reserved_ffwd_5_0[21].IN1
in_intel_reserved_ffwd_5_0[22] => in_intel_reserved_ffwd_5_0[22].IN1
in_intel_reserved_ffwd_5_0[23] => in_intel_reserved_ffwd_5_0[23].IN1
in_intel_reserved_ffwd_5_0[24] => in_intel_reserved_ffwd_5_0[24].IN1
in_intel_reserved_ffwd_5_0[25] => in_intel_reserved_ffwd_5_0[25].IN1
in_intel_reserved_ffwd_5_0[26] => in_intel_reserved_ffwd_5_0[26].IN1
in_intel_reserved_ffwd_5_0[27] => in_intel_reserved_ffwd_5_0[27].IN1
in_intel_reserved_ffwd_5_0[28] => in_intel_reserved_ffwd_5_0[28].IN1
in_intel_reserved_ffwd_5_0[29] => in_intel_reserved_ffwd_5_0[29].IN1
in_intel_reserved_ffwd_5_0[30] => in_intel_reserved_ffwd_5_0[30].IN1
in_intel_reserved_ffwd_5_0[31] => in_intel_reserved_ffwd_5_0[31].IN1
in_intel_reserved_ffwd_8_0[0] => in_intel_reserved_ffwd_8_0[0].IN1
out_intel_reserved_ffwd_2_0[0] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4.out_intel_reserved_ffwd_2_0
in_stall_in[0] => SE_out_i_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6_backStall.IN1
out_stall_out[0] <= SE_stall_entry_wireStall.DB_MAX_OUTPUT_PORT_TYPE
in_add44_push172[0] => redist0_stall_entry_o4_1_0_q[0].DATAIN
in_add44_push172[1] => redist0_stall_entry_o4_1_0_q[1].DATAIN
in_add44_push172[2] => redist0_stall_entry_o4_1_0_q[2].DATAIN
in_add44_push172[3] => redist0_stall_entry_o4_1_0_q[3].DATAIN
in_add44_push172[4] => redist0_stall_entry_o4_1_0_q[4].DATAIN
in_add44_push172[5] => redist0_stall_entry_o4_1_0_q[5].DATAIN
in_add44_push172[6] => redist0_stall_entry_o4_1_0_q[6].DATAIN
in_add44_push172[7] => redist0_stall_entry_o4_1_0_q[7].DATAIN
in_add44_push172[8] => redist0_stall_entry_o4_1_0_q[8].DATAIN
in_add44_push172[9] => redist0_stall_entry_o4_1_0_q[9].DATAIN
in_add44_push172[10] => redist0_stall_entry_o4_1_0_q[10].DATAIN
in_add44_push172[11] => redist0_stall_entry_o4_1_0_q[11].DATAIN
in_add44_push172[12] => redist0_stall_entry_o4_1_0_q[12].DATAIN
in_add44_push172[13] => redist0_stall_entry_o4_1_0_q[13].DATAIN
in_add44_push172[14] => redist0_stall_entry_o4_1_0_q[14].DATAIN
in_add44_push172[15] => redist0_stall_entry_o4_1_0_q[15].DATAIN
in_add44_push172[16] => redist0_stall_entry_o4_1_0_q[16].DATAIN
in_add44_push172[17] => redist0_stall_entry_o4_1_0_q[17].DATAIN
in_add44_push172[18] => redist0_stall_entry_o4_1_0_q[18].DATAIN
in_add44_push172[19] => redist0_stall_entry_o4_1_0_q[19].DATAIN
in_add44_push172[20] => redist0_stall_entry_o4_1_0_q[20].DATAIN
in_add44_push172[21] => redist0_stall_entry_o4_1_0_q[21].DATAIN
in_add44_push172[22] => redist0_stall_entry_o4_1_0_q[22].DATAIN
in_add44_push172[23] => redist0_stall_entry_o4_1_0_q[23].DATAIN
in_add44_push172[24] => redist0_stall_entry_o4_1_0_q[24].DATAIN
in_add44_push172[25] => redist0_stall_entry_o4_1_0_q[25].DATAIN
in_add44_push172[26] => redist0_stall_entry_o4_1_0_q[26].DATAIN
in_add44_push172[27] => redist0_stall_entry_o4_1_0_q[27].DATAIN
in_add44_push172[28] => redist0_stall_entry_o4_1_0_q[28].DATAIN
in_add44_push172[29] => redist0_stall_entry_o4_1_0_q[29].DATAIN
in_add44_push172[30] => redist0_stall_entry_o4_1_0_q[30].DATAIN
in_add44_push172[31] => redist0_stall_entry_o4_1_0_q[31].DATAIN
in_valid_in[0] => SE_stall_entry_consumed0.IN1
in_valid_in[0] => SE_stall_entry_consumed1.IN1
in_valid_in[0] => SE_stall_entry_consumed2.IN1
in_valid_in[0] => SE_stall_entry_consumed3.IN1
in_valid_in[0] => SE_stall_entry_StallValid[0].IN1
in_valid_in[0] => SE_stall_entry_V0.IN1
in_valid_in[0] => SE_stall_entry_V1.IN1
in_valid_in[0] => SE_stall_entry_V2.IN1
in_valid_in[0] => SE_stall_entry_V3[0].IN1
clock => clock.IN5
resetn => resetn.IN5


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
out_intel_reserved_ffwd_2_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_2_0[0] => in_src_data_in_2_0[0].IN1
in_src_data_in_2_0[1] => in_src_data_in_2_0[1].IN1
in_src_data_in_2_0[2] => in_src_data_in_2_0[2].IN1
in_src_data_in_2_0[3] => in_src_data_in_2_0[3].IN1
in_src_data_in_2_0[4] => in_src_data_in_2_0[4].IN1
in_src_data_in_2_0[5] => in_src_data_in_2_0[5].IN1
in_src_data_in_2_0[6] => in_src_data_in_2_0[6].IN1
in_src_data_in_2_0[7] => in_src_data_in_2_0[7].IN1
in_src_data_in_2_0[8] => in_src_data_in_2_0[8].IN1
in_src_data_in_2_0[9] => in_src_data_in_2_0[9].IN1
in_src_data_in_2_0[10] => in_src_data_in_2_0[10].IN1
in_src_data_in_2_0[11] => in_src_data_in_2_0[11].IN1
in_src_data_in_2_0[12] => in_src_data_in_2_0[12].IN1
in_src_data_in_2_0[13] => in_src_data_in_2_0[13].IN1
in_src_data_in_2_0[14] => in_src_data_in_2_0[14].IN1
in_src_data_in_2_0[15] => in_src_data_in_2_0[15].IN1
in_src_data_in_2_0[16] => in_src_data_in_2_0[16].IN1
in_src_data_in_2_0[17] => in_src_data_in_2_0[17].IN1
in_src_data_in_2_0[18] => in_src_data_in_2_0[18].IN1
in_src_data_in_2_0[19] => in_src_data_in_2_0[19].IN1
in_src_data_in_2_0[20] => in_src_data_in_2_0[20].IN1
in_src_data_in_2_0[21] => in_src_data_in_2_0[21].IN1
in_src_data_in_2_0[22] => in_src_data_in_2_0[22].IN1
in_src_data_in_2_0[23] => in_src_data_in_2_0[23].IN1
in_src_data_in_2_0[24] => in_src_data_in_2_0[24].IN1
in_src_data_in_2_0[25] => in_src_data_in_2_0[25].IN1
in_src_data_in_2_0[26] => in_src_data_in_2_0[26].IN1
in_src_data_in_2_0[27] => in_src_data_in_2_0[27].IN1
in_src_data_in_2_0[28] => in_src_data_in_2_0[28].IN1
in_src_data_in_2_0[29] => in_src_data_in_2_0[29].IN1
in_src_data_in_2_0[30] => in_src_data_in_2_0[30].IN1
in_src_data_in_2_0[31] => in_src_data_in_2_0[31].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_5_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_0000_iv6_replace_phi22_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian0
out_dest_data_out_5_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_dest_data_out_5_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.valid_out
in_intel_reserved_ffwd_5_0[0] => in_intel_reserved_ffwd_5_0[0].IN1
in_intel_reserved_ffwd_5_0[1] => in_intel_reserved_ffwd_5_0[1].IN1
in_intel_reserved_ffwd_5_0[2] => in_intel_reserved_ffwd_5_0[2].IN1
in_intel_reserved_ffwd_5_0[3] => in_intel_reserved_ffwd_5_0[3].IN1
in_intel_reserved_ffwd_5_0[4] => in_intel_reserved_ffwd_5_0[4].IN1
in_intel_reserved_ffwd_5_0[5] => in_intel_reserved_ffwd_5_0[5].IN1
in_intel_reserved_ffwd_5_0[6] => in_intel_reserved_ffwd_5_0[6].IN1
in_intel_reserved_ffwd_5_0[7] => in_intel_reserved_ffwd_5_0[7].IN1
in_intel_reserved_ffwd_5_0[8] => in_intel_reserved_ffwd_5_0[8].IN1
in_intel_reserved_ffwd_5_0[9] => in_intel_reserved_ffwd_5_0[9].IN1
in_intel_reserved_ffwd_5_0[10] => in_intel_reserved_ffwd_5_0[10].IN1
in_intel_reserved_ffwd_5_0[11] => in_intel_reserved_ffwd_5_0[11].IN1
in_intel_reserved_ffwd_5_0[12] => in_intel_reserved_ffwd_5_0[12].IN1
in_intel_reserved_ffwd_5_0[13] => in_intel_reserved_ffwd_5_0[13].IN1
in_intel_reserved_ffwd_5_0[14] => in_intel_reserved_ffwd_5_0[14].IN1
in_intel_reserved_ffwd_5_0[15] => in_intel_reserved_ffwd_5_0[15].IN1
in_intel_reserved_ffwd_5_0[16] => in_intel_reserved_ffwd_5_0[16].IN1
in_intel_reserved_ffwd_5_0[17] => in_intel_reserved_ffwd_5_0[17].IN1
in_intel_reserved_ffwd_5_0[18] => in_intel_reserved_ffwd_5_0[18].IN1
in_intel_reserved_ffwd_5_0[19] => in_intel_reserved_ffwd_5_0[19].IN1
in_intel_reserved_ffwd_5_0[20] => in_intel_reserved_ffwd_5_0[20].IN1
in_intel_reserved_ffwd_5_0[21] => in_intel_reserved_ffwd_5_0[21].IN1
in_intel_reserved_ffwd_5_0[22] => in_intel_reserved_ffwd_5_0[22].IN1
in_intel_reserved_ffwd_5_0[23] => in_intel_reserved_ffwd_5_0[23].IN1
in_intel_reserved_ffwd_5_0[24] => in_intel_reserved_ffwd_5_0[24].IN1
in_intel_reserved_ffwd_5_0[25] => in_intel_reserved_ffwd_5_0[25].IN1
in_intel_reserved_ffwd_5_0[26] => in_intel_reserved_ffwd_5_0[26].IN1
in_intel_reserved_ffwd_5_0[27] => in_intel_reserved_ffwd_5_0[27].IN1
in_intel_reserved_ffwd_5_0[28] => in_intel_reserved_ffwd_5_0[28].IN1
in_intel_reserved_ffwd_5_0[29] => in_intel_reserved_ffwd_5_0[29].IN1
in_intel_reserved_ffwd_5_0[30] => in_intel_reserved_ffwd_5_0[30].IN1
in_intel_reserved_ffwd_5_0[31] => in_intel_reserved_ffwd_5_0[31].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_0000_iv6_replace_phi22_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_0000_iv6_replace_phi22_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24528_0:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6
out_dest_data_out_8_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1.valid_out
in_intel_reserved_ffwd_8_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24528_0:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i1_cmp24528_0:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_0000_iv8_replace_phi21_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian2
out_dest_data_out_4_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_dest_data_out_4_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.valid_out
in_intel_reserved_ffwd_4_0[0] => in_intel_reserved_ffwd_4_0[0].IN1
in_intel_reserved_ffwd_4_0[1] => in_intel_reserved_ffwd_4_0[1].IN1
in_intel_reserved_ffwd_4_0[2] => in_intel_reserved_ffwd_4_0[2].IN1
in_intel_reserved_ffwd_4_0[3] => in_intel_reserved_ffwd_4_0[3].IN1
in_intel_reserved_ffwd_4_0[4] => in_intel_reserved_ffwd_4_0[4].IN1
in_intel_reserved_ffwd_4_0[5] => in_intel_reserved_ffwd_4_0[5].IN1
in_intel_reserved_ffwd_4_0[6] => in_intel_reserved_ffwd_4_0[6].IN1
in_intel_reserved_ffwd_4_0[7] => in_intel_reserved_ffwd_4_0[7].IN1
in_intel_reserved_ffwd_4_0[8] => in_intel_reserved_ffwd_4_0[8].IN1
in_intel_reserved_ffwd_4_0[9] => in_intel_reserved_ffwd_4_0[9].IN1
in_intel_reserved_ffwd_4_0[10] => in_intel_reserved_ffwd_4_0[10].IN1
in_intel_reserved_ffwd_4_0[11] => in_intel_reserved_ffwd_4_0[11].IN1
in_intel_reserved_ffwd_4_0[12] => in_intel_reserved_ffwd_4_0[12].IN1
in_intel_reserved_ffwd_4_0[13] => in_intel_reserved_ffwd_4_0[13].IN1
in_intel_reserved_ffwd_4_0[14] => in_intel_reserved_ffwd_4_0[14].IN1
in_intel_reserved_ffwd_4_0[15] => in_intel_reserved_ffwd_4_0[15].IN1
in_intel_reserved_ffwd_4_0[16] => in_intel_reserved_ffwd_4_0[16].IN1
in_intel_reserved_ffwd_4_0[17] => in_intel_reserved_ffwd_4_0[17].IN1
in_intel_reserved_ffwd_4_0[18] => in_intel_reserved_ffwd_4_0[18].IN1
in_intel_reserved_ffwd_4_0[19] => in_intel_reserved_ffwd_4_0[19].IN1
in_intel_reserved_ffwd_4_0[20] => in_intel_reserved_ffwd_4_0[20].IN1
in_intel_reserved_ffwd_4_0[21] => in_intel_reserved_ffwd_4_0[21].IN1
in_intel_reserved_ffwd_4_0[22] => in_intel_reserved_ffwd_4_0[22].IN1
in_intel_reserved_ffwd_4_0[23] => in_intel_reserved_ffwd_4_0[23].IN1
in_intel_reserved_ffwd_4_0[24] => in_intel_reserved_ffwd_4_0[24].IN1
in_intel_reserved_ffwd_4_0[25] => in_intel_reserved_ffwd_4_0[25].IN1
in_intel_reserved_ffwd_4_0[26] => in_intel_reserved_ffwd_4_0[26].IN1
in_intel_reserved_ffwd_4_0[27] => in_intel_reserved_ffwd_4_0[27].IN1
in_intel_reserved_ffwd_4_0[28] => in_intel_reserved_ffwd_4_0[28].IN1
in_intel_reserved_ffwd_4_0[29] => in_intel_reserved_ffwd_4_0[29].IN1
in_intel_reserved_ffwd_4_0[30] => in_intel_reserved_ffwd_4_0[30].IN1
in_intel_reserved_ffwd_4_0[31] => in_intel_reserved_ffwd_4_0[31].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_0000_iv8_replace_phi21_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian2|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_dest_i32_fpga_0000_iv8_replace_phi21_0:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian2|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_3_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
out_intel_reserved_ffwd_3_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_3_0[0] => in_src_data_in_3_0[0].IN1
in_src_data_in_3_0[1] => in_src_data_in_3_0[1].IN1
in_src_data_in_3_0[2] => in_src_data_in_3_0[2].IN1
in_src_data_in_3_0[3] => in_src_data_in_3_0[3].IN1
in_src_data_in_3_0[4] => in_src_data_in_3_0[4].IN1
in_src_data_in_3_0[5] => in_src_data_in_3_0[5].IN1
in_src_data_in_3_0[6] => in_src_data_in_3_0[6].IN1
in_src_data_in_3_0[7] => in_src_data_in_3_0[7].IN1
in_src_data_in_3_0[8] => in_src_data_in_3_0[8].IN1
in_src_data_in_3_0[9] => in_src_data_in_3_0[9].IN1
in_src_data_in_3_0[10] => in_src_data_in_3_0[10].IN1
in_src_data_in_3_0[11] => in_src_data_in_3_0[11].IN1
in_src_data_in_3_0[12] => in_src_data_in_3_0[12].IN1
in_src_data_in_3_0[13] => in_src_data_in_3_0[13].IN1
in_src_data_in_3_0[14] => in_src_data_in_3_0[14].IN1
in_src_data_in_3_0[15] => in_src_data_in_3_0[15].IN1
in_src_data_in_3_0[16] => in_src_data_in_3_0[16].IN1
in_src_data_in_3_0[17] => in_src_data_in_3_0[17].IN1
in_src_data_in_3_0[18] => in_src_data_in_3_0[18].IN1
in_src_data_in_3_0[19] => in_src_data_in_3_0[19].IN1
in_src_data_in_3_0[20] => in_src_data_in_3_0[20].IN1
in_src_data_in_3_0[21] => in_src_data_in_3_0[21].IN1
in_src_data_in_3_0[22] => in_src_data_in_3_0[22].IN1
in_src_data_in_3_0[23] => in_src_data_in_3_0[23].IN1
in_src_data_in_3_0[24] => in_src_data_in_3_0[24].IN1
in_src_data_in_3_0[25] => in_src_data_in_3_0[25].IN1
in_src_data_in_3_0[26] => in_src_data_in_3_0[26].IN1
in_src_data_in_3_0[27] => in_src_data_in_3_0[27].IN1
in_src_data_in_3_0[28] => in_src_data_in_3_0[28].IN1
in_src_data_in_3_0[29] => in_src_data_in_3_0[29].IN1
in_src_data_in_3_0[30] => in_src_data_in_3_0[30].IN1
in_src_data_in_3_0[31] => in_src_data_in_3_0[31].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_bb_B2_stall_region:thebb_gaussian_B2_stall_region|gaussian_i_llvm_fpga_ffwd_source_i32_unnamed_6_gaussian0:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B2:thebb_gaussian_B2|gaussian_B2_branch:thegaussian_B2_branch
in_add44_push172[0] => add44_push172_reg_q[0].DATAIN
in_add44_push172[1] => add44_push172_reg_q[1].DATAIN
in_add44_push172[2] => add44_push172_reg_q[2].DATAIN
in_add44_push172[3] => add44_push172_reg_q[3].DATAIN
in_add44_push172[4] => add44_push172_reg_q[4].DATAIN
in_add44_push172[5] => add44_push172_reg_q[5].DATAIN
in_add44_push172[6] => add44_push172_reg_q[6].DATAIN
in_add44_push172[7] => add44_push172_reg_q[7].DATAIN
in_add44_push172[8] => add44_push172_reg_q[8].DATAIN
in_add44_push172[9] => add44_push172_reg_q[9].DATAIN
in_add44_push172[10] => add44_push172_reg_q[10].DATAIN
in_add44_push172[11] => add44_push172_reg_q[11].DATAIN
in_add44_push172[12] => add44_push172_reg_q[12].DATAIN
in_add44_push172[13] => add44_push172_reg_q[13].DATAIN
in_add44_push172[14] => add44_push172_reg_q[14].DATAIN
in_add44_push172[15] => add44_push172_reg_q[15].DATAIN
in_add44_push172[16] => add44_push172_reg_q[16].DATAIN
in_add44_push172[17] => add44_push172_reg_q[17].DATAIN
in_add44_push172[18] => add44_push172_reg_q[18].DATAIN
in_add44_push172[19] => add44_push172_reg_q[19].DATAIN
in_add44_push172[20] => add44_push172_reg_q[20].DATAIN
in_add44_push172[21] => add44_push172_reg_q[21].DATAIN
in_add44_push172[22] => add44_push172_reg_q[22].DATAIN
in_add44_push172[23] => add44_push172_reg_q[23].DATAIN
in_add44_push172[24] => add44_push172_reg_q[24].DATAIN
in_add44_push172[25] => add44_push172_reg_q[25].DATAIN
in_add44_push172[26] => add44_push172_reg_q[26].DATAIN
in_add44_push172[27] => add44_push172_reg_q[27].DATAIN
in_add44_push172[28] => add44_push172_reg_q[28].DATAIN
in_add44_push172[29] => add44_push172_reg_q[29].DATAIN
in_add44_push172[30] => add44_push172_reg_q[30].DATAIN
in_add44_push172[31] => add44_push172_reg_q[31].DATAIN
in_cmp24528[0] => valid_out_0_and_q[0].IN0
in_cmp24528[0] => valid_out_1_and_q[0].IN0
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_add44_push172[0] <= add44_push172_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[1] <= add44_push172_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[2] <= add44_push172_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[3] <= add44_push172_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[4] <= add44_push172_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[5] <= add44_push172_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[6] <= add44_push172_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[7] <= add44_push172_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[8] <= add44_push172_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[9] <= add44_push172_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[10] <= add44_push172_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[11] <= add44_push172_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[12] <= add44_push172_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[13] <= add44_push172_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[14] <= add44_push172_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[15] <= add44_push172_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[16] <= add44_push172_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[17] <= add44_push172_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[18] <= add44_push172_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[19] <= add44_push172_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[20] <= add44_push172_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[21] <= add44_push172_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[22] <= add44_push172_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[23] <= add44_push172_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[24] <= add44_push172_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[25] <= add44_push172_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[26] <= add44_push172_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[27] <= add44_push172_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[28] <= add44_push172_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[29] <= add44_push172_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[30] <= add44_push172_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_add44_push172[31] <= add44_push172_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out[0] <= gaussian_B2_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => add44_push172_reg_q[0].CLK
clock => add44_push172_reg_q[1].CLK
clock => add44_push172_reg_q[2].CLK
clock => add44_push172_reg_q[3].CLK
clock => add44_push172_reg_q[4].CLK
clock => add44_push172_reg_q[5].CLK
clock => add44_push172_reg_q[6].CLK
clock => add44_push172_reg_q[7].CLK
clock => add44_push172_reg_q[8].CLK
clock => add44_push172_reg_q[9].CLK
clock => add44_push172_reg_q[10].CLK
clock => add44_push172_reg_q[11].CLK
clock => add44_push172_reg_q[12].CLK
clock => add44_push172_reg_q[13].CLK
clock => add44_push172_reg_q[14].CLK
clock => add44_push172_reg_q[15].CLK
clock => add44_push172_reg_q[16].CLK
clock => add44_push172_reg_q[17].CLK
clock => add44_push172_reg_q[18].CLK
clock => add44_push172_reg_q[19].CLK
clock => add44_push172_reg_q[20].CLK
clock => add44_push172_reg_q[21].CLK
clock => add44_push172_reg_q[22].CLK
clock => add44_push172_reg_q[23].CLK
clock => add44_push172_reg_q[24].CLK
clock => add44_push172_reg_q[25].CLK
clock => add44_push172_reg_q[26].CLK
clock => add44_push172_reg_q[27].CLK
clock => add44_push172_reg_q[28].CLK
clock => add44_push172_reg_q[29].CLK
clock => add44_push172_reg_q[30].CLK
clock => add44_push172_reg_q[31].CLK
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => add44_push172_reg_q[0].ACLR
resetn => add44_push172_reg_q[1].ACLR
resetn => add44_push172_reg_q[2].ACLR
resetn => add44_push172_reg_q[3].ACLR
resetn => add44_push172_reg_q[4].ACLR
resetn => add44_push172_reg_q[5].ACLR
resetn => add44_push172_reg_q[6].ACLR
resetn => add44_push172_reg_q[7].ACLR
resetn => add44_push172_reg_q[8].ACLR
resetn => add44_push172_reg_q[9].ACLR
resetn => add44_push172_reg_q[10].ACLR
resetn => add44_push172_reg_q[11].ACLR
resetn => add44_push172_reg_q[12].ACLR
resetn => add44_push172_reg_q[13].ACLR
resetn => add44_push172_reg_q[14].ACLR
resetn => add44_push172_reg_q[15].ACLR
resetn => add44_push172_reg_q[16].ACLR
resetn => add44_push172_reg_q[17].ACLR
resetn => add44_push172_reg_q[18].ACLR
resetn => add44_push172_reg_q[19].ACLR
resetn => add44_push172_reg_q[20].ACLR
resetn => add44_push172_reg_q[21].ACLR
resetn => add44_push172_reg_q[22].ACLR
resetn => add44_push172_reg_q[23].ACLR
resetn => add44_push172_reg_q[24].ACLR
resetn => add44_push172_reg_q[25].ACLR
resetn => add44_push172_reg_q[26].ACLR
resetn => add44_push172_reg_q[27].ACLR
resetn => add44_push172_reg_q[28].ACLR
resetn => add44_push172_reg_q[29].ACLR
resetn => add44_push172_reg_q[30].ACLR
resetn => add44_push172_reg_q[31].ACLR
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3_sr_0:thebb_gaussian_B3_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B4_sr_1:thebb_gaussian_B4_sr_1_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_0_tpl[1] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[1] => sr_0_x_q[1].DATAIN
in_i_data_0_tpl[2] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[2] => sr_0_x_q[2].DATAIN
in_i_data_0_tpl[3] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[3] => sr_0_x_q[3].DATAIN
in_i_data_0_tpl[4] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[4] => sr_0_x_q[4].DATAIN
in_i_data_0_tpl[5] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[5] => sr_0_x_q[5].DATAIN
in_i_data_0_tpl[6] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[6] => sr_0_x_q[6].DATAIN
in_i_data_0_tpl[7] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[7] => sr_0_x_q[7].DATAIN
in_i_data_0_tpl[8] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[8] => sr_0_x_q[8].DATAIN
in_i_data_0_tpl[9] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[9] => sr_0_x_q[9].DATAIN
in_i_data_0_tpl[10] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[10] => sr_0_x_q[10].DATAIN
in_i_data_0_tpl[11] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[11] => sr_0_x_q[11].DATAIN
in_i_data_0_tpl[12] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[12] => sr_0_x_q[12].DATAIN
in_i_data_0_tpl[13] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[13] => sr_0_x_q[13].DATAIN
in_i_data_0_tpl[14] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[14] => sr_0_x_q[14].DATAIN
in_i_data_0_tpl[15] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[15] => sr_0_x_q[15].DATAIN
in_i_data_0_tpl[16] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[16] => sr_0_x_q[16].DATAIN
in_i_data_0_tpl[17] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[17] => sr_0_x_q[17].DATAIN
in_i_data_0_tpl[18] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[18] => sr_0_x_q[18].DATAIN
in_i_data_0_tpl[19] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[19] => sr_0_x_q[19].DATAIN
in_i_data_0_tpl[20] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[20] => sr_0_x_q[20].DATAIN
in_i_data_0_tpl[21] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[21] => sr_0_x_q[21].DATAIN
in_i_data_0_tpl[22] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[22] => sr_0_x_q[22].DATAIN
in_i_data_0_tpl[23] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[23] => sr_0_x_q[23].DATAIN
in_i_data_0_tpl[24] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[24] => sr_0_x_q[24].DATAIN
in_i_data_0_tpl[25] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[25] => sr_0_x_q[25].DATAIN
in_i_data_0_tpl[26] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[26] => sr_0_x_q[26].DATAIN
in_i_data_0_tpl[27] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[27] => sr_0_x_q[27].DATAIN
in_i_data_0_tpl[28] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[28] => sr_0_x_q[28].DATAIN
in_i_data_0_tpl[29] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[29] => sr_0_x_q[29].DATAIN
in_i_data_0_tpl[30] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[30] => sr_0_x_q[30].DATAIN
in_i_data_0_tpl[31] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[31] => sr_0_x_q[31].DATAIN
in_i_data_1_tpl[0] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[0] => sr_1_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[1] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[2] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[3] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[4] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[5] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[6] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[7] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[8] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[9] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[10] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[11] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[12] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[13] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[14] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[15] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[16] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[17] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[18] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[19] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[20] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[21] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[22] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[23] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[24] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[25] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[26] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[27] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[28] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[29] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[30] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[31] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_1_x_q[0].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
clock => sr_0_x_q[1].CLK
clock => sr_0_x_q[2].CLK
clock => sr_0_x_q[3].CLK
clock => sr_0_x_q[4].CLK
clock => sr_0_x_q[5].CLK
clock => sr_0_x_q[6].CLK
clock => sr_0_x_q[7].CLK
clock => sr_0_x_q[8].CLK
clock => sr_0_x_q[9].CLK
clock => sr_0_x_q[10].CLK
clock => sr_0_x_q[11].CLK
clock => sr_0_x_q[12].CLK
clock => sr_0_x_q[13].CLK
clock => sr_0_x_q[14].CLK
clock => sr_0_x_q[15].CLK
clock => sr_0_x_q[16].CLK
clock => sr_0_x_q[17].CLK
clock => sr_0_x_q[18].CLK
clock => sr_0_x_q[19].CLK
clock => sr_0_x_q[20].CLK
clock => sr_0_x_q[21].CLK
clock => sr_0_x_q[22].CLK
clock => sr_0_x_q[23].CLK
clock => sr_0_x_q[24].CLK
clock => sr_0_x_q[25].CLK
clock => sr_0_x_q[26].CLK
clock => sr_0_x_q[27].CLK
clock => sr_0_x_q[28].CLK
clock => sr_0_x_q[29].CLK
clock => sr_0_x_q[30].CLK
clock => sr_0_x_q[31].CLK
resetn => sr_0_x_q[0].ACLR
resetn => sr_0_x_q[1].ACLR
resetn => sr_0_x_q[2].ACLR
resetn => sr_0_x_q[3].ACLR
resetn => sr_0_x_q[4].ACLR
resetn => sr_0_x_q[5].ACLR
resetn => sr_0_x_q[6].ACLR
resetn => sr_0_x_q[7].ACLR
resetn => sr_0_x_q[8].ACLR
resetn => sr_0_x_q[9].ACLR
resetn => sr_0_x_q[10].ACLR
resetn => sr_0_x_q[11].ACLR
resetn => sr_0_x_q[12].ACLR
resetn => sr_0_x_q[13].ACLR
resetn => sr_0_x_q[14].ACLR
resetn => sr_0_x_q[15].ACLR
resetn => sr_0_x_q[16].ACLR
resetn => sr_0_x_q[17].ACLR
resetn => sr_0_x_q[18].ACLR
resetn => sr_0_x_q[19].ACLR
resetn => sr_0_x_q[20].ACLR
resetn => sr_0_x_q[21].ACLR
resetn => sr_0_x_q[22].ACLR
resetn => sr_0_x_q[23].ACLR
resetn => sr_0_x_q[24].ACLR
resetn => sr_0_x_q[25].ACLR
resetn => sr_0_x_q[26].ACLR
resetn => sr_0_x_q[27].ACLR
resetn => sr_0_x_q[28].ACLR
resetn => sr_0_x_q[29].ACLR
resetn => sr_0_x_q[30].ACLR
resetn => sr_0_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR
resetn => sr_1_x_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_0:theloop_limiter_gaussian0
in_i_stall[0] => limiter_i_stall_bitsignaltemp.IN1
in_i_stall_exit[0] => limiter_i_stall_exit_bitsignaltemp.IN1
in_i_valid[0] => limiter_i_valid_bitsignaltemp.IN1
in_i_valid_exit[0] => limiter_i_valid_exit_bitsignaltemp.IN1
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_0:theloop_limiter_gaussian0|acl_loop_limiter:thelimiter
clock => clock.IN1
resetn => resetn.IN1
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN4
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_loop_limiter_0:theloop_limiter_gaussian0|acl_loop_limiter:thelimiter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_i_llvm_fpga_pipeline_keep_going40_1_sr:thei_llvm_fpga_pipeline_keep_going40_gaussian1_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_iord_bl_call_gaussian_i_fifodata[0] => in_iord_bl_call_gaussian_i_fifodata[0].IN1
in_iord_bl_call_gaussian_i_fifodata[1] => in_iord_bl_call_gaussian_i_fifodata[1].IN1
in_iord_bl_call_gaussian_i_fifodata[2] => in_iord_bl_call_gaussian_i_fifodata[2].IN1
in_iord_bl_call_gaussian_i_fifodata[3] => in_iord_bl_call_gaussian_i_fifodata[3].IN1
in_iord_bl_call_gaussian_i_fifodata[4] => in_iord_bl_call_gaussian_i_fifodata[4].IN1
in_iord_bl_call_gaussian_i_fifodata[5] => in_iord_bl_call_gaussian_i_fifodata[5].IN1
in_iord_bl_call_gaussian_i_fifodata[6] => in_iord_bl_call_gaussian_i_fifodata[6].IN1
in_iord_bl_call_gaussian_i_fifodata[7] => in_iord_bl_call_gaussian_i_fifodata[7].IN1
in_iord_bl_call_gaussian_i_fifodata[8] => in_iord_bl_call_gaussian_i_fifodata[8].IN1
in_iord_bl_call_gaussian_i_fifodata[9] => in_iord_bl_call_gaussian_i_fifodata[9].IN1
in_iord_bl_call_gaussian_i_fifodata[10] => in_iord_bl_call_gaussian_i_fifodata[10].IN1
in_iord_bl_call_gaussian_i_fifodata[11] => in_iord_bl_call_gaussian_i_fifodata[11].IN1
in_iord_bl_call_gaussian_i_fifodata[12] => in_iord_bl_call_gaussian_i_fifodata[12].IN1
in_iord_bl_call_gaussian_i_fifodata[13] => in_iord_bl_call_gaussian_i_fifodata[13].IN1
in_iord_bl_call_gaussian_i_fifodata[14] => in_iord_bl_call_gaussian_i_fifodata[14].IN1
in_iord_bl_call_gaussian_i_fifodata[15] => in_iord_bl_call_gaussian_i_fifodata[15].IN1
in_iord_bl_call_gaussian_i_fifodata[16] => in_iord_bl_call_gaussian_i_fifodata[16].IN1
in_iord_bl_call_gaussian_i_fifodata[17] => in_iord_bl_call_gaussian_i_fifodata[17].IN1
in_iord_bl_call_gaussian_i_fifodata[18] => in_iord_bl_call_gaussian_i_fifodata[18].IN1
in_iord_bl_call_gaussian_i_fifodata[19] => in_iord_bl_call_gaussian_i_fifodata[19].IN1
in_iord_bl_call_gaussian_i_fifodata[20] => in_iord_bl_call_gaussian_i_fifodata[20].IN1
in_iord_bl_call_gaussian_i_fifodata[21] => in_iord_bl_call_gaussian_i_fifodata[21].IN1
in_iord_bl_call_gaussian_i_fifodata[22] => in_iord_bl_call_gaussian_i_fifodata[22].IN1
in_iord_bl_call_gaussian_i_fifodata[23] => in_iord_bl_call_gaussian_i_fifodata[23].IN1
in_iord_bl_call_gaussian_i_fifodata[24] => in_iord_bl_call_gaussian_i_fifodata[24].IN1
in_iord_bl_call_gaussian_i_fifodata[25] => in_iord_bl_call_gaussian_i_fifodata[25].IN1
in_iord_bl_call_gaussian_i_fifodata[26] => in_iord_bl_call_gaussian_i_fifodata[26].IN1
in_iord_bl_call_gaussian_i_fifodata[27] => in_iord_bl_call_gaussian_i_fifodata[27].IN1
in_iord_bl_call_gaussian_i_fifodata[28] => in_iord_bl_call_gaussian_i_fifodata[28].IN1
in_iord_bl_call_gaussian_i_fifodata[29] => in_iord_bl_call_gaussian_i_fifodata[29].IN1
in_iord_bl_call_gaussian_i_fifodata[30] => in_iord_bl_call_gaussian_i_fifodata[30].IN1
in_iord_bl_call_gaussian_i_fifodata[31] => in_iord_bl_call_gaussian_i_fifodata[31].IN1
in_iord_bl_call_gaussian_i_fifodata[32] => in_iord_bl_call_gaussian_i_fifodata[32].IN1
in_iord_bl_call_gaussian_i_fifodata[33] => in_iord_bl_call_gaussian_i_fifodata[33].IN1
in_iord_bl_call_gaussian_i_fifodata[34] => in_iord_bl_call_gaussian_i_fifodata[34].IN1
in_iord_bl_call_gaussian_i_fifodata[35] => in_iord_bl_call_gaussian_i_fifodata[35].IN1
in_iord_bl_call_gaussian_i_fifodata[36] => in_iord_bl_call_gaussian_i_fifodata[36].IN1
in_iord_bl_call_gaussian_i_fifodata[37] => in_iord_bl_call_gaussian_i_fifodata[37].IN1
in_iord_bl_call_gaussian_i_fifodata[38] => in_iord_bl_call_gaussian_i_fifodata[38].IN1
in_iord_bl_call_gaussian_i_fifodata[39] => in_iord_bl_call_gaussian_i_fifodata[39].IN1
in_iord_bl_call_gaussian_i_fifodata[40] => in_iord_bl_call_gaussian_i_fifodata[40].IN1
in_iord_bl_call_gaussian_i_fifodata[41] => in_iord_bl_call_gaussian_i_fifodata[41].IN1
in_iord_bl_call_gaussian_i_fifodata[42] => in_iord_bl_call_gaussian_i_fifodata[42].IN1
in_iord_bl_call_gaussian_i_fifodata[43] => in_iord_bl_call_gaussian_i_fifodata[43].IN1
in_iord_bl_call_gaussian_i_fifodata[44] => in_iord_bl_call_gaussian_i_fifodata[44].IN1
in_iord_bl_call_gaussian_i_fifodata[45] => in_iord_bl_call_gaussian_i_fifodata[45].IN1
in_iord_bl_call_gaussian_i_fifodata[46] => in_iord_bl_call_gaussian_i_fifodata[46].IN1
in_iord_bl_call_gaussian_i_fifodata[47] => in_iord_bl_call_gaussian_i_fifodata[47].IN1
in_iord_bl_call_gaussian_i_fifodata[48] => in_iord_bl_call_gaussian_i_fifodata[48].IN1
in_iord_bl_call_gaussian_i_fifodata[49] => in_iord_bl_call_gaussian_i_fifodata[49].IN1
in_iord_bl_call_gaussian_i_fifodata[50] => in_iord_bl_call_gaussian_i_fifodata[50].IN1
in_iord_bl_call_gaussian_i_fifodata[51] => in_iord_bl_call_gaussian_i_fifodata[51].IN1
in_iord_bl_call_gaussian_i_fifodata[52] => in_iord_bl_call_gaussian_i_fifodata[52].IN1
in_iord_bl_call_gaussian_i_fifodata[53] => in_iord_bl_call_gaussian_i_fifodata[53].IN1
in_iord_bl_call_gaussian_i_fifodata[54] => in_iord_bl_call_gaussian_i_fifodata[54].IN1
in_iord_bl_call_gaussian_i_fifodata[55] => in_iord_bl_call_gaussian_i_fifodata[55].IN1
in_iord_bl_call_gaussian_i_fifodata[56] => in_iord_bl_call_gaussian_i_fifodata[56].IN1
in_iord_bl_call_gaussian_i_fifodata[57] => in_iord_bl_call_gaussian_i_fifodata[57].IN1
in_iord_bl_call_gaussian_i_fifodata[58] => in_iord_bl_call_gaussian_i_fifodata[58].IN1
in_iord_bl_call_gaussian_i_fifodata[59] => in_iord_bl_call_gaussian_i_fifodata[59].IN1
in_iord_bl_call_gaussian_i_fifodata[60] => in_iord_bl_call_gaussian_i_fifodata[60].IN1
in_iord_bl_call_gaussian_i_fifodata[61] => in_iord_bl_call_gaussian_i_fifodata[61].IN1
in_iord_bl_call_gaussian_i_fifodata[62] => in_iord_bl_call_gaussian_i_fifodata[62].IN1
in_iord_bl_call_gaussian_i_fifodata[63] => in_iord_bl_call_gaussian_i_fifodata[63].IN1
in_iord_bl_call_gaussian_i_fifodata[64] => in_iord_bl_call_gaussian_i_fifodata[64].IN1
in_iord_bl_call_gaussian_i_fifodata[65] => in_iord_bl_call_gaussian_i_fifodata[65].IN1
in_iord_bl_call_gaussian_i_fifodata[66] => in_iord_bl_call_gaussian_i_fifodata[66].IN1
in_iord_bl_call_gaussian_i_fifodata[67] => in_iord_bl_call_gaussian_i_fifodata[67].IN1
in_iord_bl_call_gaussian_i_fifodata[68] => in_iord_bl_call_gaussian_i_fifodata[68].IN1
in_iord_bl_call_gaussian_i_fifodata[69] => in_iord_bl_call_gaussian_i_fifodata[69].IN1
in_iord_bl_call_gaussian_i_fifodata[70] => in_iord_bl_call_gaussian_i_fifodata[70].IN1
in_iord_bl_call_gaussian_i_fifodata[71] => in_iord_bl_call_gaussian_i_fifodata[71].IN1
in_iord_bl_call_gaussian_i_fifodata[72] => in_iord_bl_call_gaussian_i_fifodata[72].IN1
in_iord_bl_call_gaussian_i_fifodata[73] => in_iord_bl_call_gaussian_i_fifodata[73].IN1
in_iord_bl_call_gaussian_i_fifodata[74] => in_iord_bl_call_gaussian_i_fifodata[74].IN1
in_iord_bl_call_gaussian_i_fifodata[75] => in_iord_bl_call_gaussian_i_fifodata[75].IN1
in_iord_bl_call_gaussian_i_fifodata[76] => in_iord_bl_call_gaussian_i_fifodata[76].IN1
in_iord_bl_call_gaussian_i_fifodata[77] => in_iord_bl_call_gaussian_i_fifodata[77].IN1
in_iord_bl_call_gaussian_i_fifodata[78] => in_iord_bl_call_gaussian_i_fifodata[78].IN1
in_iord_bl_call_gaussian_i_fifodata[79] => in_iord_bl_call_gaussian_i_fifodata[79].IN1
in_iord_bl_call_gaussian_i_fifodata[80] => in_iord_bl_call_gaussian_i_fifodata[80].IN1
in_iord_bl_call_gaussian_i_fifodata[81] => in_iord_bl_call_gaussian_i_fifodata[81].IN1
in_iord_bl_call_gaussian_i_fifodata[82] => in_iord_bl_call_gaussian_i_fifodata[82].IN1
in_iord_bl_call_gaussian_i_fifodata[83] => in_iord_bl_call_gaussian_i_fifodata[83].IN1
in_iord_bl_call_gaussian_i_fifodata[84] => in_iord_bl_call_gaussian_i_fifodata[84].IN1
in_iord_bl_call_gaussian_i_fifodata[85] => in_iord_bl_call_gaussian_i_fifodata[85].IN1
in_iord_bl_call_gaussian_i_fifodata[86] => in_iord_bl_call_gaussian_i_fifodata[86].IN1
in_iord_bl_call_gaussian_i_fifodata[87] => in_iord_bl_call_gaussian_i_fifodata[87].IN1
in_iord_bl_call_gaussian_i_fifodata[88] => in_iord_bl_call_gaussian_i_fifodata[88].IN1
in_iord_bl_call_gaussian_i_fifodata[89] => in_iord_bl_call_gaussian_i_fifodata[89].IN1
in_iord_bl_call_gaussian_i_fifodata[90] => in_iord_bl_call_gaussian_i_fifodata[90].IN1
in_iord_bl_call_gaussian_i_fifodata[91] => in_iord_bl_call_gaussian_i_fifodata[91].IN1
in_iord_bl_call_gaussian_i_fifodata[92] => in_iord_bl_call_gaussian_i_fifodata[92].IN1
in_iord_bl_call_gaussian_i_fifodata[93] => in_iord_bl_call_gaussian_i_fifodata[93].IN1
in_iord_bl_call_gaussian_i_fifodata[94] => in_iord_bl_call_gaussian_i_fifodata[94].IN1
in_iord_bl_call_gaussian_i_fifodata[95] => in_iord_bl_call_gaussian_i_fifodata[95].IN1
in_iord_bl_call_gaussian_i_fifodata[96] => in_iord_bl_call_gaussian_i_fifodata[96].IN1
in_iord_bl_call_gaussian_i_fifodata[97] => in_iord_bl_call_gaussian_i_fifodata[97].IN1
in_iord_bl_call_gaussian_i_fifodata[98] => in_iord_bl_call_gaussian_i_fifodata[98].IN1
in_iord_bl_call_gaussian_i_fifodata[99] => in_iord_bl_call_gaussian_i_fifodata[99].IN1
in_iord_bl_call_gaussian_i_fifodata[100] => in_iord_bl_call_gaussian_i_fifodata[100].IN1
in_iord_bl_call_gaussian_i_fifodata[101] => in_iord_bl_call_gaussian_i_fifodata[101].IN1
in_iord_bl_call_gaussian_i_fifodata[102] => in_iord_bl_call_gaussian_i_fifodata[102].IN1
in_iord_bl_call_gaussian_i_fifodata[103] => in_iord_bl_call_gaussian_i_fifodata[103].IN1
in_iord_bl_call_gaussian_i_fifodata[104] => in_iord_bl_call_gaussian_i_fifodata[104].IN1
in_iord_bl_call_gaussian_i_fifodata[105] => in_iord_bl_call_gaussian_i_fifodata[105].IN1
in_iord_bl_call_gaussian_i_fifodata[106] => in_iord_bl_call_gaussian_i_fifodata[106].IN1
in_iord_bl_call_gaussian_i_fifodata[107] => in_iord_bl_call_gaussian_i_fifodata[107].IN1
in_iord_bl_call_gaussian_i_fifodata[108] => in_iord_bl_call_gaussian_i_fifodata[108].IN1
in_iord_bl_call_gaussian_i_fifodata[109] => in_iord_bl_call_gaussian_i_fifodata[109].IN1
in_iord_bl_call_gaussian_i_fifodata[110] => in_iord_bl_call_gaussian_i_fifodata[110].IN1
in_iord_bl_call_gaussian_i_fifodata[111] => in_iord_bl_call_gaussian_i_fifodata[111].IN1
in_iord_bl_call_gaussian_i_fifodata[112] => in_iord_bl_call_gaussian_i_fifodata[112].IN1
in_iord_bl_call_gaussian_i_fifodata[113] => in_iord_bl_call_gaussian_i_fifodata[113].IN1
in_iord_bl_call_gaussian_i_fifodata[114] => in_iord_bl_call_gaussian_i_fifodata[114].IN1
in_iord_bl_call_gaussian_i_fifodata[115] => in_iord_bl_call_gaussian_i_fifodata[115].IN1
in_iord_bl_call_gaussian_i_fifodata[116] => in_iord_bl_call_gaussian_i_fifodata[116].IN1
in_iord_bl_call_gaussian_i_fifodata[117] => in_iord_bl_call_gaussian_i_fifodata[117].IN1
in_iord_bl_call_gaussian_i_fifodata[118] => in_iord_bl_call_gaussian_i_fifodata[118].IN1
in_iord_bl_call_gaussian_i_fifodata[119] => in_iord_bl_call_gaussian_i_fifodata[119].IN1
in_iord_bl_call_gaussian_i_fifodata[120] => in_iord_bl_call_gaussian_i_fifodata[120].IN1
in_iord_bl_call_gaussian_i_fifodata[121] => in_iord_bl_call_gaussian_i_fifodata[121].IN1
in_iord_bl_call_gaussian_i_fifodata[122] => in_iord_bl_call_gaussian_i_fifodata[122].IN1
in_iord_bl_call_gaussian_i_fifodata[123] => in_iord_bl_call_gaussian_i_fifodata[123].IN1
in_iord_bl_call_gaussian_i_fifodata[124] => in_iord_bl_call_gaussian_i_fifodata[124].IN1
in_iord_bl_call_gaussian_i_fifodata[125] => in_iord_bl_call_gaussian_i_fifodata[125].IN1
in_iord_bl_call_gaussian_i_fifodata[126] => in_iord_bl_call_gaussian_i_fifodata[126].IN1
in_iord_bl_call_gaussian_i_fifodata[127] => in_iord_bl_call_gaussian_i_fifodata[127].IN1
in_iord_bl_call_gaussian_i_fifovalid[0] => in_iord_bl_call_gaussian_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_stall_out
out_exiting_valid_out[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_valid_out
out_intel_reserved_ffwd_0_0[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[1] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[2] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[3] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[4] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[5] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[6] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[7] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[8] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[9] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[10] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[11] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[12] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[13] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[14] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[15] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[16] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[17] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[18] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[19] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[20] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[21] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[22] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[23] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[24] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[25] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[26] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[27] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[28] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[29] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[30] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[31] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[32] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[33] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[34] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[35] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[36] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[37] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[38] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[39] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[40] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[41] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[42] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[43] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[44] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[45] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[46] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[47] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[48] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[49] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[50] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[51] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[52] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[53] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[54] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[55] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[56] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[57] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[58] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[59] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[60] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[61] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[62] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[63] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_1_0[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_iord_bl_call_gaussian_o_fifoalmost_full[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_iord_bl_call_gaussian_o_fifoalmost_full
out_iord_bl_call_gaussian_o_fifoready[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_iord_bl_call_gaussian_o_fifoready
out_stall_out_0[0] <= gaussian_B1_start_merge:thegaussian_B1_start_merge.out_stall_out_0
out_stall_out_1[0] <= gaussian_B1_start_merge:thegaussian_B1_start_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= gaussian_B1_start_branch:thegaussian_B1_start_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_B1_start_merge:thegaussian_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_B1_start_branch:thegaussian_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region
out_iord_bl_call_gaussian_o_fifoready[0] <= gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x.out_iord_bl_call_gaussian_o_fifoready
out_iord_bl_call_gaussian_o_fifoalmost_full[0] <= gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x.out_iord_bl_call_gaussian_o_fifoalmost_full
out_intel_reserved_ffwd_1_0[0] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6.out_intel_reserved_ffwd_1_0
out_valid_out[0] <= SE_out_i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_iord_bl_call_gaussian_i_fifodata[0] => in_iord_bl_call_gaussian_i_fifodata[0].IN1
in_iord_bl_call_gaussian_i_fifodata[1] => in_iord_bl_call_gaussian_i_fifodata[1].IN1
in_iord_bl_call_gaussian_i_fifodata[2] => in_iord_bl_call_gaussian_i_fifodata[2].IN1
in_iord_bl_call_gaussian_i_fifodata[3] => in_iord_bl_call_gaussian_i_fifodata[3].IN1
in_iord_bl_call_gaussian_i_fifodata[4] => in_iord_bl_call_gaussian_i_fifodata[4].IN1
in_iord_bl_call_gaussian_i_fifodata[5] => in_iord_bl_call_gaussian_i_fifodata[5].IN1
in_iord_bl_call_gaussian_i_fifodata[6] => in_iord_bl_call_gaussian_i_fifodata[6].IN1
in_iord_bl_call_gaussian_i_fifodata[7] => in_iord_bl_call_gaussian_i_fifodata[7].IN1
in_iord_bl_call_gaussian_i_fifodata[8] => in_iord_bl_call_gaussian_i_fifodata[8].IN1
in_iord_bl_call_gaussian_i_fifodata[9] => in_iord_bl_call_gaussian_i_fifodata[9].IN1
in_iord_bl_call_gaussian_i_fifodata[10] => in_iord_bl_call_gaussian_i_fifodata[10].IN1
in_iord_bl_call_gaussian_i_fifodata[11] => in_iord_bl_call_gaussian_i_fifodata[11].IN1
in_iord_bl_call_gaussian_i_fifodata[12] => in_iord_bl_call_gaussian_i_fifodata[12].IN1
in_iord_bl_call_gaussian_i_fifodata[13] => in_iord_bl_call_gaussian_i_fifodata[13].IN1
in_iord_bl_call_gaussian_i_fifodata[14] => in_iord_bl_call_gaussian_i_fifodata[14].IN1
in_iord_bl_call_gaussian_i_fifodata[15] => in_iord_bl_call_gaussian_i_fifodata[15].IN1
in_iord_bl_call_gaussian_i_fifodata[16] => in_iord_bl_call_gaussian_i_fifodata[16].IN1
in_iord_bl_call_gaussian_i_fifodata[17] => in_iord_bl_call_gaussian_i_fifodata[17].IN1
in_iord_bl_call_gaussian_i_fifodata[18] => in_iord_bl_call_gaussian_i_fifodata[18].IN1
in_iord_bl_call_gaussian_i_fifodata[19] => in_iord_bl_call_gaussian_i_fifodata[19].IN1
in_iord_bl_call_gaussian_i_fifodata[20] => in_iord_bl_call_gaussian_i_fifodata[20].IN1
in_iord_bl_call_gaussian_i_fifodata[21] => in_iord_bl_call_gaussian_i_fifodata[21].IN1
in_iord_bl_call_gaussian_i_fifodata[22] => in_iord_bl_call_gaussian_i_fifodata[22].IN1
in_iord_bl_call_gaussian_i_fifodata[23] => in_iord_bl_call_gaussian_i_fifodata[23].IN1
in_iord_bl_call_gaussian_i_fifodata[24] => in_iord_bl_call_gaussian_i_fifodata[24].IN1
in_iord_bl_call_gaussian_i_fifodata[25] => in_iord_bl_call_gaussian_i_fifodata[25].IN1
in_iord_bl_call_gaussian_i_fifodata[26] => in_iord_bl_call_gaussian_i_fifodata[26].IN1
in_iord_bl_call_gaussian_i_fifodata[27] => in_iord_bl_call_gaussian_i_fifodata[27].IN1
in_iord_bl_call_gaussian_i_fifodata[28] => in_iord_bl_call_gaussian_i_fifodata[28].IN1
in_iord_bl_call_gaussian_i_fifodata[29] => in_iord_bl_call_gaussian_i_fifodata[29].IN1
in_iord_bl_call_gaussian_i_fifodata[30] => in_iord_bl_call_gaussian_i_fifodata[30].IN1
in_iord_bl_call_gaussian_i_fifodata[31] => in_iord_bl_call_gaussian_i_fifodata[31].IN1
in_iord_bl_call_gaussian_i_fifodata[32] => in_iord_bl_call_gaussian_i_fifodata[32].IN1
in_iord_bl_call_gaussian_i_fifodata[33] => in_iord_bl_call_gaussian_i_fifodata[33].IN1
in_iord_bl_call_gaussian_i_fifodata[34] => in_iord_bl_call_gaussian_i_fifodata[34].IN1
in_iord_bl_call_gaussian_i_fifodata[35] => in_iord_bl_call_gaussian_i_fifodata[35].IN1
in_iord_bl_call_gaussian_i_fifodata[36] => in_iord_bl_call_gaussian_i_fifodata[36].IN1
in_iord_bl_call_gaussian_i_fifodata[37] => in_iord_bl_call_gaussian_i_fifodata[37].IN1
in_iord_bl_call_gaussian_i_fifodata[38] => in_iord_bl_call_gaussian_i_fifodata[38].IN1
in_iord_bl_call_gaussian_i_fifodata[39] => in_iord_bl_call_gaussian_i_fifodata[39].IN1
in_iord_bl_call_gaussian_i_fifodata[40] => in_iord_bl_call_gaussian_i_fifodata[40].IN1
in_iord_bl_call_gaussian_i_fifodata[41] => in_iord_bl_call_gaussian_i_fifodata[41].IN1
in_iord_bl_call_gaussian_i_fifodata[42] => in_iord_bl_call_gaussian_i_fifodata[42].IN1
in_iord_bl_call_gaussian_i_fifodata[43] => in_iord_bl_call_gaussian_i_fifodata[43].IN1
in_iord_bl_call_gaussian_i_fifodata[44] => in_iord_bl_call_gaussian_i_fifodata[44].IN1
in_iord_bl_call_gaussian_i_fifodata[45] => in_iord_bl_call_gaussian_i_fifodata[45].IN1
in_iord_bl_call_gaussian_i_fifodata[46] => in_iord_bl_call_gaussian_i_fifodata[46].IN1
in_iord_bl_call_gaussian_i_fifodata[47] => in_iord_bl_call_gaussian_i_fifodata[47].IN1
in_iord_bl_call_gaussian_i_fifodata[48] => in_iord_bl_call_gaussian_i_fifodata[48].IN1
in_iord_bl_call_gaussian_i_fifodata[49] => in_iord_bl_call_gaussian_i_fifodata[49].IN1
in_iord_bl_call_gaussian_i_fifodata[50] => in_iord_bl_call_gaussian_i_fifodata[50].IN1
in_iord_bl_call_gaussian_i_fifodata[51] => in_iord_bl_call_gaussian_i_fifodata[51].IN1
in_iord_bl_call_gaussian_i_fifodata[52] => in_iord_bl_call_gaussian_i_fifodata[52].IN1
in_iord_bl_call_gaussian_i_fifodata[53] => in_iord_bl_call_gaussian_i_fifodata[53].IN1
in_iord_bl_call_gaussian_i_fifodata[54] => in_iord_bl_call_gaussian_i_fifodata[54].IN1
in_iord_bl_call_gaussian_i_fifodata[55] => in_iord_bl_call_gaussian_i_fifodata[55].IN1
in_iord_bl_call_gaussian_i_fifodata[56] => in_iord_bl_call_gaussian_i_fifodata[56].IN1
in_iord_bl_call_gaussian_i_fifodata[57] => in_iord_bl_call_gaussian_i_fifodata[57].IN1
in_iord_bl_call_gaussian_i_fifodata[58] => in_iord_bl_call_gaussian_i_fifodata[58].IN1
in_iord_bl_call_gaussian_i_fifodata[59] => in_iord_bl_call_gaussian_i_fifodata[59].IN1
in_iord_bl_call_gaussian_i_fifodata[60] => in_iord_bl_call_gaussian_i_fifodata[60].IN1
in_iord_bl_call_gaussian_i_fifodata[61] => in_iord_bl_call_gaussian_i_fifodata[61].IN1
in_iord_bl_call_gaussian_i_fifodata[62] => in_iord_bl_call_gaussian_i_fifodata[62].IN1
in_iord_bl_call_gaussian_i_fifodata[63] => in_iord_bl_call_gaussian_i_fifodata[63].IN1
in_iord_bl_call_gaussian_i_fifodata[64] => in_iord_bl_call_gaussian_i_fifodata[64].IN1
in_iord_bl_call_gaussian_i_fifodata[65] => in_iord_bl_call_gaussian_i_fifodata[65].IN1
in_iord_bl_call_gaussian_i_fifodata[66] => in_iord_bl_call_gaussian_i_fifodata[66].IN1
in_iord_bl_call_gaussian_i_fifodata[67] => in_iord_bl_call_gaussian_i_fifodata[67].IN1
in_iord_bl_call_gaussian_i_fifodata[68] => in_iord_bl_call_gaussian_i_fifodata[68].IN1
in_iord_bl_call_gaussian_i_fifodata[69] => in_iord_bl_call_gaussian_i_fifodata[69].IN1
in_iord_bl_call_gaussian_i_fifodata[70] => in_iord_bl_call_gaussian_i_fifodata[70].IN1
in_iord_bl_call_gaussian_i_fifodata[71] => in_iord_bl_call_gaussian_i_fifodata[71].IN1
in_iord_bl_call_gaussian_i_fifodata[72] => in_iord_bl_call_gaussian_i_fifodata[72].IN1
in_iord_bl_call_gaussian_i_fifodata[73] => in_iord_bl_call_gaussian_i_fifodata[73].IN1
in_iord_bl_call_gaussian_i_fifodata[74] => in_iord_bl_call_gaussian_i_fifodata[74].IN1
in_iord_bl_call_gaussian_i_fifodata[75] => in_iord_bl_call_gaussian_i_fifodata[75].IN1
in_iord_bl_call_gaussian_i_fifodata[76] => in_iord_bl_call_gaussian_i_fifodata[76].IN1
in_iord_bl_call_gaussian_i_fifodata[77] => in_iord_bl_call_gaussian_i_fifodata[77].IN1
in_iord_bl_call_gaussian_i_fifodata[78] => in_iord_bl_call_gaussian_i_fifodata[78].IN1
in_iord_bl_call_gaussian_i_fifodata[79] => in_iord_bl_call_gaussian_i_fifodata[79].IN1
in_iord_bl_call_gaussian_i_fifodata[80] => in_iord_bl_call_gaussian_i_fifodata[80].IN1
in_iord_bl_call_gaussian_i_fifodata[81] => in_iord_bl_call_gaussian_i_fifodata[81].IN1
in_iord_bl_call_gaussian_i_fifodata[82] => in_iord_bl_call_gaussian_i_fifodata[82].IN1
in_iord_bl_call_gaussian_i_fifodata[83] => in_iord_bl_call_gaussian_i_fifodata[83].IN1
in_iord_bl_call_gaussian_i_fifodata[84] => in_iord_bl_call_gaussian_i_fifodata[84].IN1
in_iord_bl_call_gaussian_i_fifodata[85] => in_iord_bl_call_gaussian_i_fifodata[85].IN1
in_iord_bl_call_gaussian_i_fifodata[86] => in_iord_bl_call_gaussian_i_fifodata[86].IN1
in_iord_bl_call_gaussian_i_fifodata[87] => in_iord_bl_call_gaussian_i_fifodata[87].IN1
in_iord_bl_call_gaussian_i_fifodata[88] => in_iord_bl_call_gaussian_i_fifodata[88].IN1
in_iord_bl_call_gaussian_i_fifodata[89] => in_iord_bl_call_gaussian_i_fifodata[89].IN1
in_iord_bl_call_gaussian_i_fifodata[90] => in_iord_bl_call_gaussian_i_fifodata[90].IN1
in_iord_bl_call_gaussian_i_fifodata[91] => in_iord_bl_call_gaussian_i_fifodata[91].IN1
in_iord_bl_call_gaussian_i_fifodata[92] => in_iord_bl_call_gaussian_i_fifodata[92].IN1
in_iord_bl_call_gaussian_i_fifodata[93] => in_iord_bl_call_gaussian_i_fifodata[93].IN1
in_iord_bl_call_gaussian_i_fifodata[94] => in_iord_bl_call_gaussian_i_fifodata[94].IN1
in_iord_bl_call_gaussian_i_fifodata[95] => in_iord_bl_call_gaussian_i_fifodata[95].IN1
in_iord_bl_call_gaussian_i_fifodata[96] => in_iord_bl_call_gaussian_i_fifodata[96].IN1
in_iord_bl_call_gaussian_i_fifodata[97] => in_iord_bl_call_gaussian_i_fifodata[97].IN1
in_iord_bl_call_gaussian_i_fifodata[98] => in_iord_bl_call_gaussian_i_fifodata[98].IN1
in_iord_bl_call_gaussian_i_fifodata[99] => in_iord_bl_call_gaussian_i_fifodata[99].IN1
in_iord_bl_call_gaussian_i_fifodata[100] => in_iord_bl_call_gaussian_i_fifodata[100].IN1
in_iord_bl_call_gaussian_i_fifodata[101] => in_iord_bl_call_gaussian_i_fifodata[101].IN1
in_iord_bl_call_gaussian_i_fifodata[102] => in_iord_bl_call_gaussian_i_fifodata[102].IN1
in_iord_bl_call_gaussian_i_fifodata[103] => in_iord_bl_call_gaussian_i_fifodata[103].IN1
in_iord_bl_call_gaussian_i_fifodata[104] => in_iord_bl_call_gaussian_i_fifodata[104].IN1
in_iord_bl_call_gaussian_i_fifodata[105] => in_iord_bl_call_gaussian_i_fifodata[105].IN1
in_iord_bl_call_gaussian_i_fifodata[106] => in_iord_bl_call_gaussian_i_fifodata[106].IN1
in_iord_bl_call_gaussian_i_fifodata[107] => in_iord_bl_call_gaussian_i_fifodata[107].IN1
in_iord_bl_call_gaussian_i_fifodata[108] => in_iord_bl_call_gaussian_i_fifodata[108].IN1
in_iord_bl_call_gaussian_i_fifodata[109] => in_iord_bl_call_gaussian_i_fifodata[109].IN1
in_iord_bl_call_gaussian_i_fifodata[110] => in_iord_bl_call_gaussian_i_fifodata[110].IN1
in_iord_bl_call_gaussian_i_fifodata[111] => in_iord_bl_call_gaussian_i_fifodata[111].IN1
in_iord_bl_call_gaussian_i_fifodata[112] => in_iord_bl_call_gaussian_i_fifodata[112].IN1
in_iord_bl_call_gaussian_i_fifodata[113] => in_iord_bl_call_gaussian_i_fifodata[113].IN1
in_iord_bl_call_gaussian_i_fifodata[114] => in_iord_bl_call_gaussian_i_fifodata[114].IN1
in_iord_bl_call_gaussian_i_fifodata[115] => in_iord_bl_call_gaussian_i_fifodata[115].IN1
in_iord_bl_call_gaussian_i_fifodata[116] => in_iord_bl_call_gaussian_i_fifodata[116].IN1
in_iord_bl_call_gaussian_i_fifodata[117] => in_iord_bl_call_gaussian_i_fifodata[117].IN1
in_iord_bl_call_gaussian_i_fifodata[118] => in_iord_bl_call_gaussian_i_fifodata[118].IN1
in_iord_bl_call_gaussian_i_fifodata[119] => in_iord_bl_call_gaussian_i_fifodata[119].IN1
in_iord_bl_call_gaussian_i_fifodata[120] => in_iord_bl_call_gaussian_i_fifodata[120].IN1
in_iord_bl_call_gaussian_i_fifodata[121] => in_iord_bl_call_gaussian_i_fifodata[121].IN1
in_iord_bl_call_gaussian_i_fifodata[122] => in_iord_bl_call_gaussian_i_fifodata[122].IN1
in_iord_bl_call_gaussian_i_fifodata[123] => in_iord_bl_call_gaussian_i_fifodata[123].IN1
in_iord_bl_call_gaussian_i_fifodata[124] => in_iord_bl_call_gaussian_i_fifodata[124].IN1
in_iord_bl_call_gaussian_i_fifodata[125] => in_iord_bl_call_gaussian_i_fifodata[125].IN1
in_iord_bl_call_gaussian_i_fifodata[126] => in_iord_bl_call_gaussian_i_fifodata[126].IN1
in_iord_bl_call_gaussian_i_fifodata[127] => in_iord_bl_call_gaussian_i_fifodata[127].IN1
in_iord_bl_call_gaussian_i_fifovalid[0] => in_iord_bl_call_gaussian_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_valid_out[0] <= gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_stall_out[0] <= gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_stall_out
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x.out_pipeline_valid_out
out_intel_reserved_ffwd_0_0[0] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[1] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[2] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[3] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[4] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[5] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[6] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[7] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[8] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[9] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[10] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[11] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[12] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[13] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[14] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[15] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[16] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[17] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[18] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[19] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[20] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[21] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[22] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[23] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[24] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[25] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[26] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[27] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[28] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[29] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[30] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[31] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[32] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[33] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[34] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[35] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[36] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[37] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[38] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[39] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[40] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[41] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[42] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[43] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[44] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[45] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[46] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[47] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[48] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[49] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[50] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[51] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[52] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[53] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[54] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[55] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[56] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[57] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[58] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[59] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[60] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[61] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[62] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[63] <= gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5.out_intel_reserved_ffwd_0_0
in_stall_in[0] => SE_out_i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN6
resetn => resetn.IN6


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_B1_start_merge_reg:thegaussian_B1_start_merge_reg
out_data_out[0] <= gaussian_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= gaussian_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => gaussian_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_gaussian_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= gaussian_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => gaussian_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => gaussian_B1_start_merge_reg_valid_reg_q[0].DATAIN
clock => gaussian_B1_start_merge_reg_data_reg_q[0].CLK
clock => gaussian_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => gaussian_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => gaussian_B1_start_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x
out_c0_exit_0_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x.out_data_out_1_tpl
out_o_valid[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_valid_out[0] <= gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_valid_out
in_i_valid[0] => input_accepted_and_q.IN1
in_unnamed_gaussian0_0_tpl[0] => ~NO_FANOUT~
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_stall_out[0] <= gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= gaussian_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x
out_c0_exi1_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1_1_tpl[0] <= gaussian_i_llvm_fpga_push_i1_notexitcond41_0:thei_llvm_fpga_push_i1_notexitcond41_gaussian2.out_data_out
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_gaussian1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_valid_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going40_gaussian1_exiting_stall_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1.out_pipeline_valid_out
in_enable[0] => dupName_0_enable_stall_connector_x_not_enable_q[0].IN2
in_i_valid[0] => in_i_valid[0].IN2
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going40_gaussian1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going40_gaussian1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_pipeline_keep_going40_0:thei_llvm_fpga_pipeline_keep_going40_gaussian1|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i1_notexitcond41_0:thei_llvm_fpga_push_i1_notexitcond41_gaussian2
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond41_gaussian1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond41_gaussian1.valid_out
in_feedback_stall_in_7[0] => i_llvm_fpga_push_i1_notexitcond41_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_7[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond41_gaussian1.feedback_out
out_feedback_valid_out_7[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond41_gaussian1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond41_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond41_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond41_gaussian1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond41_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i1_notexitcond41_0:thei_llvm_fpga_push_i1_notexitcond41_gaussian2|acl_push:thei_llvm_fpga_push_i1_notexitcond41_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_push_i1_notexitcond41_0:thei_llvm_fpga_push_i1_notexitcond41_gaussian2|acl_push:thei_llvm_fpga_push_i1_notexitcond41_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1.valid_out
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_valid_in_bitsignaltemp.IN1
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1.stall_entry
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_sfc_s_c0_in_wt_entry_s_c0_enter6_gaussian0:thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|gaussian_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_gaussian0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1
out_data_out[0] <= gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg.out_valid_out
in_feedback_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_1[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|gaussian_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg
out_data_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_0_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
out_intel_reserved_ffwd_0_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_0_0[0] => in_src_data_in_0_0[0].IN1
in_src_data_in_0_0[1] => in_src_data_in_0_0[1].IN1
in_src_data_in_0_0[2] => in_src_data_in_0_0[2].IN1
in_src_data_in_0_0[3] => in_src_data_in_0_0[3].IN1
in_src_data_in_0_0[4] => in_src_data_in_0_0[4].IN1
in_src_data_in_0_0[5] => in_src_data_in_0_0[5].IN1
in_src_data_in_0_0[6] => in_src_data_in_0_0[6].IN1
in_src_data_in_0_0[7] => in_src_data_in_0_0[7].IN1
in_src_data_in_0_0[8] => in_src_data_in_0_0[8].IN1
in_src_data_in_0_0[9] => in_src_data_in_0_0[9].IN1
in_src_data_in_0_0[10] => in_src_data_in_0_0[10].IN1
in_src_data_in_0_0[11] => in_src_data_in_0_0[11].IN1
in_src_data_in_0_0[12] => in_src_data_in_0_0[12].IN1
in_src_data_in_0_0[13] => in_src_data_in_0_0[13].IN1
in_src_data_in_0_0[14] => in_src_data_in_0_0[14].IN1
in_src_data_in_0_0[15] => in_src_data_in_0_0[15].IN1
in_src_data_in_0_0[16] => in_src_data_in_0_0[16].IN1
in_src_data_in_0_0[17] => in_src_data_in_0_0[17].IN1
in_src_data_in_0_0[18] => in_src_data_in_0_0[18].IN1
in_src_data_in_0_0[19] => in_src_data_in_0_0[19].IN1
in_src_data_in_0_0[20] => in_src_data_in_0_0[20].IN1
in_src_data_in_0_0[21] => in_src_data_in_0_0[21].IN1
in_src_data_in_0_0[22] => in_src_data_in_0_0[22].IN1
in_src_data_in_0_0[23] => in_src_data_in_0_0[23].IN1
in_src_data_in_0_0[24] => in_src_data_in_0_0[24].IN1
in_src_data_in_0_0[25] => in_src_data_in_0_0[25].IN1
in_src_data_in_0_0[26] => in_src_data_in_0_0[26].IN1
in_src_data_in_0_0[27] => in_src_data_in_0_0[27].IN1
in_src_data_in_0_0[28] => in_src_data_in_0_0[28].IN1
in_src_data_in_0_0[29] => in_src_data_in_0_0[29].IN1
in_src_data_in_0_0[30] => in_src_data_in_0_0[30].IN1
in_src_data_in_0_0[31] => in_src_data_in_0_0[31].IN1
in_src_data_in_0_0[32] => in_src_data_in_0_0[32].IN1
in_src_data_in_0_0[33] => in_src_data_in_0_0[33].IN1
in_src_data_in_0_0[34] => in_src_data_in_0_0[34].IN1
in_src_data_in_0_0[35] => in_src_data_in_0_0[35].IN1
in_src_data_in_0_0[36] => in_src_data_in_0_0[36].IN1
in_src_data_in_0_0[37] => in_src_data_in_0_0[37].IN1
in_src_data_in_0_0[38] => in_src_data_in_0_0[38].IN1
in_src_data_in_0_0[39] => in_src_data_in_0_0[39].IN1
in_src_data_in_0_0[40] => in_src_data_in_0_0[40].IN1
in_src_data_in_0_0[41] => in_src_data_in_0_0[41].IN1
in_src_data_in_0_0[42] => in_src_data_in_0_0[42].IN1
in_src_data_in_0_0[43] => in_src_data_in_0_0[43].IN1
in_src_data_in_0_0[44] => in_src_data_in_0_0[44].IN1
in_src_data_in_0_0[45] => in_src_data_in_0_0[45].IN1
in_src_data_in_0_0[46] => in_src_data_in_0_0[46].IN1
in_src_data_in_0_0[47] => in_src_data_in_0_0[47].IN1
in_src_data_in_0_0[48] => in_src_data_in_0_0[48].IN1
in_src_data_in_0_0[49] => in_src_data_in_0_0[49].IN1
in_src_data_in_0_0[50] => in_src_data_in_0_0[50].IN1
in_src_data_in_0_0[51] => in_src_data_in_0_0[51].IN1
in_src_data_in_0_0[52] => in_src_data_in_0_0[52].IN1
in_src_data_in_0_0[53] => in_src_data_in_0_0[53].IN1
in_src_data_in_0_0[54] => in_src_data_in_0_0[54].IN1
in_src_data_in_0_0[55] => in_src_data_in_0_0[55].IN1
in_src_data_in_0_0[56] => in_src_data_in_0_0[56].IN1
in_src_data_in_0_0[57] => in_src_data_in_0_0[57].IN1
in_src_data_in_0_0[58] => in_src_data_in_0_0[58].IN1
in_src_data_in_0_0[59] => in_src_data_in_0_0[59].IN1
in_src_data_in_0_0[60] => in_src_data_in_0_0[60].IN1
in_src_data_in_0_0[61] => in_src_data_in_0_0[61].IN1
in_src_data_in_0_0[62] => in_src_data_in_0_0[62].IN1
in_src_data_in_0_0[63] => in_src_data_in_0_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_ffwd_source_p1025s_0000_unnamed_3_gaussian0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_1_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
out_intel_reserved_ffwd_1_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1_predicate_in_bitsignaltemp.IN1
in_src_data_in_1_0[0] => in_src_data_in_1_0[0].IN1
in_src_data_in_1_0[1] => in_src_data_in_1_0[1].IN1
in_src_data_in_1_0[2] => in_src_data_in_1_0[2].IN1
in_src_data_in_1_0[3] => in_src_data_in_1_0[3].IN1
in_src_data_in_1_0[4] => in_src_data_in_1_0[4].IN1
in_src_data_in_1_0[5] => in_src_data_in_1_0[5].IN1
in_src_data_in_1_0[6] => in_src_data_in_1_0[6].IN1
in_src_data_in_1_0[7] => in_src_data_in_1_0[7].IN1
in_src_data_in_1_0[8] => in_src_data_in_1_0[8].IN1
in_src_data_in_1_0[9] => in_src_data_in_1_0[9].IN1
in_src_data_in_1_0[10] => in_src_data_in_1_0[10].IN1
in_src_data_in_1_0[11] => in_src_data_in_1_0[11].IN1
in_src_data_in_1_0[12] => in_src_data_in_1_0[12].IN1
in_src_data_in_1_0[13] => in_src_data_in_1_0[13].IN1
in_src_data_in_1_0[14] => in_src_data_in_1_0[14].IN1
in_src_data_in_1_0[15] => in_src_data_in_1_0[15].IN1
in_src_data_in_1_0[16] => in_src_data_in_1_0[16].IN1
in_src_data_in_1_0[17] => in_src_data_in_1_0[17].IN1
in_src_data_in_1_0[18] => in_src_data_in_1_0[18].IN1
in_src_data_in_1_0[19] => in_src_data_in_1_0[19].IN1
in_src_data_in_1_0[20] => in_src_data_in_1_0[20].IN1
in_src_data_in_1_0[21] => in_src_data_in_1_0[21].IN1
in_src_data_in_1_0[22] => in_src_data_in_1_0[22].IN1
in_src_data_in_1_0[23] => in_src_data_in_1_0[23].IN1
in_src_data_in_1_0[24] => in_src_data_in_1_0[24].IN1
in_src_data_in_1_0[25] => in_src_data_in_1_0[25].IN1
in_src_data_in_1_0[26] => in_src_data_in_1_0[26].IN1
in_src_data_in_1_0[27] => in_src_data_in_1_0[27].IN1
in_src_data_in_1_0[28] => in_src_data_in_1_0[28].IN1
in_src_data_in_1_0[29] => in_src_data_in_1_0[29].IN1
in_src_data_in_1_0[30] => in_src_data_in_1_0[30].IN1
in_src_data_in_1_0[31] => in_src_data_in_1_0[31].IN1
in_src_data_in_1_0[32] => in_src_data_in_1_0[32].IN1
in_src_data_in_1_0[33] => in_src_data_in_1_0[33].IN1
in_src_data_in_1_0[34] => in_src_data_in_1_0[34].IN1
in_src_data_in_1_0[35] => in_src_data_in_1_0[35].IN1
in_src_data_in_1_0[36] => in_src_data_in_1_0[36].IN1
in_src_data_in_1_0[37] => in_src_data_in_1_0[37].IN1
in_src_data_in_1_0[38] => in_src_data_in_1_0[38].IN1
in_src_data_in_1_0[39] => in_src_data_in_1_0[39].IN1
in_src_data_in_1_0[40] => in_src_data_in_1_0[40].IN1
in_src_data_in_1_0[41] => in_src_data_in_1_0[41].IN1
in_src_data_in_1_0[42] => in_src_data_in_1_0[42].IN1
in_src_data_in_1_0[43] => in_src_data_in_1_0[43].IN1
in_src_data_in_1_0[44] => in_src_data_in_1_0[44].IN1
in_src_data_in_1_0[45] => in_src_data_in_1_0[45].IN1
in_src_data_in_1_0[46] => in_src_data_in_1_0[46].IN1
in_src_data_in_1_0[47] => in_src_data_in_1_0[47].IN1
in_src_data_in_1_0[48] => in_src_data_in_1_0[48].IN1
in_src_data_in_1_0[49] => in_src_data_in_1_0[49].IN1
in_src_data_in_1_0[50] => in_src_data_in_1_0[50].IN1
in_src_data_in_1_0[51] => in_src_data_in_1_0[51].IN1
in_src_data_in_1_0[52] => in_src_data_in_1_0[52].IN1
in_src_data_in_1_0[53] => in_src_data_in_1_0[53].IN1
in_src_data_in_1_0[54] => in_src_data_in_1_0[54].IN1
in_src_data_in_1_0[55] => in_src_data_in_1_0[55].IN1
in_src_data_in_1_0[56] => in_src_data_in_1_0[56].IN1
in_src_data_in_1_0[57] => in_src_data_in_1_0[57].IN1
in_src_data_in_1_0[58] => in_src_data_in_1_0[58].IN1
in_src_data_in_1_0[59] => in_src_data_in_1_0[59].IN1
in_src_data_in_1_0[60] => in_src_data_in_1_0[60].IN1
in_src_data_in_1_0[61] => in_src_data_in_1_0[61].IN1
in_src_data_in_1_0[62] => in_src_data_in_1_0[62].IN1
in_src_data_in_1_0[63] => in_src_data_in_1_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_gaussian0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x
out_o_data_0_tpl[0] <= hld_iord:theiord.o_data
out_o_data_0_tpl[1] <= hld_iord:theiord.o_data
out_o_data_0_tpl[2] <= hld_iord:theiord.o_data
out_o_data_0_tpl[3] <= hld_iord:theiord.o_data
out_o_data_0_tpl[4] <= hld_iord:theiord.o_data
out_o_data_0_tpl[5] <= hld_iord:theiord.o_data
out_o_data_0_tpl[6] <= hld_iord:theiord.o_data
out_o_data_0_tpl[7] <= hld_iord:theiord.o_data
out_o_data_0_tpl[8] <= hld_iord:theiord.o_data
out_o_data_0_tpl[9] <= hld_iord:theiord.o_data
out_o_data_0_tpl[10] <= hld_iord:theiord.o_data
out_o_data_0_tpl[11] <= hld_iord:theiord.o_data
out_o_data_0_tpl[12] <= hld_iord:theiord.o_data
out_o_data_0_tpl[13] <= hld_iord:theiord.o_data
out_o_data_0_tpl[14] <= hld_iord:theiord.o_data
out_o_data_0_tpl[15] <= hld_iord:theiord.o_data
out_o_data_0_tpl[16] <= hld_iord:theiord.o_data
out_o_data_0_tpl[17] <= hld_iord:theiord.o_data
out_o_data_0_tpl[18] <= hld_iord:theiord.o_data
out_o_data_0_tpl[19] <= hld_iord:theiord.o_data
out_o_data_0_tpl[20] <= hld_iord:theiord.o_data
out_o_data_0_tpl[21] <= hld_iord:theiord.o_data
out_o_data_0_tpl[22] <= hld_iord:theiord.o_data
out_o_data_0_tpl[23] <= hld_iord:theiord.o_data
out_o_data_0_tpl[24] <= hld_iord:theiord.o_data
out_o_data_0_tpl[25] <= hld_iord:theiord.o_data
out_o_data_0_tpl[26] <= hld_iord:theiord.o_data
out_o_data_0_tpl[27] <= hld_iord:theiord.o_data
out_o_data_0_tpl[28] <= hld_iord:theiord.o_data
out_o_data_0_tpl[29] <= hld_iord:theiord.o_data
out_o_data_0_tpl[30] <= hld_iord:theiord.o_data
out_o_data_0_tpl[31] <= hld_iord:theiord.o_data
out_o_data_0_tpl[32] <= hld_iord:theiord.o_data
out_o_data_0_tpl[33] <= hld_iord:theiord.o_data
out_o_data_0_tpl[34] <= hld_iord:theiord.o_data
out_o_data_0_tpl[35] <= hld_iord:theiord.o_data
out_o_data_0_tpl[36] <= hld_iord:theiord.o_data
out_o_data_0_tpl[37] <= hld_iord:theiord.o_data
out_o_data_0_tpl[38] <= hld_iord:theiord.o_data
out_o_data_0_tpl[39] <= hld_iord:theiord.o_data
out_o_data_0_tpl[40] <= hld_iord:theiord.o_data
out_o_data_0_tpl[41] <= hld_iord:theiord.o_data
out_o_data_0_tpl[42] <= hld_iord:theiord.o_data
out_o_data_0_tpl[43] <= hld_iord:theiord.o_data
out_o_data_0_tpl[44] <= hld_iord:theiord.o_data
out_o_data_0_tpl[45] <= hld_iord:theiord.o_data
out_o_data_0_tpl[46] <= hld_iord:theiord.o_data
out_o_data_0_tpl[47] <= hld_iord:theiord.o_data
out_o_data_0_tpl[48] <= hld_iord:theiord.o_data
out_o_data_0_tpl[49] <= hld_iord:theiord.o_data
out_o_data_0_tpl[50] <= hld_iord:theiord.o_data
out_o_data_0_tpl[51] <= hld_iord:theiord.o_data
out_o_data_0_tpl[52] <= hld_iord:theiord.o_data
out_o_data_0_tpl[53] <= hld_iord:theiord.o_data
out_o_data_0_tpl[54] <= hld_iord:theiord.o_data
out_o_data_0_tpl[55] <= hld_iord:theiord.o_data
out_o_data_0_tpl[56] <= hld_iord:theiord.o_data
out_o_data_0_tpl[57] <= hld_iord:theiord.o_data
out_o_data_0_tpl[58] <= hld_iord:theiord.o_data
out_o_data_0_tpl[59] <= hld_iord:theiord.o_data
out_o_data_0_tpl[60] <= hld_iord:theiord.o_data
out_o_data_0_tpl[61] <= hld_iord:theiord.o_data
out_o_data_0_tpl[62] <= hld_iord:theiord.o_data
out_o_data_0_tpl[63] <= hld_iord:theiord.o_data
out_o_data_1_tpl[0] <= hld_iord:theiord.o_data
out_o_data_1_tpl[1] <= hld_iord:theiord.o_data
out_o_data_1_tpl[2] <= hld_iord:theiord.o_data
out_o_data_1_tpl[3] <= hld_iord:theiord.o_data
out_o_data_1_tpl[4] <= hld_iord:theiord.o_data
out_o_data_1_tpl[5] <= hld_iord:theiord.o_data
out_o_data_1_tpl[6] <= hld_iord:theiord.o_data
out_o_data_1_tpl[7] <= hld_iord:theiord.o_data
out_o_data_1_tpl[8] <= hld_iord:theiord.o_data
out_o_data_1_tpl[9] <= hld_iord:theiord.o_data
out_o_data_1_tpl[10] <= hld_iord:theiord.o_data
out_o_data_1_tpl[11] <= hld_iord:theiord.o_data
out_o_data_1_tpl[12] <= hld_iord:theiord.o_data
out_o_data_1_tpl[13] <= hld_iord:theiord.o_data
out_o_data_1_tpl[14] <= hld_iord:theiord.o_data
out_o_data_1_tpl[15] <= hld_iord:theiord.o_data
out_o_data_1_tpl[16] <= hld_iord:theiord.o_data
out_o_data_1_tpl[17] <= hld_iord:theiord.o_data
out_o_data_1_tpl[18] <= hld_iord:theiord.o_data
out_o_data_1_tpl[19] <= hld_iord:theiord.o_data
out_o_data_1_tpl[20] <= hld_iord:theiord.o_data
out_o_data_1_tpl[21] <= hld_iord:theiord.o_data
out_o_data_1_tpl[22] <= hld_iord:theiord.o_data
out_o_data_1_tpl[23] <= hld_iord:theiord.o_data
out_o_data_1_tpl[24] <= hld_iord:theiord.o_data
out_o_data_1_tpl[25] <= hld_iord:theiord.o_data
out_o_data_1_tpl[26] <= hld_iord:theiord.o_data
out_o_data_1_tpl[27] <= hld_iord:theiord.o_data
out_o_data_1_tpl[28] <= hld_iord:theiord.o_data
out_o_data_1_tpl[29] <= hld_iord:theiord.o_data
out_o_data_1_tpl[30] <= hld_iord:theiord.o_data
out_o_data_1_tpl[31] <= hld_iord:theiord.o_data
out_o_data_1_tpl[32] <= hld_iord:theiord.o_data
out_o_data_1_tpl[33] <= hld_iord:theiord.o_data
out_o_data_1_tpl[34] <= hld_iord:theiord.o_data
out_o_data_1_tpl[35] <= hld_iord:theiord.o_data
out_o_data_1_tpl[36] <= hld_iord:theiord.o_data
out_o_data_1_tpl[37] <= hld_iord:theiord.o_data
out_o_data_1_tpl[38] <= hld_iord:theiord.o_data
out_o_data_1_tpl[39] <= hld_iord:theiord.o_data
out_o_data_1_tpl[40] <= hld_iord:theiord.o_data
out_o_data_1_tpl[41] <= hld_iord:theiord.o_data
out_o_data_1_tpl[42] <= hld_iord:theiord.o_data
out_o_data_1_tpl[43] <= hld_iord:theiord.o_data
out_o_data_1_tpl[44] <= hld_iord:theiord.o_data
out_o_data_1_tpl[45] <= hld_iord:theiord.o_data
out_o_data_1_tpl[46] <= hld_iord:theiord.o_data
out_o_data_1_tpl[47] <= hld_iord:theiord.o_data
out_o_data_1_tpl[48] <= hld_iord:theiord.o_data
out_o_data_1_tpl[49] <= hld_iord:theiord.o_data
out_o_data_1_tpl[50] <= hld_iord:theiord.o_data
out_o_data_1_tpl[51] <= hld_iord:theiord.o_data
out_o_data_1_tpl[52] <= hld_iord:theiord.o_data
out_o_data_1_tpl[53] <= hld_iord:theiord.o_data
out_o_data_1_tpl[54] <= hld_iord:theiord.o_data
out_o_data_1_tpl[55] <= hld_iord:theiord.o_data
out_o_data_1_tpl[56] <= hld_iord:theiord.o_data
out_o_data_1_tpl[57] <= hld_iord:theiord.o_data
out_o_data_1_tpl[58] <= hld_iord:theiord.o_data
out_o_data_1_tpl[59] <= hld_iord:theiord.o_data
out_o_data_1_tpl[60] <= hld_iord:theiord.o_data
out_o_data_1_tpl[61] <= hld_iord:theiord.o_data
out_o_data_1_tpl[62] <= hld_iord:theiord.o_data
out_o_data_1_tpl[63] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
out_iord_bl_call_gaussian_o_fifoready[0] <= hld_iord:theiord.o_fifoready
in_iord_bl_call_gaussian_i_fifodata[0] => in_iord_bl_call_gaussian_i_fifodata[0].IN1
in_iord_bl_call_gaussian_i_fifodata[1] => in_iord_bl_call_gaussian_i_fifodata[1].IN1
in_iord_bl_call_gaussian_i_fifodata[2] => in_iord_bl_call_gaussian_i_fifodata[2].IN1
in_iord_bl_call_gaussian_i_fifodata[3] => in_iord_bl_call_gaussian_i_fifodata[3].IN1
in_iord_bl_call_gaussian_i_fifodata[4] => in_iord_bl_call_gaussian_i_fifodata[4].IN1
in_iord_bl_call_gaussian_i_fifodata[5] => in_iord_bl_call_gaussian_i_fifodata[5].IN1
in_iord_bl_call_gaussian_i_fifodata[6] => in_iord_bl_call_gaussian_i_fifodata[6].IN1
in_iord_bl_call_gaussian_i_fifodata[7] => in_iord_bl_call_gaussian_i_fifodata[7].IN1
in_iord_bl_call_gaussian_i_fifodata[8] => in_iord_bl_call_gaussian_i_fifodata[8].IN1
in_iord_bl_call_gaussian_i_fifodata[9] => in_iord_bl_call_gaussian_i_fifodata[9].IN1
in_iord_bl_call_gaussian_i_fifodata[10] => in_iord_bl_call_gaussian_i_fifodata[10].IN1
in_iord_bl_call_gaussian_i_fifodata[11] => in_iord_bl_call_gaussian_i_fifodata[11].IN1
in_iord_bl_call_gaussian_i_fifodata[12] => in_iord_bl_call_gaussian_i_fifodata[12].IN1
in_iord_bl_call_gaussian_i_fifodata[13] => in_iord_bl_call_gaussian_i_fifodata[13].IN1
in_iord_bl_call_gaussian_i_fifodata[14] => in_iord_bl_call_gaussian_i_fifodata[14].IN1
in_iord_bl_call_gaussian_i_fifodata[15] => in_iord_bl_call_gaussian_i_fifodata[15].IN1
in_iord_bl_call_gaussian_i_fifodata[16] => in_iord_bl_call_gaussian_i_fifodata[16].IN1
in_iord_bl_call_gaussian_i_fifodata[17] => in_iord_bl_call_gaussian_i_fifodata[17].IN1
in_iord_bl_call_gaussian_i_fifodata[18] => in_iord_bl_call_gaussian_i_fifodata[18].IN1
in_iord_bl_call_gaussian_i_fifodata[19] => in_iord_bl_call_gaussian_i_fifodata[19].IN1
in_iord_bl_call_gaussian_i_fifodata[20] => in_iord_bl_call_gaussian_i_fifodata[20].IN1
in_iord_bl_call_gaussian_i_fifodata[21] => in_iord_bl_call_gaussian_i_fifodata[21].IN1
in_iord_bl_call_gaussian_i_fifodata[22] => in_iord_bl_call_gaussian_i_fifodata[22].IN1
in_iord_bl_call_gaussian_i_fifodata[23] => in_iord_bl_call_gaussian_i_fifodata[23].IN1
in_iord_bl_call_gaussian_i_fifodata[24] => in_iord_bl_call_gaussian_i_fifodata[24].IN1
in_iord_bl_call_gaussian_i_fifodata[25] => in_iord_bl_call_gaussian_i_fifodata[25].IN1
in_iord_bl_call_gaussian_i_fifodata[26] => in_iord_bl_call_gaussian_i_fifodata[26].IN1
in_iord_bl_call_gaussian_i_fifodata[27] => in_iord_bl_call_gaussian_i_fifodata[27].IN1
in_iord_bl_call_gaussian_i_fifodata[28] => in_iord_bl_call_gaussian_i_fifodata[28].IN1
in_iord_bl_call_gaussian_i_fifodata[29] => in_iord_bl_call_gaussian_i_fifodata[29].IN1
in_iord_bl_call_gaussian_i_fifodata[30] => in_iord_bl_call_gaussian_i_fifodata[30].IN1
in_iord_bl_call_gaussian_i_fifodata[31] => in_iord_bl_call_gaussian_i_fifodata[31].IN1
in_iord_bl_call_gaussian_i_fifodata[32] => in_iord_bl_call_gaussian_i_fifodata[32].IN1
in_iord_bl_call_gaussian_i_fifodata[33] => in_iord_bl_call_gaussian_i_fifodata[33].IN1
in_iord_bl_call_gaussian_i_fifodata[34] => in_iord_bl_call_gaussian_i_fifodata[34].IN1
in_iord_bl_call_gaussian_i_fifodata[35] => in_iord_bl_call_gaussian_i_fifodata[35].IN1
in_iord_bl_call_gaussian_i_fifodata[36] => in_iord_bl_call_gaussian_i_fifodata[36].IN1
in_iord_bl_call_gaussian_i_fifodata[37] => in_iord_bl_call_gaussian_i_fifodata[37].IN1
in_iord_bl_call_gaussian_i_fifodata[38] => in_iord_bl_call_gaussian_i_fifodata[38].IN1
in_iord_bl_call_gaussian_i_fifodata[39] => in_iord_bl_call_gaussian_i_fifodata[39].IN1
in_iord_bl_call_gaussian_i_fifodata[40] => in_iord_bl_call_gaussian_i_fifodata[40].IN1
in_iord_bl_call_gaussian_i_fifodata[41] => in_iord_bl_call_gaussian_i_fifodata[41].IN1
in_iord_bl_call_gaussian_i_fifodata[42] => in_iord_bl_call_gaussian_i_fifodata[42].IN1
in_iord_bl_call_gaussian_i_fifodata[43] => in_iord_bl_call_gaussian_i_fifodata[43].IN1
in_iord_bl_call_gaussian_i_fifodata[44] => in_iord_bl_call_gaussian_i_fifodata[44].IN1
in_iord_bl_call_gaussian_i_fifodata[45] => in_iord_bl_call_gaussian_i_fifodata[45].IN1
in_iord_bl_call_gaussian_i_fifodata[46] => in_iord_bl_call_gaussian_i_fifodata[46].IN1
in_iord_bl_call_gaussian_i_fifodata[47] => in_iord_bl_call_gaussian_i_fifodata[47].IN1
in_iord_bl_call_gaussian_i_fifodata[48] => in_iord_bl_call_gaussian_i_fifodata[48].IN1
in_iord_bl_call_gaussian_i_fifodata[49] => in_iord_bl_call_gaussian_i_fifodata[49].IN1
in_iord_bl_call_gaussian_i_fifodata[50] => in_iord_bl_call_gaussian_i_fifodata[50].IN1
in_iord_bl_call_gaussian_i_fifodata[51] => in_iord_bl_call_gaussian_i_fifodata[51].IN1
in_iord_bl_call_gaussian_i_fifodata[52] => in_iord_bl_call_gaussian_i_fifodata[52].IN1
in_iord_bl_call_gaussian_i_fifodata[53] => in_iord_bl_call_gaussian_i_fifodata[53].IN1
in_iord_bl_call_gaussian_i_fifodata[54] => in_iord_bl_call_gaussian_i_fifodata[54].IN1
in_iord_bl_call_gaussian_i_fifodata[55] => in_iord_bl_call_gaussian_i_fifodata[55].IN1
in_iord_bl_call_gaussian_i_fifodata[56] => in_iord_bl_call_gaussian_i_fifodata[56].IN1
in_iord_bl_call_gaussian_i_fifodata[57] => in_iord_bl_call_gaussian_i_fifodata[57].IN1
in_iord_bl_call_gaussian_i_fifodata[58] => in_iord_bl_call_gaussian_i_fifodata[58].IN1
in_iord_bl_call_gaussian_i_fifodata[59] => in_iord_bl_call_gaussian_i_fifodata[59].IN1
in_iord_bl_call_gaussian_i_fifodata[60] => in_iord_bl_call_gaussian_i_fifodata[60].IN1
in_iord_bl_call_gaussian_i_fifodata[61] => in_iord_bl_call_gaussian_i_fifodata[61].IN1
in_iord_bl_call_gaussian_i_fifodata[62] => in_iord_bl_call_gaussian_i_fifodata[62].IN1
in_iord_bl_call_gaussian_i_fifodata[63] => in_iord_bl_call_gaussian_i_fifodata[63].IN1
in_iord_bl_call_gaussian_i_fifodata[64] => in_iord_bl_call_gaussian_i_fifodata[64].IN1
in_iord_bl_call_gaussian_i_fifodata[65] => in_iord_bl_call_gaussian_i_fifodata[65].IN1
in_iord_bl_call_gaussian_i_fifodata[66] => in_iord_bl_call_gaussian_i_fifodata[66].IN1
in_iord_bl_call_gaussian_i_fifodata[67] => in_iord_bl_call_gaussian_i_fifodata[67].IN1
in_iord_bl_call_gaussian_i_fifodata[68] => in_iord_bl_call_gaussian_i_fifodata[68].IN1
in_iord_bl_call_gaussian_i_fifodata[69] => in_iord_bl_call_gaussian_i_fifodata[69].IN1
in_iord_bl_call_gaussian_i_fifodata[70] => in_iord_bl_call_gaussian_i_fifodata[70].IN1
in_iord_bl_call_gaussian_i_fifodata[71] => in_iord_bl_call_gaussian_i_fifodata[71].IN1
in_iord_bl_call_gaussian_i_fifodata[72] => in_iord_bl_call_gaussian_i_fifodata[72].IN1
in_iord_bl_call_gaussian_i_fifodata[73] => in_iord_bl_call_gaussian_i_fifodata[73].IN1
in_iord_bl_call_gaussian_i_fifodata[74] => in_iord_bl_call_gaussian_i_fifodata[74].IN1
in_iord_bl_call_gaussian_i_fifodata[75] => in_iord_bl_call_gaussian_i_fifodata[75].IN1
in_iord_bl_call_gaussian_i_fifodata[76] => in_iord_bl_call_gaussian_i_fifodata[76].IN1
in_iord_bl_call_gaussian_i_fifodata[77] => in_iord_bl_call_gaussian_i_fifodata[77].IN1
in_iord_bl_call_gaussian_i_fifodata[78] => in_iord_bl_call_gaussian_i_fifodata[78].IN1
in_iord_bl_call_gaussian_i_fifodata[79] => in_iord_bl_call_gaussian_i_fifodata[79].IN1
in_iord_bl_call_gaussian_i_fifodata[80] => in_iord_bl_call_gaussian_i_fifodata[80].IN1
in_iord_bl_call_gaussian_i_fifodata[81] => in_iord_bl_call_gaussian_i_fifodata[81].IN1
in_iord_bl_call_gaussian_i_fifodata[82] => in_iord_bl_call_gaussian_i_fifodata[82].IN1
in_iord_bl_call_gaussian_i_fifodata[83] => in_iord_bl_call_gaussian_i_fifodata[83].IN1
in_iord_bl_call_gaussian_i_fifodata[84] => in_iord_bl_call_gaussian_i_fifodata[84].IN1
in_iord_bl_call_gaussian_i_fifodata[85] => in_iord_bl_call_gaussian_i_fifodata[85].IN1
in_iord_bl_call_gaussian_i_fifodata[86] => in_iord_bl_call_gaussian_i_fifodata[86].IN1
in_iord_bl_call_gaussian_i_fifodata[87] => in_iord_bl_call_gaussian_i_fifodata[87].IN1
in_iord_bl_call_gaussian_i_fifodata[88] => in_iord_bl_call_gaussian_i_fifodata[88].IN1
in_iord_bl_call_gaussian_i_fifodata[89] => in_iord_bl_call_gaussian_i_fifodata[89].IN1
in_iord_bl_call_gaussian_i_fifodata[90] => in_iord_bl_call_gaussian_i_fifodata[90].IN1
in_iord_bl_call_gaussian_i_fifodata[91] => in_iord_bl_call_gaussian_i_fifodata[91].IN1
in_iord_bl_call_gaussian_i_fifodata[92] => in_iord_bl_call_gaussian_i_fifodata[92].IN1
in_iord_bl_call_gaussian_i_fifodata[93] => in_iord_bl_call_gaussian_i_fifodata[93].IN1
in_iord_bl_call_gaussian_i_fifodata[94] => in_iord_bl_call_gaussian_i_fifodata[94].IN1
in_iord_bl_call_gaussian_i_fifodata[95] => in_iord_bl_call_gaussian_i_fifodata[95].IN1
in_iord_bl_call_gaussian_i_fifodata[96] => in_iord_bl_call_gaussian_i_fifodata[96].IN1
in_iord_bl_call_gaussian_i_fifodata[97] => in_iord_bl_call_gaussian_i_fifodata[97].IN1
in_iord_bl_call_gaussian_i_fifodata[98] => in_iord_bl_call_gaussian_i_fifodata[98].IN1
in_iord_bl_call_gaussian_i_fifodata[99] => in_iord_bl_call_gaussian_i_fifodata[99].IN1
in_iord_bl_call_gaussian_i_fifodata[100] => in_iord_bl_call_gaussian_i_fifodata[100].IN1
in_iord_bl_call_gaussian_i_fifodata[101] => in_iord_bl_call_gaussian_i_fifodata[101].IN1
in_iord_bl_call_gaussian_i_fifodata[102] => in_iord_bl_call_gaussian_i_fifodata[102].IN1
in_iord_bl_call_gaussian_i_fifodata[103] => in_iord_bl_call_gaussian_i_fifodata[103].IN1
in_iord_bl_call_gaussian_i_fifodata[104] => in_iord_bl_call_gaussian_i_fifodata[104].IN1
in_iord_bl_call_gaussian_i_fifodata[105] => in_iord_bl_call_gaussian_i_fifodata[105].IN1
in_iord_bl_call_gaussian_i_fifodata[106] => in_iord_bl_call_gaussian_i_fifodata[106].IN1
in_iord_bl_call_gaussian_i_fifodata[107] => in_iord_bl_call_gaussian_i_fifodata[107].IN1
in_iord_bl_call_gaussian_i_fifodata[108] => in_iord_bl_call_gaussian_i_fifodata[108].IN1
in_iord_bl_call_gaussian_i_fifodata[109] => in_iord_bl_call_gaussian_i_fifodata[109].IN1
in_iord_bl_call_gaussian_i_fifodata[110] => in_iord_bl_call_gaussian_i_fifodata[110].IN1
in_iord_bl_call_gaussian_i_fifodata[111] => in_iord_bl_call_gaussian_i_fifodata[111].IN1
in_iord_bl_call_gaussian_i_fifodata[112] => in_iord_bl_call_gaussian_i_fifodata[112].IN1
in_iord_bl_call_gaussian_i_fifodata[113] => in_iord_bl_call_gaussian_i_fifodata[113].IN1
in_iord_bl_call_gaussian_i_fifodata[114] => in_iord_bl_call_gaussian_i_fifodata[114].IN1
in_iord_bl_call_gaussian_i_fifodata[115] => in_iord_bl_call_gaussian_i_fifodata[115].IN1
in_iord_bl_call_gaussian_i_fifodata[116] => in_iord_bl_call_gaussian_i_fifodata[116].IN1
in_iord_bl_call_gaussian_i_fifodata[117] => in_iord_bl_call_gaussian_i_fifodata[117].IN1
in_iord_bl_call_gaussian_i_fifodata[118] => in_iord_bl_call_gaussian_i_fifodata[118].IN1
in_iord_bl_call_gaussian_i_fifodata[119] => in_iord_bl_call_gaussian_i_fifodata[119].IN1
in_iord_bl_call_gaussian_i_fifodata[120] => in_iord_bl_call_gaussian_i_fifodata[120].IN1
in_iord_bl_call_gaussian_i_fifodata[121] => in_iord_bl_call_gaussian_i_fifodata[121].IN1
in_iord_bl_call_gaussian_i_fifodata[122] => in_iord_bl_call_gaussian_i_fifodata[122].IN1
in_iord_bl_call_gaussian_i_fifodata[123] => in_iord_bl_call_gaussian_i_fifodata[123].IN1
in_iord_bl_call_gaussian_i_fifodata[124] => in_iord_bl_call_gaussian_i_fifodata[124].IN1
in_iord_bl_call_gaussian_i_fifodata[125] => in_iord_bl_call_gaussian_i_fifodata[125].IN1
in_iord_bl_call_gaussian_i_fifodata[126] => in_iord_bl_call_gaussian_i_fifodata[126].IN1
in_iord_bl_call_gaussian_i_fifodata[127] => in_iord_bl_call_gaussian_i_fifodata[127].IN1
in_iord_bl_call_gaussian_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_gaussian_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[32] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[33] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[34] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[35] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[36] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[37] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[38] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[39] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[40] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[41] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[42] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[43] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[44] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[45] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[46] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[47] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[48] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[49] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[50] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[51] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[52] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[53] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[54] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[55] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[56] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[57] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[58] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[59] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[60] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[61] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[62] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[63] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[64] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[65] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[66] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[67] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[68] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[69] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[70] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[71] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[72] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[73] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[74] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[75] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[76] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[77] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[78] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[79] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[80] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[81] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[82] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[83] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[84] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[85] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[86] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[87] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[88] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[89] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[90] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[91] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[92] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[93] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[94] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[95] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[96] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[97] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[98] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[99] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[100] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[101] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[102] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[103] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[104] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[105] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[106] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[107] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[108] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[109] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[110] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[111] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[112] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[113] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[114] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[115] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[116] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[117] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[118] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[119] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[120] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[121] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[122] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[123] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[124] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[125] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[126] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[127] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifodata[32] => ch_i_fifodata[32].IN1
i_fifodata[33] => ch_i_fifodata[33].IN1
i_fifodata[34] => ch_i_fifodata[34].IN1
i_fifodata[35] => ch_i_fifodata[35].IN1
i_fifodata[36] => ch_i_fifodata[36].IN1
i_fifodata[37] => ch_i_fifodata[37].IN1
i_fifodata[38] => ch_i_fifodata[38].IN1
i_fifodata[39] => ch_i_fifodata[39].IN1
i_fifodata[40] => ch_i_fifodata[40].IN1
i_fifodata[41] => ch_i_fifodata[41].IN1
i_fifodata[42] => ch_i_fifodata[42].IN1
i_fifodata[43] => ch_i_fifodata[43].IN1
i_fifodata[44] => ch_i_fifodata[44].IN1
i_fifodata[45] => ch_i_fifodata[45].IN1
i_fifodata[46] => ch_i_fifodata[46].IN1
i_fifodata[47] => ch_i_fifodata[47].IN1
i_fifodata[48] => ch_i_fifodata[48].IN1
i_fifodata[49] => ch_i_fifodata[49].IN1
i_fifodata[50] => ch_i_fifodata[50].IN1
i_fifodata[51] => ch_i_fifodata[51].IN1
i_fifodata[52] => ch_i_fifodata[52].IN1
i_fifodata[53] => ch_i_fifodata[53].IN1
i_fifodata[54] => ch_i_fifodata[54].IN1
i_fifodata[55] => ch_i_fifodata[55].IN1
i_fifodata[56] => ch_i_fifodata[56].IN1
i_fifodata[57] => ch_i_fifodata[57].IN1
i_fifodata[58] => ch_i_fifodata[58].IN1
i_fifodata[59] => ch_i_fifodata[59].IN1
i_fifodata[60] => ch_i_fifodata[60].IN1
i_fifodata[61] => ch_i_fifodata[61].IN1
i_fifodata[62] => ch_i_fifodata[62].IN1
i_fifodata[63] => ch_i_fifodata[63].IN1
i_fifodata[64] => ch_i_fifodata[64].IN1
i_fifodata[65] => ch_i_fifodata[65].IN1
i_fifodata[66] => ch_i_fifodata[66].IN1
i_fifodata[67] => ch_i_fifodata[67].IN1
i_fifodata[68] => ch_i_fifodata[68].IN1
i_fifodata[69] => ch_i_fifodata[69].IN1
i_fifodata[70] => ch_i_fifodata[70].IN1
i_fifodata[71] => ch_i_fifodata[71].IN1
i_fifodata[72] => ch_i_fifodata[72].IN1
i_fifodata[73] => ch_i_fifodata[73].IN1
i_fifodata[74] => ch_i_fifodata[74].IN1
i_fifodata[75] => ch_i_fifodata[75].IN1
i_fifodata[76] => ch_i_fifodata[76].IN1
i_fifodata[77] => ch_i_fifodata[77].IN1
i_fifodata[78] => ch_i_fifodata[78].IN1
i_fifodata[79] => ch_i_fifodata[79].IN1
i_fifodata[80] => ch_i_fifodata[80].IN1
i_fifodata[81] => ch_i_fifodata[81].IN1
i_fifodata[82] => ch_i_fifodata[82].IN1
i_fifodata[83] => ch_i_fifodata[83].IN1
i_fifodata[84] => ch_i_fifodata[84].IN1
i_fifodata[85] => ch_i_fifodata[85].IN1
i_fifodata[86] => ch_i_fifodata[86].IN1
i_fifodata[87] => ch_i_fifodata[87].IN1
i_fifodata[88] => ch_i_fifodata[88].IN1
i_fifodata[89] => ch_i_fifodata[89].IN1
i_fifodata[90] => ch_i_fifodata[90].IN1
i_fifodata[91] => ch_i_fifodata[91].IN1
i_fifodata[92] => ch_i_fifodata[92].IN1
i_fifodata[93] => ch_i_fifodata[93].IN1
i_fifodata[94] => ch_i_fifodata[94].IN1
i_fifodata[95] => ch_i_fifodata[95].IN1
i_fifodata[96] => ch_i_fifodata[96].IN1
i_fifodata[97] => ch_i_fifodata[97].IN1
i_fifodata[98] => ch_i_fifodata[98].IN1
i_fifodata[99] => ch_i_fifodata[99].IN1
i_fifodata[100] => ch_i_fifodata[100].IN1
i_fifodata[101] => ch_i_fifodata[101].IN1
i_fifodata[102] => ch_i_fifodata[102].IN1
i_fifodata[103] => ch_i_fifodata[103].IN1
i_fifodata[104] => ch_i_fifodata[104].IN1
i_fifodata[105] => ch_i_fifodata[105].IN1
i_fifodata[106] => ch_i_fifodata[106].IN1
i_fifodata[107] => ch_i_fifodata[107].IN1
i_fifodata[108] => ch_i_fifodata[108].IN1
i_fifodata[109] => ch_i_fifodata[109].IN1
i_fifodata[110] => ch_i_fifodata[110].IN1
i_fifodata[111] => ch_i_fifodata[111].IN1
i_fifodata[112] => ch_i_fifodata[112].IN1
i_fifodata[113] => ch_i_fifodata[113].IN1
i_fifodata[114] => ch_i_fifodata[114].IN1
i_fifodata[115] => ch_i_fifodata[115].IN1
i_fifodata[116] => ch_i_fifodata[116].IN1
i_fifodata[117] => ch_i_fifodata[117].IN1
i_fifodata[118] => ch_i_fifodata[118].IN1
i_fifodata[119] => ch_i_fifodata[119].IN1
i_fifodata[120] => ch_i_fifodata[120].IN1
i_fifodata[121] => ch_i_fifodata[121].IN1
i_fifodata[122] => ch_i_fifodata[122].IN1
i_fifodata[123] => ch_i_fifodata[123].IN1
i_fifodata[124] => ch_i_fifodata[124].IN1
i_fifodata[125] => ch_i_fifodata[125].IN1
i_fifodata[126] => ch_i_fifodata[126].IN1
i_fifodata[127] => ch_i_fifodata[127].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[34] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[35] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[36] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[37] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[38] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[39] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[40] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[41] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[42] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[43] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[44] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[45] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[46] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[47] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[48] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[49] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[50] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[51] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[52] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[53] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[54] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[55] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[56] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[57] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[58] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[59] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[60] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[61] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[62] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[63] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[64] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[65] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[66] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[67] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[68] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[69] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[70] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[71] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[72] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[73] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[74] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[75] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[76] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[77] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[78] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[79] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[80] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[81] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[82] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[83] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[84] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[85] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[86] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[87] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[88] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[89] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[90] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[91] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[92] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[93] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[94] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[95] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[96] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[97] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[98] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[99] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[100] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[101] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[102] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[103] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[104] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[105] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[106] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[107] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[108] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[109] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[110] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[111] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[112] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[113] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[114] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[115] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[116] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[117] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[118] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[119] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[120] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[121] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[122] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[123] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[124] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[125] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[126] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[127] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[128] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[129] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
i_fifodata[34] => down_data[34].IN1
i_fifodata[35] => down_data[35].IN1
i_fifodata[36] => down_data[36].IN1
i_fifodata[37] => down_data[37].IN1
i_fifodata[38] => down_data[38].IN1
i_fifodata[39] => down_data[39].IN1
i_fifodata[40] => down_data[40].IN1
i_fifodata[41] => down_data[41].IN1
i_fifodata[42] => down_data[42].IN1
i_fifodata[43] => down_data[43].IN1
i_fifodata[44] => down_data[44].IN1
i_fifodata[45] => down_data[45].IN1
i_fifodata[46] => down_data[46].IN1
i_fifodata[47] => down_data[47].IN1
i_fifodata[48] => down_data[48].IN1
i_fifodata[49] => down_data[49].IN1
i_fifodata[50] => down_data[50].IN1
i_fifodata[51] => down_data[51].IN1
i_fifodata[52] => down_data[52].IN1
i_fifodata[53] => down_data[53].IN1
i_fifodata[54] => down_data[54].IN1
i_fifodata[55] => down_data[55].IN1
i_fifodata[56] => down_data[56].IN1
i_fifodata[57] => down_data[57].IN1
i_fifodata[58] => down_data[58].IN1
i_fifodata[59] => down_data[59].IN1
i_fifodata[60] => down_data[60].IN1
i_fifodata[61] => down_data[61].IN1
i_fifodata[62] => down_data[62].IN1
i_fifodata[63] => down_data[63].IN1
i_fifodata[64] => down_data[64].IN1
i_fifodata[65] => down_data[65].IN1
i_fifodata[66] => down_data[66].IN1
i_fifodata[67] => down_data[67].IN1
i_fifodata[68] => down_data[68].IN1
i_fifodata[69] => down_data[69].IN1
i_fifodata[70] => down_data[70].IN1
i_fifodata[71] => down_data[71].IN1
i_fifodata[72] => down_data[72].IN1
i_fifodata[73] => down_data[73].IN1
i_fifodata[74] => down_data[74].IN1
i_fifodata[75] => down_data[75].IN1
i_fifodata[76] => down_data[76].IN1
i_fifodata[77] => down_data[77].IN1
i_fifodata[78] => down_data[78].IN1
i_fifodata[79] => down_data[79].IN1
i_fifodata[80] => down_data[80].IN1
i_fifodata[81] => down_data[81].IN1
i_fifodata[82] => down_data[82].IN1
i_fifodata[83] => down_data[83].IN1
i_fifodata[84] => down_data[84].IN1
i_fifodata[85] => down_data[85].IN1
i_fifodata[86] => down_data[86].IN1
i_fifodata[87] => down_data[87].IN1
i_fifodata[88] => down_data[88].IN1
i_fifodata[89] => down_data[89].IN1
i_fifodata[90] => down_data[90].IN1
i_fifodata[91] => down_data[91].IN1
i_fifodata[92] => down_data[92].IN1
i_fifodata[93] => down_data[93].IN1
i_fifodata[94] => down_data[94].IN1
i_fifodata[95] => down_data[95].IN1
i_fifodata[96] => down_data[96].IN1
i_fifodata[97] => down_data[97].IN1
i_fifodata[98] => down_data[98].IN1
i_fifodata[99] => down_data[99].IN1
i_fifodata[100] => down_data[100].IN1
i_fifodata[101] => down_data[101].IN1
i_fifodata[102] => down_data[102].IN1
i_fifodata[103] => down_data[103].IN1
i_fifodata[104] => down_data[104].IN1
i_fifodata[105] => down_data[105].IN1
i_fifodata[106] => down_data[106].IN1
i_fifodata[107] => down_data[107].IN1
i_fifodata[108] => down_data[108].IN1
i_fifodata[109] => down_data[109].IN1
i_fifodata[110] => down_data[110].IN1
i_fifodata[111] => down_data[111].IN1
i_fifodata[112] => down_data[112].IN1
i_fifodata[113] => down_data[113].IN1
i_fifodata[114] => down_data[114].IN1
i_fifodata[115] => down_data[115].IN1
i_fifodata[116] => down_data[116].IN1
i_fifodata[117] => down_data[117].IN1
i_fifodata[118] => down_data[118].IN1
i_fifodata[119] => down_data[119].IN1
i_fifodata[120] => down_data[120].IN1
i_fifodata[121] => down_data[121].IN1
i_fifodata[122] => down_data[122].IN1
i_fifodata[123] => down_data[123].IN1
i_fifodata[124] => down_data[124].IN1
i_fifodata[125] => down_data[125].IN1
i_fifodata[126] => down_data[126].IN1
i_fifodata[127] => down_data[127].IN1
i_fifodata[128] => down_data[128].IN1
i_fifodata[129] => down_data[129].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_data[35] => o_data.DATAA
i_data[35] => r_data[35].DATAIN
i_data[36] => o_data.DATAA
i_data[36] => r_data[36].DATAIN
i_data[37] => o_data.DATAA
i_data[37] => r_data[37].DATAIN
i_data[38] => o_data.DATAA
i_data[38] => r_data[38].DATAIN
i_data[39] => o_data.DATAA
i_data[39] => r_data[39].DATAIN
i_data[40] => o_data.DATAA
i_data[40] => r_data[40].DATAIN
i_data[41] => o_data.DATAA
i_data[41] => r_data[41].DATAIN
i_data[42] => o_data.DATAA
i_data[42] => r_data[42].DATAIN
i_data[43] => o_data.DATAA
i_data[43] => r_data[43].DATAIN
i_data[44] => o_data.DATAA
i_data[44] => r_data[44].DATAIN
i_data[45] => o_data.DATAA
i_data[45] => r_data[45].DATAIN
i_data[46] => o_data.DATAA
i_data[46] => r_data[46].DATAIN
i_data[47] => o_data.DATAA
i_data[47] => r_data[47].DATAIN
i_data[48] => o_data.DATAA
i_data[48] => r_data[48].DATAIN
i_data[49] => o_data.DATAA
i_data[49] => r_data[49].DATAIN
i_data[50] => o_data.DATAA
i_data[50] => r_data[50].DATAIN
i_data[51] => o_data.DATAA
i_data[51] => r_data[51].DATAIN
i_data[52] => o_data.DATAA
i_data[52] => r_data[52].DATAIN
i_data[53] => o_data.DATAA
i_data[53] => r_data[53].DATAIN
i_data[54] => o_data.DATAA
i_data[54] => r_data[54].DATAIN
i_data[55] => o_data.DATAA
i_data[55] => r_data[55].DATAIN
i_data[56] => o_data.DATAA
i_data[56] => r_data[56].DATAIN
i_data[57] => o_data.DATAA
i_data[57] => r_data[57].DATAIN
i_data[58] => o_data.DATAA
i_data[58] => r_data[58].DATAIN
i_data[59] => o_data.DATAA
i_data[59] => r_data[59].DATAIN
i_data[60] => o_data.DATAA
i_data[60] => r_data[60].DATAIN
i_data[61] => o_data.DATAA
i_data[61] => r_data[61].DATAIN
i_data[62] => o_data.DATAA
i_data[62] => r_data[62].DATAIN
i_data[63] => o_data.DATAA
i_data[63] => r_data[63].DATAIN
i_data[64] => o_data.DATAA
i_data[64] => r_data[64].DATAIN
i_data[65] => o_data.DATAA
i_data[65] => r_data[65].DATAIN
i_data[66] => o_data.DATAA
i_data[66] => r_data[66].DATAIN
i_data[67] => o_data.DATAA
i_data[67] => r_data[67].DATAIN
i_data[68] => o_data.DATAA
i_data[68] => r_data[68].DATAIN
i_data[69] => o_data.DATAA
i_data[69] => r_data[69].DATAIN
i_data[70] => o_data.DATAA
i_data[70] => r_data[70].DATAIN
i_data[71] => o_data.DATAA
i_data[71] => r_data[71].DATAIN
i_data[72] => o_data.DATAA
i_data[72] => r_data[72].DATAIN
i_data[73] => o_data.DATAA
i_data[73] => r_data[73].DATAIN
i_data[74] => o_data.DATAA
i_data[74] => r_data[74].DATAIN
i_data[75] => o_data.DATAA
i_data[75] => r_data[75].DATAIN
i_data[76] => o_data.DATAA
i_data[76] => r_data[76].DATAIN
i_data[77] => o_data.DATAA
i_data[77] => r_data[77].DATAIN
i_data[78] => o_data.DATAA
i_data[78] => r_data[78].DATAIN
i_data[79] => o_data.DATAA
i_data[79] => r_data[79].DATAIN
i_data[80] => o_data.DATAA
i_data[80] => r_data[80].DATAIN
i_data[81] => o_data.DATAA
i_data[81] => r_data[81].DATAIN
i_data[82] => o_data.DATAA
i_data[82] => r_data[82].DATAIN
i_data[83] => o_data.DATAA
i_data[83] => r_data[83].DATAIN
i_data[84] => o_data.DATAA
i_data[84] => r_data[84].DATAIN
i_data[85] => o_data.DATAA
i_data[85] => r_data[85].DATAIN
i_data[86] => o_data.DATAA
i_data[86] => r_data[86].DATAIN
i_data[87] => o_data.DATAA
i_data[87] => r_data[87].DATAIN
i_data[88] => o_data.DATAA
i_data[88] => r_data[88].DATAIN
i_data[89] => o_data.DATAA
i_data[89] => r_data[89].DATAIN
i_data[90] => o_data.DATAA
i_data[90] => r_data[90].DATAIN
i_data[91] => o_data.DATAA
i_data[91] => r_data[91].DATAIN
i_data[92] => o_data.DATAA
i_data[92] => r_data[92].DATAIN
i_data[93] => o_data.DATAA
i_data[93] => r_data[93].DATAIN
i_data[94] => o_data.DATAA
i_data[94] => r_data[94].DATAIN
i_data[95] => o_data.DATAA
i_data[95] => r_data[95].DATAIN
i_data[96] => o_data.DATAA
i_data[96] => r_data[96].DATAIN
i_data[97] => o_data.DATAA
i_data[97] => r_data[97].DATAIN
i_data[98] => o_data.DATAA
i_data[98] => r_data[98].DATAIN
i_data[99] => o_data.DATAA
i_data[99] => r_data[99].DATAIN
i_data[100] => o_data.DATAA
i_data[100] => r_data[100].DATAIN
i_data[101] => o_data.DATAA
i_data[101] => r_data[101].DATAIN
i_data[102] => o_data.DATAA
i_data[102] => r_data[102].DATAIN
i_data[103] => o_data.DATAA
i_data[103] => r_data[103].DATAIN
i_data[104] => o_data.DATAA
i_data[104] => r_data[104].DATAIN
i_data[105] => o_data.DATAA
i_data[105] => r_data[105].DATAIN
i_data[106] => o_data.DATAA
i_data[106] => r_data[106].DATAIN
i_data[107] => o_data.DATAA
i_data[107] => r_data[107].DATAIN
i_data[108] => o_data.DATAA
i_data[108] => r_data[108].DATAIN
i_data[109] => o_data.DATAA
i_data[109] => r_data[109].DATAIN
i_data[110] => o_data.DATAA
i_data[110] => r_data[110].DATAIN
i_data[111] => o_data.DATAA
i_data[111] => r_data[111].DATAIN
i_data[112] => o_data.DATAA
i_data[112] => r_data[112].DATAIN
i_data[113] => o_data.DATAA
i_data[113] => r_data[113].DATAIN
i_data[114] => o_data.DATAA
i_data[114] => r_data[114].DATAIN
i_data[115] => o_data.DATAA
i_data[115] => r_data[115].DATAIN
i_data[116] => o_data.DATAA
i_data[116] => r_data[116].DATAIN
i_data[117] => o_data.DATAA
i_data[117] => r_data[117].DATAIN
i_data[118] => o_data.DATAA
i_data[118] => r_data[118].DATAIN
i_data[119] => o_data.DATAA
i_data[119] => r_data[119].DATAIN
i_data[120] => o_data.DATAA
i_data[120] => r_data[120].DATAIN
i_data[121] => o_data.DATAA
i_data[121] => r_data[121].DATAIN
i_data[122] => o_data.DATAA
i_data[122] => r_data[122].DATAIN
i_data[123] => o_data.DATAA
i_data[123] => r_data[123].DATAIN
i_data[124] => o_data.DATAA
i_data[124] => r_data[124].DATAIN
i_data[125] => o_data.DATAA
i_data[125] => r_data[125].DATAIN
i_data[126] => o_data.DATAA
i_data[126] => r_data[126].DATAIN
i_data[127] => o_data.DATAA
i_data[127] => r_data[127].DATAIN
i_data[128] => o_data.DATAA
i_data[128] => r_data[128].DATAIN
i_data[129] => o_data.DATAA
i_data[129] => r_data[129].DATAIN
i_data[130] => o_data.DATAA
i_data[130] => r_data[130].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[96] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[97] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[98] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[99] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[100] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[101] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[102] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[103] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[104] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[105] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[106] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[107] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[108] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[109] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[110] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[111] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[112] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[113] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[114] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[115] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[116] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[117] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[118] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[119] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[120] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[121] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[122] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[123] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[124] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[125] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[126] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[127] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[128] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[129] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[130] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B1_start:thebb_gaussian_B1_start|gaussian_bb_B1_start_stall_region:thebb_gaussian_B1_start_stall_region|gaussian_i_iord_bl_call_unnamed_gaussian2_gaussian0:thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3
out_feedback_out_1[0] <= gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region.out_feedback_valid_out_1
in_iowr_bl_return_gaussian_i_fifoready[0] => in_iowr_bl_return_gaussian_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iowr_bl_return_gaussian_o_fifodata[0] <= gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region.out_iowr_bl_return_gaussian_o_fifodata
out_iowr_bl_return_gaussian_o_fifovalid[0] <= gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region.out_iowr_bl_return_gaussian_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= gaussian_B3_merge:thegaussian_B3_merge.out_stall_out_0
out_valid_out_0[0] <= gaussian_B3_branch:thegaussian_B3_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_B3_merge:thegaussian_B3_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_B3_branch:thegaussian_B3_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region
out_valid_out[0] <= SE_stall_entry_V1.DB_MAX_OUTPUT_PORT_TYPE
in_iowr_bl_return_gaussian_i_fifoready[0] => in_iowr_bl_return_gaussian_i_fifoready[0].IN1
out_iowr_bl_return_gaussian_o_fifodata[0] <= gaussian_i_iowr_bl_return_unnamed_gaussian7_gaussian0:thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0.out_iowr_bl_return_gaussian_o_fifodata
out_iowr_bl_return_gaussian_o_fifovalid[0] <= gaussian_i_iowr_bl_return_unnamed_gaussian7_gaussian0:thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0.out_iowr_bl_return_gaussian_o_fifovalid
out_feedback_out_1[0] <= gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1.out_feedback_valid_out_1
in_stall_in[0] => SE_stall_entry_consumed1.IN0
out_stall_out[0] <= SE_stall_entry_wireStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => SE_stall_entry_consumed0.IN1
in_valid_in[0] => SE_stall_entry_consumed1.IN1
in_valid_in[0] => SE_stall_entry_StallValid[0].IN1
in_valid_in[0] => SE_stall_entry_V0.IN1
in_valid_in[0] => SE_stall_entry_V1.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1
out_data_out[0] <= gaussian_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg.out_valid_out
in_feedback_stall_in_1[0] => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1.feedback_out
out_feedback_valid_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|gaussian_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_iowr_bl_return_unnamed_gaussian7_gaussian0:thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0
out_iowr_bl_return_gaussian_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
in_iowr_bl_return_gaussian_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_return_gaussian_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => element_extension1_q[0].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_iowr_bl_return_unnamed_gaussian7_gaussian0:thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_iowr_bl_return_unnamed_gaussian7_gaussian0:thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B3:thebb_gaussian_B3|gaussian_bb_B3_stall_region:thebb_gaussian_B3_stall_region|gaussian_i_iowr_bl_return_unnamed_gaussian7_gaussian0:thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B1_start_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B1_start_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B4_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B4_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B5_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B5_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B7_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|hld_loop_profiler:thegaussian_B7_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_stall_out_0[0] <= gaussian_B0_runOnce_merge:thegaussian_B0_runOnce_merge.out_stall_out_0
out_valid_out_0[0] <= gaussian_B0_runOnce_branch:thegaussian_B0_runOnce_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_B0_runOnce_branch:thegaussian_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0.out_valid_out
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_B0_runOnce_merge_reg:thegaussian_B0_runOnce_merge_reg
out_data_out[0] <= gaussian_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= gaussian_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => gaussian_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_gaussian_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= gaussian_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => gaussian_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => gaussian_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
clock => gaussian_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => gaussian_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => gaussian_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => gaussian_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1
out_data_out[0] <= gaussian_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg.out_valid_out
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|gaussian_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0
out_data_out[0] <= gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg.out_data_out
out_valid_out[0] <= gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg.out_valid_out
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian1.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_bb_B0_runOnce_stall_region:thebb_gaussian_B0_runOnce_stall_region|gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0|gaussian_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg_valid_reg_q[0].ACLR


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|gaussian_function:thegaussian_function|gaussian_bb_B0_runOnce:thebb_gaussian_B0_runOnce|gaussian_B0_runOnce_merge:thegaussian_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_function_wrapper:gaussian_internal|acl_reset_wire:thereset_wire_inst
clock => ~NO_FANOUT~
resetn => o_resetn.DATAIN
o_resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|acl_avm_to_ic:avmm_1_.t[0].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|acl_avm_to_ic:avmm_1_.t[1].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|acl_avm_to_ic:avmm_1_.t[2].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|acl_avm_to_ic:avmm_1_.t[3].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw
clock => acl_ic_host_endpoint:m[0].m_endp.clock
clock => acl_ic_host_endpoint:m[1].m_endp.clock
clock => acl_ic_host_endpoint:m[2].m_endp.clock
clock => acl_ic_host_endpoint:m[3].m_endp.clock
clock => acl_ic_agent_endpoint:s.s_endp.clock
clock => acl_arb2:a[0].a.clock
clock => acl_arb2:a[1].a.clock
clock => acl_arb2:a[2].a.clock
clock => acl_arb_pipeline_reg:dp[0].dp.clock
clock => acl_arb_pipeline_reg:dp[1].dp.clock
clock => acl_arb_pipeline_reg:dp[2].dp.clock
clock => acl_arb_pipeline_reg:dp[3].dp.clock
clock => acl_arb_pipeline_reg:dp[4].dp.clock
clock => acl_arb_staging_reg:sp[0].sp.clock
resetn => acl_ic_host_endpoint:m[0].m_endp.resetn
resetn => acl_ic_host_endpoint:m[1].m_endp.resetn
resetn => acl_ic_host_endpoint:m[2].m_endp.resetn
resetn => acl_ic_host_endpoint:m[3].m_endp.resetn
resetn => acl_ic_agent_endpoint:s.s_endp.resetn
resetn => acl_arb2:a[0].a.resetn
resetn => acl_arb2:a[1].a.resetn
resetn => acl_arb2:a[2].a.resetn
resetn => acl_arb_pipeline_reg:dp[0].dp.resetn
resetn => acl_arb_pipeline_reg:dp[1].dp.resetn
resetn => acl_arb_pipeline_reg:dp[2].dp.resetn
resetn => acl_arb_pipeline_reg:dp[3].dp.resetn
resetn => acl_arb_pipeline_reg:dp[4].dp.resetn
resetn => acl_arb_staging_reg:sp[0].sp.resetn
m_arb_request[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.request.DATAIN
m_arb_request[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.request.DATAIN
m_arb_request[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.request.DATAIN
m_arb_request[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.request.DATAIN
m_arb_enable[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.enable.DATAIN
m_arb_enable[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.enable.DATAIN
m_arb_enable[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.enable.DATAIN
m_arb_enable[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.enable.DATAIN
m_arb_read[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.read.DATAIN
m_arb_read[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.read.DATAIN
m_arb_read[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.read.DATAIN
m_arb_read[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.read.DATAIN
m_arb_write[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.write.DATAIN
m_arb_write[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.write.DATAIN
m_arb_write[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.write.DATAIN
m_arb_write[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.write.DATAIN
m_arb_burstcount[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.burstcount[0].DATAIN
m_arb_address[3][0] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[0].DATAIN
m_arb_address[3][1] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[1].DATAIN
m_arb_address[3][2] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[2].DATAIN
m_arb_address[3][3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[3].DATAIN
m_arb_address[3][4] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[4].DATAIN
m_arb_address[3][5] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[5].DATAIN
m_arb_address[3][6] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[6].DATAIN
m_arb_address[3][7] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[7].DATAIN
m_arb_address[3][8] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[8].DATAIN
m_arb_address[3][9] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[9].DATAIN
m_arb_address[3][10] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[10].DATAIN
m_arb_address[3][11] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[11].DATAIN
m_arb_address[3][12] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[12].DATAIN
m_arb_address[3][13] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[13].DATAIN
m_arb_address[3][14] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[14].DATAIN
m_arb_address[3][15] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[15].DATAIN
m_arb_address[3][16] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[16].DATAIN
m_arb_address[3][17] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[17].DATAIN
m_arb_address[3][18] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[18].DATAIN
m_arb_address[3][19] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[19].DATAIN
m_arb_address[3][20] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[20].DATAIN
m_arb_address[3][21] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[21].DATAIN
m_arb_address[3][22] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[22].DATAIN
m_arb_address[3][23] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[23].DATAIN
m_arb_address[3][24] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[24].DATAIN
m_arb_address[3][25] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[25].DATAIN
m_arb_address[3][26] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[26].DATAIN
m_arb_address[3][27] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[27].DATAIN
m_arb_address[3][28] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[28].DATAIN
m_arb_address[3][29] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[29].DATAIN
m_arb_address[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[0].DATAIN
m_arb_address[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[1].DATAIN
m_arb_address[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[2].DATAIN
m_arb_address[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[3].DATAIN
m_arb_address[2][4] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[4].DATAIN
m_arb_address[2][5] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[5].DATAIN
m_arb_address[2][6] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[6].DATAIN
m_arb_address[2][7] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[7].DATAIN
m_arb_address[2][8] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[8].DATAIN
m_arb_address[2][9] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[9].DATAIN
m_arb_address[2][10] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[10].DATAIN
m_arb_address[2][11] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[11].DATAIN
m_arb_address[2][12] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[12].DATAIN
m_arb_address[2][13] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[13].DATAIN
m_arb_address[2][14] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[14].DATAIN
m_arb_address[2][15] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[15].DATAIN
m_arb_address[2][16] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[16].DATAIN
m_arb_address[2][17] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[17].DATAIN
m_arb_address[2][18] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[18].DATAIN
m_arb_address[2][19] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[19].DATAIN
m_arb_address[2][20] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[20].DATAIN
m_arb_address[2][21] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[21].DATAIN
m_arb_address[2][22] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[22].DATAIN
m_arb_address[2][23] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[23].DATAIN
m_arb_address[2][24] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[24].DATAIN
m_arb_address[2][25] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[25].DATAIN
m_arb_address[2][26] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[26].DATAIN
m_arb_address[2][27] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[27].DATAIN
m_arb_address[2][28] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[28].DATAIN
m_arb_address[2][29] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[29].DATAIN
m_arb_address[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[0].DATAIN
m_arb_address[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[1].DATAIN
m_arb_address[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[2].DATAIN
m_arb_address[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[3].DATAIN
m_arb_address[1][4] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[4].DATAIN
m_arb_address[1][5] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[5].DATAIN
m_arb_address[1][6] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[6].DATAIN
m_arb_address[1][7] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[7].DATAIN
m_arb_address[1][8] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[8].DATAIN
m_arb_address[1][9] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[9].DATAIN
m_arb_address[1][10] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[10].DATAIN
m_arb_address[1][11] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[11].DATAIN
m_arb_address[1][12] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[12].DATAIN
m_arb_address[1][13] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[13].DATAIN
m_arb_address[1][14] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[14].DATAIN
m_arb_address[1][15] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[15].DATAIN
m_arb_address[1][16] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[16].DATAIN
m_arb_address[1][17] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[17].DATAIN
m_arb_address[1][18] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[18].DATAIN
m_arb_address[1][19] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[19].DATAIN
m_arb_address[1][20] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[20].DATAIN
m_arb_address[1][21] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[21].DATAIN
m_arb_address[1][22] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[22].DATAIN
m_arb_address[1][23] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[23].DATAIN
m_arb_address[1][24] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[24].DATAIN
m_arb_address[1][25] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[25].DATAIN
m_arb_address[1][26] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[26].DATAIN
m_arb_address[1][27] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[27].DATAIN
m_arb_address[1][28] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[28].DATAIN
m_arb_address[1][29] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[29].DATAIN
m_arb_address[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[0].DATAIN
m_arb_address[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[1].DATAIN
m_arb_address[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[2].DATAIN
m_arb_address[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[3].DATAIN
m_arb_address[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[4].DATAIN
m_arb_address[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[5].DATAIN
m_arb_address[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[6].DATAIN
m_arb_address[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[7].DATAIN
m_arb_address[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[8].DATAIN
m_arb_address[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[9].DATAIN
m_arb_address[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[10].DATAIN
m_arb_address[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[11].DATAIN
m_arb_address[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[12].DATAIN
m_arb_address[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[13].DATAIN
m_arb_address[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[14].DATAIN
m_arb_address[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[15].DATAIN
m_arb_address[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[16].DATAIN
m_arb_address[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[17].DATAIN
m_arb_address[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[18].DATAIN
m_arb_address[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[19].DATAIN
m_arb_address[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[20].DATAIN
m_arb_address[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[21].DATAIN
m_arb_address[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[22].DATAIN
m_arb_address[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[23].DATAIN
m_arb_address[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[24].DATAIN
m_arb_address[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[25].DATAIN
m_arb_address[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[26].DATAIN
m_arb_address[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[27].DATAIN
m_arb_address[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[28].DATAIN
m_arb_address[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[29].DATAIN
m_arb_writedata[3][0] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[3][1] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[3][2] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[3][3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[3][4] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[3][5] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[3][6] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[3][7] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[3][8] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[3][9] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[3][10] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[3][11] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[3][12] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[3][13] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[3][14] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[3][15] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[3][16] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[3][17] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[3][18] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[3][19] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[3][20] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[3][21] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[3][22] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[3][23] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[3][24] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[3][25] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[3][26] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[3][27] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[3][28] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[3][29] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[3][30] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[3][31] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[2][4] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[2][5] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[2][6] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[2][7] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[2][8] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[2][9] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[2][10] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[2][11] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[2][12] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[2][13] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[2][14] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[2][15] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[2][16] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[2][17] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[2][18] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[2][19] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[2][20] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[2][21] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[2][22] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[2][23] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[2][24] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[2][25] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[2][26] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[2][27] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[2][28] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[2][29] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[2][30] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[2][31] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[1][4] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[1][5] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[1][6] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[1][7] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[1][8] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[1][9] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[1][10] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[1][11] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[1][12] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[1][13] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[1][14] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[1][15] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[1][16] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[1][17] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[1][18] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[1][19] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[1][20] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[1][21] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[1][22] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[1][23] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[1][24] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[1][25] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[1][26] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[1][27] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[1][28] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[1][29] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[1][30] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[1][31] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[0][30] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[0][31] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[31].DATAIN
m_arb_byteenable[3][0] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[3][1] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[3][2] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[3][3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[3].DATAIN
m_arb_stall[3] <= m_arb_stall[3].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[2] <= m_arb_stall[2].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[1] <= m_arb_stall[1].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[0] <= m_arb_stall[0].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[3] <= m_wrp_ack[3].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[2] <= m_wrp_ack[2].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[1] <= m_wrp_ack[1].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[0] <= m_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[3] <= m_rrp_datavalid[3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[2] <= m_rrp_datavalid[2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[1] <= m_rrp_datavalid[1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[0] <= m_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][0] <= m_rrp_data[3][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][1] <= m_rrp_data[3][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][2] <= m_rrp_data[3][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][3] <= m_rrp_data[3][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][4] <= m_rrp_data[3][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][5] <= m_rrp_data[3][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][6] <= m_rrp_data[3][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][7] <= m_rrp_data[3][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][8] <= m_rrp_data[3][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][9] <= m_rrp_data[3][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][10] <= m_rrp_data[3][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][11] <= m_rrp_data[3][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][12] <= m_rrp_data[3][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][13] <= m_rrp_data[3][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][14] <= m_rrp_data[3][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][15] <= m_rrp_data[3][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][16] <= m_rrp_data[3][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][17] <= m_rrp_data[3][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][18] <= m_rrp_data[3][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][19] <= m_rrp_data[3][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][20] <= m_rrp_data[3][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][21] <= m_rrp_data[3][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][22] <= m_rrp_data[3][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][23] <= m_rrp_data[3][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][24] <= m_rrp_data[3][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][25] <= m_rrp_data[3][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][26] <= m_rrp_data[3][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][27] <= m_rrp_data[3][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][28] <= m_rrp_data[3][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][29] <= m_rrp_data[3][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][30] <= m_rrp_data[3][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][31] <= m_rrp_data[3][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][0] <= m_rrp_data[2][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][1] <= m_rrp_data[2][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][2] <= m_rrp_data[2][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][3] <= m_rrp_data[2][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][4] <= m_rrp_data[2][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][5] <= m_rrp_data[2][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][6] <= m_rrp_data[2][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][7] <= m_rrp_data[2][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][8] <= m_rrp_data[2][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][9] <= m_rrp_data[2][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][10] <= m_rrp_data[2][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][11] <= m_rrp_data[2][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][12] <= m_rrp_data[2][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][13] <= m_rrp_data[2][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][14] <= m_rrp_data[2][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][15] <= m_rrp_data[2][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][16] <= m_rrp_data[2][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][17] <= m_rrp_data[2][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][18] <= m_rrp_data[2][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][19] <= m_rrp_data[2][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][20] <= m_rrp_data[2][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][21] <= m_rrp_data[2][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][22] <= m_rrp_data[2][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][23] <= m_rrp_data[2][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][24] <= m_rrp_data[2][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][25] <= m_rrp_data[2][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][26] <= m_rrp_data[2][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][27] <= m_rrp_data[2][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][28] <= m_rrp_data[2][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][29] <= m_rrp_data[2][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][30] <= m_rrp_data[2][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][31] <= m_rrp_data[2][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][0] <= m_rrp_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][1] <= m_rrp_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][2] <= m_rrp_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][3] <= m_rrp_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][4] <= m_rrp_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][5] <= m_rrp_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][6] <= m_rrp_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][7] <= m_rrp_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][8] <= m_rrp_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][9] <= m_rrp_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][10] <= m_rrp_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][11] <= m_rrp_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][12] <= m_rrp_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][13] <= m_rrp_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][14] <= m_rrp_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][15] <= m_rrp_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][16] <= m_rrp_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][17] <= m_rrp_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][18] <= m_rrp_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][19] <= m_rrp_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][20] <= m_rrp_data[1][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][21] <= m_rrp_data[1][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][22] <= m_rrp_data[1][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][23] <= m_rrp_data[1][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][24] <= m_rrp_data[1][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][25] <= m_rrp_data[1][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][26] <= m_rrp_data[1][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][27] <= m_rrp_data[1][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][28] <= m_rrp_data[1][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][29] <= m_rrp_data[1][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][30] <= m_rrp_data[1][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][31] <= m_rrp_data[1][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][0] <= m_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][1] <= m_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][2] <= m_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][3] <= m_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][4] <= m_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][5] <= m_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][6] <= m_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][7] <= m_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][8] <= m_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][9] <= m_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][10] <= m_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][11] <= m_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][12] <= m_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][13] <= m_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][14] <= m_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][15] <= m_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][16] <= m_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][17] <= m_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][18] <= m_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][19] <= m_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][20] <= m_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][21] <= m_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][22] <= m_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][23] <= m_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][24] <= m_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][25] <= m_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][26] <= m_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][27] <= m_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][28] <= m_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][29] <= m_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][30] <= m_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][31] <= m_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_request <= mout_arb_request.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_enable <= mout_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_read <= mout_arb_read.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_write <= mout_arb_write.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_burstcount <= mout_arb_burstcount.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[0] <= mout_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[1] <= mout_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[2] <= mout_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[3] <= mout_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[4] <= mout_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[5] <= mout_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[6] <= mout_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[7] <= mout_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[8] <= mout_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[9] <= mout_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[10] <= mout_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[11] <= mout_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[12] <= mout_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[13] <= mout_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[14] <= mout_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[15] <= mout_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[16] <= mout_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[17] <= mout_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[18] <= mout_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[19] <= mout_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[20] <= mout_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[21] <= mout_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[22] <= mout_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[23] <= mout_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[24] <= mout_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[25] <= mout_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[26] <= mout_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[27] <= mout_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[28] <= mout_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[29] <= mout_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[0] <= mout_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[1] <= mout_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[2] <= mout_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[3] <= mout_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[4] <= mout_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[5] <= mout_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[6] <= mout_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[7] <= mout_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[8] <= mout_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[9] <= mout_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[10] <= mout_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[11] <= mout_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[12] <= mout_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[13] <= mout_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[14] <= mout_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[15] <= mout_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[16] <= mout_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[17] <= mout_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[18] <= mout_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[19] <= mout_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[20] <= mout_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[21] <= mout_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[22] <= mout_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[23] <= mout_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[24] <= mout_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[25] <= mout_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[26] <= mout_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[27] <= mout_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[28] <= mout_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[29] <= mout_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[30] <= mout_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[31] <= mout_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[0] <= mout_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[1] <= mout_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[2] <= mout_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[3] <= mout_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id[0] <= mout_arb_id[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id[1] <= mout_arb_id[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_stall => dp[0].out_intf.stall.DATAIN
mout_wrp_ack => acl_ic_agent_endpoint:s.s_endp.s_writeack
mout_rrp_datavalid => acl_ic_agent_endpoint:s.s_endp.s_readdatavalid
mout_rrp_data[0] => acl_ic_agent_endpoint:s.s_endp.s_readdata[0]
mout_rrp_data[1] => acl_ic_agent_endpoint:s.s_endp.s_readdata[1]
mout_rrp_data[2] => acl_ic_agent_endpoint:s.s_endp.s_readdata[2]
mout_rrp_data[3] => acl_ic_agent_endpoint:s.s_endp.s_readdata[3]
mout_rrp_data[4] => acl_ic_agent_endpoint:s.s_endp.s_readdata[4]
mout_rrp_data[5] => acl_ic_agent_endpoint:s.s_endp.s_readdata[5]
mout_rrp_data[6] => acl_ic_agent_endpoint:s.s_endp.s_readdata[6]
mout_rrp_data[7] => acl_ic_agent_endpoint:s.s_endp.s_readdata[7]
mout_rrp_data[8] => acl_ic_agent_endpoint:s.s_endp.s_readdata[8]
mout_rrp_data[9] => acl_ic_agent_endpoint:s.s_endp.s_readdata[9]
mout_rrp_data[10] => acl_ic_agent_endpoint:s.s_endp.s_readdata[10]
mout_rrp_data[11] => acl_ic_agent_endpoint:s.s_endp.s_readdata[11]
mout_rrp_data[12] => acl_ic_agent_endpoint:s.s_endp.s_readdata[12]
mout_rrp_data[13] => acl_ic_agent_endpoint:s.s_endp.s_readdata[13]
mout_rrp_data[14] => acl_ic_agent_endpoint:s.s_endp.s_readdata[14]
mout_rrp_data[15] => acl_ic_agent_endpoint:s.s_endp.s_readdata[15]
mout_rrp_data[16] => acl_ic_agent_endpoint:s.s_endp.s_readdata[16]
mout_rrp_data[17] => acl_ic_agent_endpoint:s.s_endp.s_readdata[17]
mout_rrp_data[18] => acl_ic_agent_endpoint:s.s_endp.s_readdata[18]
mout_rrp_data[19] => acl_ic_agent_endpoint:s.s_endp.s_readdata[19]
mout_rrp_data[20] => acl_ic_agent_endpoint:s.s_endp.s_readdata[20]
mout_rrp_data[21] => acl_ic_agent_endpoint:s.s_endp.s_readdata[21]
mout_rrp_data[22] => acl_ic_agent_endpoint:s.s_endp.s_readdata[22]
mout_rrp_data[23] => acl_ic_agent_endpoint:s.s_endp.s_readdata[23]
mout_rrp_data[24] => acl_ic_agent_endpoint:s.s_endp.s_readdata[24]
mout_rrp_data[25] => acl_ic_agent_endpoint:s.s_endp.s_readdata[25]
mout_rrp_data[26] => acl_ic_agent_endpoint:s.s_endp.s_readdata[26]
mout_rrp_data[27] => acl_ic_agent_endpoint:s.s_endp.s_readdata[27]
mout_rrp_data[28] => acl_ic_agent_endpoint:s.s_endp.s_readdata[28]
mout_rrp_data[29] => acl_ic_agent_endpoint:s.s_endp.s_readdata[29]
mout_rrp_data[30] => acl_ic_agent_endpoint:s.s_endp.s_readdata[30]
mout_rrp_data[31] => acl_ic_agent_endpoint:s.s_endp.s_readdata[31]


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[0].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[0].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[0].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[0].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[1].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[1].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[1].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[1].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[2].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[2].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[2].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[2].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[3].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[3].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[3].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[3].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[3].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.in_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.out_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:s.wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:s.rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp
clock => acl_ic_agent_wrp:wrp.clock
clock => acl_ic_agent_rrp:rrp.clock
resetn => acl_ic_agent_wrp:wrp.resetn
resetn => acl_ic_agent_rrp:rrp.resetn
m_intf.stall <> acl_ic_agent_wrp:wrp.m_intf.stall
m_intf.stall <> acl_ic_agent_rrp:rrp.m_intf.stall
m_intf.stall <> m_intf.stall
m_intf.req.id[0] <> acl_ic_agent_wrp:wrp.m_intf.req.id[0]
m_intf.req.id[0] <> acl_ic_agent_rrp:rrp.m_intf.req.id[0]
m_intf.req.id[1] <> acl_ic_agent_wrp:wrp.m_intf.req.id[1]
m_intf.req.id[1] <> acl_ic_agent_rrp:rrp.m_intf.req.id[1]
m_intf.req.byteenable[0] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[0] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[1] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[1] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[2] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[2] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[3] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[3]
m_intf.req.byteenable[3] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[3]
m_intf.req.address[0] <> acl_ic_agent_wrp:wrp.m_intf.req.address[0]
m_intf.req.address[0] <> acl_ic_agent_rrp:rrp.m_intf.req.address[0]
m_intf.req.address[1] <> acl_ic_agent_wrp:wrp.m_intf.req.address[1]
m_intf.req.address[1] <> acl_ic_agent_rrp:rrp.m_intf.req.address[1]
m_intf.req.address[2] <> acl_ic_agent_wrp:wrp.m_intf.req.address[2]
m_intf.req.address[2] <> acl_ic_agent_rrp:rrp.m_intf.req.address[2]
m_intf.req.address[3] <> acl_ic_agent_wrp:wrp.m_intf.req.address[3]
m_intf.req.address[3] <> acl_ic_agent_rrp:rrp.m_intf.req.address[3]
m_intf.req.address[4] <> acl_ic_agent_wrp:wrp.m_intf.req.address[4]
m_intf.req.address[4] <> acl_ic_agent_rrp:rrp.m_intf.req.address[4]
m_intf.req.address[5] <> acl_ic_agent_wrp:wrp.m_intf.req.address[5]
m_intf.req.address[5] <> acl_ic_agent_rrp:rrp.m_intf.req.address[5]
m_intf.req.address[6] <> acl_ic_agent_wrp:wrp.m_intf.req.address[6]
m_intf.req.address[6] <> acl_ic_agent_rrp:rrp.m_intf.req.address[6]
m_intf.req.address[7] <> acl_ic_agent_wrp:wrp.m_intf.req.address[7]
m_intf.req.address[7] <> acl_ic_agent_rrp:rrp.m_intf.req.address[7]
m_intf.req.address[8] <> acl_ic_agent_wrp:wrp.m_intf.req.address[8]
m_intf.req.address[8] <> acl_ic_agent_rrp:rrp.m_intf.req.address[8]
m_intf.req.address[9] <> acl_ic_agent_wrp:wrp.m_intf.req.address[9]
m_intf.req.address[9] <> acl_ic_agent_rrp:rrp.m_intf.req.address[9]
m_intf.req.address[10] <> acl_ic_agent_wrp:wrp.m_intf.req.address[10]
m_intf.req.address[10] <> acl_ic_agent_rrp:rrp.m_intf.req.address[10]
m_intf.req.address[11] <> acl_ic_agent_wrp:wrp.m_intf.req.address[11]
m_intf.req.address[11] <> acl_ic_agent_rrp:rrp.m_intf.req.address[11]
m_intf.req.address[12] <> acl_ic_agent_wrp:wrp.m_intf.req.address[12]
m_intf.req.address[12] <> acl_ic_agent_rrp:rrp.m_intf.req.address[12]
m_intf.req.address[13] <> acl_ic_agent_wrp:wrp.m_intf.req.address[13]
m_intf.req.address[13] <> acl_ic_agent_rrp:rrp.m_intf.req.address[13]
m_intf.req.address[14] <> acl_ic_agent_wrp:wrp.m_intf.req.address[14]
m_intf.req.address[14] <> acl_ic_agent_rrp:rrp.m_intf.req.address[14]
m_intf.req.address[15] <> acl_ic_agent_wrp:wrp.m_intf.req.address[15]
m_intf.req.address[15] <> acl_ic_agent_rrp:rrp.m_intf.req.address[15]
m_intf.req.address[16] <> acl_ic_agent_wrp:wrp.m_intf.req.address[16]
m_intf.req.address[16] <> acl_ic_agent_rrp:rrp.m_intf.req.address[16]
m_intf.req.address[17] <> acl_ic_agent_wrp:wrp.m_intf.req.address[17]
m_intf.req.address[17] <> acl_ic_agent_rrp:rrp.m_intf.req.address[17]
m_intf.req.address[18] <> acl_ic_agent_wrp:wrp.m_intf.req.address[18]
m_intf.req.address[18] <> acl_ic_agent_rrp:rrp.m_intf.req.address[18]
m_intf.req.address[19] <> acl_ic_agent_wrp:wrp.m_intf.req.address[19]
m_intf.req.address[19] <> acl_ic_agent_rrp:rrp.m_intf.req.address[19]
m_intf.req.address[20] <> acl_ic_agent_wrp:wrp.m_intf.req.address[20]
m_intf.req.address[20] <> acl_ic_agent_rrp:rrp.m_intf.req.address[20]
m_intf.req.address[21] <> acl_ic_agent_wrp:wrp.m_intf.req.address[21]
m_intf.req.address[21] <> acl_ic_agent_rrp:rrp.m_intf.req.address[21]
m_intf.req.address[22] <> acl_ic_agent_wrp:wrp.m_intf.req.address[22]
m_intf.req.address[22] <> acl_ic_agent_rrp:rrp.m_intf.req.address[22]
m_intf.req.address[23] <> acl_ic_agent_wrp:wrp.m_intf.req.address[23]
m_intf.req.address[23] <> acl_ic_agent_rrp:rrp.m_intf.req.address[23]
m_intf.req.address[24] <> acl_ic_agent_wrp:wrp.m_intf.req.address[24]
m_intf.req.address[24] <> acl_ic_agent_rrp:rrp.m_intf.req.address[24]
m_intf.req.address[25] <> acl_ic_agent_wrp:wrp.m_intf.req.address[25]
m_intf.req.address[25] <> acl_ic_agent_rrp:rrp.m_intf.req.address[25]
m_intf.req.address[26] <> acl_ic_agent_wrp:wrp.m_intf.req.address[26]
m_intf.req.address[26] <> acl_ic_agent_rrp:rrp.m_intf.req.address[26]
m_intf.req.address[27] <> acl_ic_agent_wrp:wrp.m_intf.req.address[27]
m_intf.req.address[27] <> acl_ic_agent_rrp:rrp.m_intf.req.address[27]
m_intf.req.address[28] <> acl_ic_agent_wrp:wrp.m_intf.req.address[28]
m_intf.req.address[28] <> acl_ic_agent_rrp:rrp.m_intf.req.address[28]
m_intf.req.address[29] <> acl_ic_agent_wrp:wrp.m_intf.req.address[29]
m_intf.req.address[29] <> acl_ic_agent_rrp:rrp.m_intf.req.address[29]
m_intf.req.burstcount[0] <> acl_ic_agent_wrp:wrp.m_intf.req.burstcount[0]
m_intf.req.burstcount[0] <> acl_ic_agent_rrp:rrp.m_intf.req.burstcount[0]
m_intf.req.writedata[0] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[0]
m_intf.req.writedata[0] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[0]
m_intf.req.writedata[1] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[1]
m_intf.req.writedata[1] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[1]
m_intf.req.writedata[2] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[2]
m_intf.req.writedata[2] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[2]
m_intf.req.writedata[3] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[3]
m_intf.req.writedata[3] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[3]
m_intf.req.writedata[4] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[4]
m_intf.req.writedata[4] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[4]
m_intf.req.writedata[5] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[5]
m_intf.req.writedata[5] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[5]
m_intf.req.writedata[6] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[6]
m_intf.req.writedata[6] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[6]
m_intf.req.writedata[7] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[7]
m_intf.req.writedata[7] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[7]
m_intf.req.writedata[8] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[8]
m_intf.req.writedata[8] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[8]
m_intf.req.writedata[9] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[9]
m_intf.req.writedata[9] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[9]
m_intf.req.writedata[10] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[10]
m_intf.req.writedata[10] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[10]
m_intf.req.writedata[11] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[11]
m_intf.req.writedata[11] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[11]
m_intf.req.writedata[12] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[12]
m_intf.req.writedata[12] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[12]
m_intf.req.writedata[13] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[13]
m_intf.req.writedata[13] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[13]
m_intf.req.writedata[14] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[14]
m_intf.req.writedata[14] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[14]
m_intf.req.writedata[15] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[15]
m_intf.req.writedata[15] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[15]
m_intf.req.writedata[16] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[16]
m_intf.req.writedata[16] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[16]
m_intf.req.writedata[17] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[17]
m_intf.req.writedata[17] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[17]
m_intf.req.writedata[18] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[18]
m_intf.req.writedata[18] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[18]
m_intf.req.writedata[19] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[19]
m_intf.req.writedata[19] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[19]
m_intf.req.writedata[20] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[20]
m_intf.req.writedata[20] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[20]
m_intf.req.writedata[21] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[21]
m_intf.req.writedata[21] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[21]
m_intf.req.writedata[22] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[22]
m_intf.req.writedata[22] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[22]
m_intf.req.writedata[23] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[23]
m_intf.req.writedata[23] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[23]
m_intf.req.writedata[24] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[24]
m_intf.req.writedata[24] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[24]
m_intf.req.writedata[25] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[25]
m_intf.req.writedata[25] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[25]
m_intf.req.writedata[26] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[26]
m_intf.req.writedata[26] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[26]
m_intf.req.writedata[27] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[27]
m_intf.req.writedata[27] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[27]
m_intf.req.writedata[28] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[28]
m_intf.req.writedata[28] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[28]
m_intf.req.writedata[29] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[29]
m_intf.req.writedata[29] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[29]
m_intf.req.writedata[30] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[30]
m_intf.req.writedata[30] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[30]
m_intf.req.writedata[31] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[31]
m_intf.req.writedata[31] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[31]
m_intf.req.write <> acl_ic_agent_wrp:wrp.m_intf.req.write
m_intf.req.write <> acl_ic_agent_rrp:rrp.m_intf.req.write
m_intf.req.read <> acl_ic_agent_wrp:wrp.m_intf.req.read
m_intf.req.read <> acl_ic_agent_rrp:rrp.m_intf.req.read
m_intf.req.request <> acl_ic_agent_wrp:wrp.m_intf.req.request
m_intf.req.request <> acl_ic_agent_rrp:rrp.m_intf.req.request
m_intf.req.enable <> acl_ic_agent_wrp:wrp.m_intf.req.enable
m_intf.req.enable <> acl_ic_agent_rrp:rrp.m_intf.req.enable
s_intf.req.id[0] <> s_intf.s_intf.req.id[0]
s_intf.req.id[1] <> s_intf.s_intf.req.id[1]
s_intf.req.byteenable[0] <> s_intf.s_intf.req.byteenable[0]
s_intf.req.byteenable[1] <> s_intf.s_intf.req.byteenable[1]
s_intf.req.byteenable[2] <> s_intf.s_intf.req.byteenable[2]
s_intf.req.byteenable[3] <> s_intf.s_intf.req.byteenable[3]
s_intf.req.address[0] <> s_intf.s_intf.req.address[0]
s_intf.req.address[1] <> s_intf.s_intf.req.address[1]
s_intf.req.address[2] <> s_intf.s_intf.req.address[2]
s_intf.req.address[3] <> s_intf.s_intf.req.address[3]
s_intf.req.address[4] <> s_intf.s_intf.req.address[4]
s_intf.req.address[5] <> s_intf.s_intf.req.address[5]
s_intf.req.address[6] <> s_intf.s_intf.req.address[6]
s_intf.req.address[7] <> s_intf.s_intf.req.address[7]
s_intf.req.address[8] <> s_intf.s_intf.req.address[8]
s_intf.req.address[9] <> s_intf.s_intf.req.address[9]
s_intf.req.address[10] <> s_intf.s_intf.req.address[10]
s_intf.req.address[11] <> s_intf.s_intf.req.address[11]
s_intf.req.address[12] <> s_intf.s_intf.req.address[12]
s_intf.req.address[13] <> s_intf.s_intf.req.address[13]
s_intf.req.address[14] <> s_intf.s_intf.req.address[14]
s_intf.req.address[15] <> s_intf.s_intf.req.address[15]
s_intf.req.address[16] <> s_intf.s_intf.req.address[16]
s_intf.req.address[17] <> s_intf.s_intf.req.address[17]
s_intf.req.address[18] <> s_intf.s_intf.req.address[18]
s_intf.req.address[19] <> s_intf.s_intf.req.address[19]
s_intf.req.address[20] <> s_intf.s_intf.req.address[20]
s_intf.req.address[21] <> s_intf.s_intf.req.address[21]
s_intf.req.address[22] <> s_intf.s_intf.req.address[22]
s_intf.req.address[23] <> s_intf.s_intf.req.address[23]
s_intf.req.address[24] <> s_intf.s_intf.req.address[24]
s_intf.req.address[25] <> s_intf.s_intf.req.address[25]
s_intf.req.address[26] <> s_intf.s_intf.req.address[26]
s_intf.req.address[27] <> s_intf.s_intf.req.address[27]
s_intf.req.address[28] <> s_intf.s_intf.req.address[28]
s_intf.req.address[29] <> s_intf.s_intf.req.address[29]
s_intf.req.burstcount[0] <> s_intf.s_intf.req.burstcount[0]
s_intf.req.writedata[0] <> s_intf.s_intf.req.writedata[0]
s_intf.req.writedata[1] <> s_intf.s_intf.req.writedata[1]
s_intf.req.writedata[2] <> s_intf.s_intf.req.writedata[2]
s_intf.req.writedata[3] <> s_intf.s_intf.req.writedata[3]
s_intf.req.writedata[4] <> s_intf.s_intf.req.writedata[4]
s_intf.req.writedata[5] <> s_intf.s_intf.req.writedata[5]
s_intf.req.writedata[6] <> s_intf.s_intf.req.writedata[6]
s_intf.req.writedata[7] <> s_intf.s_intf.req.writedata[7]
s_intf.req.writedata[8] <> s_intf.s_intf.req.writedata[8]
s_intf.req.writedata[9] <> s_intf.s_intf.req.writedata[9]
s_intf.req.writedata[10] <> s_intf.s_intf.req.writedata[10]
s_intf.req.writedata[11] <> s_intf.s_intf.req.writedata[11]
s_intf.req.writedata[12] <> s_intf.s_intf.req.writedata[12]
s_intf.req.writedata[13] <> s_intf.s_intf.req.writedata[13]
s_intf.req.writedata[14] <> s_intf.s_intf.req.writedata[14]
s_intf.req.writedata[15] <> s_intf.s_intf.req.writedata[15]
s_intf.req.writedata[16] <> s_intf.s_intf.req.writedata[16]
s_intf.req.writedata[17] <> s_intf.s_intf.req.writedata[17]
s_intf.req.writedata[18] <> s_intf.s_intf.req.writedata[18]
s_intf.req.writedata[19] <> s_intf.s_intf.req.writedata[19]
s_intf.req.writedata[20] <> s_intf.s_intf.req.writedata[20]
s_intf.req.writedata[21] <> s_intf.s_intf.req.writedata[21]
s_intf.req.writedata[22] <> s_intf.s_intf.req.writedata[22]
s_intf.req.writedata[23] <> s_intf.s_intf.req.writedata[23]
s_intf.req.writedata[24] <> s_intf.s_intf.req.writedata[24]
s_intf.req.writedata[25] <> s_intf.s_intf.req.writedata[25]
s_intf.req.writedata[26] <> s_intf.s_intf.req.writedata[26]
s_intf.req.writedata[27] <> s_intf.s_intf.req.writedata[27]
s_intf.req.writedata[28] <> s_intf.s_intf.req.writedata[28]
s_intf.req.writedata[29] <> s_intf.s_intf.req.writedata[29]
s_intf.req.writedata[30] <> s_intf.s_intf.req.writedata[30]
s_intf.req.writedata[31] <> s_intf.s_intf.req.writedata[31]
s_intf.req.write <> s_intf.req.write
s_intf.req.read <> s_intf.req.read
s_intf.req.request <> s_intf.s_intf.req.request
s_intf.req.enable <> s_intf.s_intf.req.enable
s_readdatavalid => acl_ic_agent_rrp:rrp.s_readdatavalid
s_readdata[0] => acl_ic_agent_rrp:rrp.s_readdata[0]
s_readdata[1] => acl_ic_agent_rrp:rrp.s_readdata[1]
s_readdata[2] => acl_ic_agent_rrp:rrp.s_readdata[2]
s_readdata[3] => acl_ic_agent_rrp:rrp.s_readdata[3]
s_readdata[4] => acl_ic_agent_rrp:rrp.s_readdata[4]
s_readdata[5] => acl_ic_agent_rrp:rrp.s_readdata[5]
s_readdata[6] => acl_ic_agent_rrp:rrp.s_readdata[6]
s_readdata[7] => acl_ic_agent_rrp:rrp.s_readdata[7]
s_readdata[8] => acl_ic_agent_rrp:rrp.s_readdata[8]
s_readdata[9] => acl_ic_agent_rrp:rrp.s_readdata[9]
s_readdata[10] => acl_ic_agent_rrp:rrp.s_readdata[10]
s_readdata[11] => acl_ic_agent_rrp:rrp.s_readdata[11]
s_readdata[12] => acl_ic_agent_rrp:rrp.s_readdata[12]
s_readdata[13] => acl_ic_agent_rrp:rrp.s_readdata[13]
s_readdata[14] => acl_ic_agent_rrp:rrp.s_readdata[14]
s_readdata[15] => acl_ic_agent_rrp:rrp.s_readdata[15]
s_readdata[16] => acl_ic_agent_rrp:rrp.s_readdata[16]
s_readdata[17] => acl_ic_agent_rrp:rrp.s_readdata[17]
s_readdata[18] => acl_ic_agent_rrp:rrp.s_readdata[18]
s_readdata[19] => acl_ic_agent_rrp:rrp.s_readdata[19]
s_readdata[20] => acl_ic_agent_rrp:rrp.s_readdata[20]
s_readdata[21] => acl_ic_agent_rrp:rrp.s_readdata[21]
s_readdata[22] => acl_ic_agent_rrp:rrp.s_readdata[22]
s_readdata[23] => acl_ic_agent_rrp:rrp.s_readdata[23]
s_readdata[24] => acl_ic_agent_rrp:rrp.s_readdata[24]
s_readdata[25] => acl_ic_agent_rrp:rrp.s_readdata[25]
s_readdata[26] => acl_ic_agent_rrp:rrp.s_readdata[26]
s_readdata[27] => acl_ic_agent_rrp:rrp.s_readdata[27]
s_readdata[28] => acl_ic_agent_rrp:rrp.s_readdata[28]
s_readdata[29] => acl_ic_agent_rrp:rrp.s_readdata[29]
s_readdata[30] => acl_ic_agent_rrp:rrp.s_readdata[30]
s_readdata[31] => acl_ic_agent_rrp:rrp.s_readdata[31]
s_writeack => acl_ic_agent_wrp:wrp.s_writeack
wrp_intf.id[0] <> acl_ic_agent_wrp:wrp.wrp_intf.id[0]
wrp_intf.id[1] <> acl_ic_agent_wrp:wrp.wrp_intf.id[1]
wrp_intf.ack <> acl_ic_agent_wrp:wrp.wrp_intf.ack
rrp_intf.data[0] <> acl_ic_agent_rrp:rrp.rrp_intf.data[0]
rrp_intf.data[1] <> acl_ic_agent_rrp:rrp.rrp_intf.data[1]
rrp_intf.data[2] <> acl_ic_agent_rrp:rrp.rrp_intf.data[2]
rrp_intf.data[3] <> acl_ic_agent_rrp:rrp.rrp_intf.data[3]
rrp_intf.data[4] <> acl_ic_agent_rrp:rrp.rrp_intf.data[4]
rrp_intf.data[5] <> acl_ic_agent_rrp:rrp.rrp_intf.data[5]
rrp_intf.data[6] <> acl_ic_agent_rrp:rrp.rrp_intf.data[6]
rrp_intf.data[7] <> acl_ic_agent_rrp:rrp.rrp_intf.data[7]
rrp_intf.data[8] <> acl_ic_agent_rrp:rrp.rrp_intf.data[8]
rrp_intf.data[9] <> acl_ic_agent_rrp:rrp.rrp_intf.data[9]
rrp_intf.data[10] <> acl_ic_agent_rrp:rrp.rrp_intf.data[10]
rrp_intf.data[11] <> acl_ic_agent_rrp:rrp.rrp_intf.data[11]
rrp_intf.data[12] <> acl_ic_agent_rrp:rrp.rrp_intf.data[12]
rrp_intf.data[13] <> acl_ic_agent_rrp:rrp.rrp_intf.data[13]
rrp_intf.data[14] <> acl_ic_agent_rrp:rrp.rrp_intf.data[14]
rrp_intf.data[15] <> acl_ic_agent_rrp:rrp.rrp_intf.data[15]
rrp_intf.data[16] <> acl_ic_agent_rrp:rrp.rrp_intf.data[16]
rrp_intf.data[17] <> acl_ic_agent_rrp:rrp.rrp_intf.data[17]
rrp_intf.data[18] <> acl_ic_agent_rrp:rrp.rrp_intf.data[18]
rrp_intf.data[19] <> acl_ic_agent_rrp:rrp.rrp_intf.data[19]
rrp_intf.data[20] <> acl_ic_agent_rrp:rrp.rrp_intf.data[20]
rrp_intf.data[21] <> acl_ic_agent_rrp:rrp.rrp_intf.data[21]
rrp_intf.data[22] <> acl_ic_agent_rrp:rrp.rrp_intf.data[22]
rrp_intf.data[23] <> acl_ic_agent_rrp:rrp.rrp_intf.data[23]
rrp_intf.data[24] <> acl_ic_agent_rrp:rrp.rrp_intf.data[24]
rrp_intf.data[25] <> acl_ic_agent_rrp:rrp.rrp_intf.data[25]
rrp_intf.data[26] <> acl_ic_agent_rrp:rrp.rrp_intf.data[26]
rrp_intf.data[27] <> acl_ic_agent_rrp:rrp.rrp_intf.data[27]
rrp_intf.data[28] <> acl_ic_agent_rrp:rrp.rrp_intf.data[28]
rrp_intf.data[29] <> acl_ic_agent_rrp:rrp.rrp_intf.data[29]
rrp_intf.data[30] <> acl_ic_agent_rrp:rrp.rrp_intf.data[30]
rrp_intf.data[31] <> acl_ic_agent_rrp:rrp.rrp_intf.data[31]
rrp_intf.id[0] <> acl_ic_agent_rrp:rrp.rrp_intf.id[0]
rrp_intf.id[1] <> acl_ic_agent_rrp:rrp.rrp_intf.id[1]
rrp_intf.datavalid <> acl_ic_agent_rrp:rrp.rrp_intf.datavalid


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp
clock => clock.IN1
resetn => resetn.IN1
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_writeack => ~NO_FANOUT~
wrp_intf.id[0] <> wrp_intf.id[0]~reg0
wrp_intf.id[1] <> wrp_intf.id[1]~reg0
wrp_intf.ack <> wrp_intf.ack~reg0
stall <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp
clock => clock.IN2
resetn => resetn.IN1
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.write <> <UNC>
m_intf.req.request <> <UNC>
s_readdatavalid => agent_read_pipe.DATAB
s_readdata[0] => agent_read_pipe.data[0].DATAIN
s_readdata[1] => agent_read_pipe.data[1].DATAIN
s_readdata[2] => agent_read_pipe.data[2].DATAIN
s_readdata[3] => agent_read_pipe.data[3].DATAIN
s_readdata[4] => agent_read_pipe.data[4].DATAIN
s_readdata[5] => agent_read_pipe.data[5].DATAIN
s_readdata[6] => agent_read_pipe.data[6].DATAIN
s_readdata[7] => agent_read_pipe.data[7].DATAIN
s_readdata[8] => agent_read_pipe.data[8].DATAIN
s_readdata[9] => agent_read_pipe.data[9].DATAIN
s_readdata[10] => agent_read_pipe.data[10].DATAIN
s_readdata[11] => agent_read_pipe.data[11].DATAIN
s_readdata[12] => agent_read_pipe.data[12].DATAIN
s_readdata[13] => agent_read_pipe.data[13].DATAIN
s_readdata[14] => agent_read_pipe.data[14].DATAIN
s_readdata[15] => agent_read_pipe.data[15].DATAIN
s_readdata[16] => agent_read_pipe.data[16].DATAIN
s_readdata[17] => agent_read_pipe.data[17].DATAIN
s_readdata[18] => agent_read_pipe.data[18].DATAIN
s_readdata[19] => agent_read_pipe.data[19].DATAIN
s_readdata[20] => agent_read_pipe.data[20].DATAIN
s_readdata[21] => agent_read_pipe.data[21].DATAIN
s_readdata[22] => agent_read_pipe.data[22].DATAIN
s_readdata[23] => agent_read_pipe.data[23].DATAIN
s_readdata[24] => agent_read_pipe.data[24].DATAIN
s_readdata[25] => agent_read_pipe.data[25].DATAIN
s_readdata[26] => agent_read_pipe.data[26].DATAIN
s_readdata[27] => agent_read_pipe.data[27].DATAIN
s_readdata[28] => agent_read_pipe.data[28].DATAIN
s_readdata[29] => agent_read_pipe.data[29].DATAIN
s_readdata[30] => agent_read_pipe.data[30].DATAIN
s_readdata[31] => agent_read_pipe.data[31].DATAIN
rrp_intf.data[0] <> rrp_intf.data[0]
rrp_intf.data[1] <> rrp_intf.data[1]
rrp_intf.data[2] <> rrp_intf.data[2]
rrp_intf.data[3] <> rrp_intf.data[3]
rrp_intf.data[4] <> rrp_intf.data[4]
rrp_intf.data[5] <> rrp_intf.data[5]
rrp_intf.data[6] <> rrp_intf.data[6]
rrp_intf.data[7] <> rrp_intf.data[7]
rrp_intf.data[8] <> rrp_intf.data[8]
rrp_intf.data[9] <> rrp_intf.data[9]
rrp_intf.data[10] <> rrp_intf.data[10]
rrp_intf.data[11] <> rrp_intf.data[11]
rrp_intf.data[12] <> rrp_intf.data[12]
rrp_intf.data[13] <> rrp_intf.data[13]
rrp_intf.data[14] <> rrp_intf.data[14]
rrp_intf.data[15] <> rrp_intf.data[15]
rrp_intf.data[16] <> rrp_intf.data[16]
rrp_intf.data[17] <> rrp_intf.data[17]
rrp_intf.data[18] <> rrp_intf.data[18]
rrp_intf.data[19] <> rrp_intf.data[19]
rrp_intf.data[20] <> rrp_intf.data[20]
rrp_intf.data[21] <> rrp_intf.data[21]
rrp_intf.data[22] <> rrp_intf.data[22]
rrp_intf.data[23] <> rrp_intf.data[23]
rrp_intf.data[24] <> rrp_intf.data[24]
rrp_intf.data[25] <> rrp_intf.data[25]
rrp_intf.data[26] <> rrp_intf.data[26]
rrp_intf.data[27] <> rrp_intf.data[27]
rrp_intf.data[28] <> rrp_intf.data[28]
rrp_intf.data[29] <> rrp_intf.data[29]
rrp_intf.data[30] <> rrp_intf.data[30]
rrp_intf.data[31] <> rrp_intf.data[31]
rrp_intf.id[0] <> rrp_intf.id[0]
rrp_intf.id[1] <> rrp_intf.id[1]
rrp_intf.datavalid <> rrp_intf.datavalid
stall <= <GND>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[2].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[2].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[2].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[2].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[2].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[2].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[2].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[2].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[3].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[3].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[4].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[4].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.req.writedata[31]
out_intf.req.write <> out_intf.req.write
out_intf.req.read <> out_intf.req.read
out_intf.req.request <> out_intf.req.request
out_intf.req.enable <> out_intf.req.enable


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|gaussian_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_arb_data:staging_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw
clock => clock.IN1
resetn => resetn.IN1
avm_enable <= ic_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
avm_read <= ic_arb_read.DB_MAX_OUTPUT_PORT_TYPE
avm_write <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[0] <= ic_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[1] <= ic_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[2] <= ic_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[3] <= ic_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[4] <= ic_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[5] <= ic_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[6] <= ic_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[7] <= ic_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[8] <= ic_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[9] <= ic_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[10] <= ic_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[11] <= ic_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[12] <= ic_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[13] <= ic_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[14] <= ic_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[15] <= ic_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[16] <= ic_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[17] <= ic_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[18] <= ic_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[19] <= ic_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[20] <= ic_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[21] <= ic_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[22] <= ic_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[23] <= ic_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[24] <= ic_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[25] <= ic_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[26] <= ic_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[27] <= ic_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[28] <= ic_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[29] <= ic_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[30] <= ic_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[31] <= ic_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[0] <= ic_arb_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= ic_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[3] <= ic_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
avm_address[4] <= ic_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address[5] <= ic_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= ic_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= ic_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= ic_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= ic_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= ic_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= ic_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= ic_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= ic_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= ic_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= ic_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= ic_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= ic_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= ic_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= ic_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= ic_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= ic_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= ic_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= ic_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= ic_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= ic_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= ic_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= ic_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= ic_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= ic_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= ic_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= ic_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[0] <= ic_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[1] <= ic_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[2] <= ic_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[3] <= ic_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
avm_waitrequest => ~NO_FANOUT~
avm_readdatavalid => ~NO_FANOUT~
avm_readdata[0] => ic_rrp_data[0].DATAIN
avm_readdata[1] => ic_rrp_data[1].DATAIN
avm_readdata[2] => ic_rrp_data[2].DATAIN
avm_readdata[3] => ic_rrp_data[3].DATAIN
avm_readdata[4] => ic_rrp_data[4].DATAIN
avm_readdata[5] => ic_rrp_data[5].DATAIN
avm_readdata[6] => ic_rrp_data[6].DATAIN
avm_readdata[7] => ic_rrp_data[7].DATAIN
avm_readdata[8] => ic_rrp_data[8].DATAIN
avm_readdata[9] => ic_rrp_data[9].DATAIN
avm_readdata[10] => ic_rrp_data[10].DATAIN
avm_readdata[11] => ic_rrp_data[11].DATAIN
avm_readdata[12] => ic_rrp_data[12].DATAIN
avm_readdata[13] => ic_rrp_data[13].DATAIN
avm_readdata[14] => ic_rrp_data[14].DATAIN
avm_readdata[15] => ic_rrp_data[15].DATAIN
avm_readdata[16] => ic_rrp_data[16].DATAIN
avm_readdata[17] => ic_rrp_data[17].DATAIN
avm_readdata[18] => ic_rrp_data[18].DATAIN
avm_readdata[19] => ic_rrp_data[19].DATAIN
avm_readdata[20] => ic_rrp_data[20].DATAIN
avm_readdata[21] => ic_rrp_data[21].DATAIN
avm_readdata[22] => ic_rrp_data[22].DATAIN
avm_readdata[23] => ic_rrp_data[23].DATAIN
avm_readdata[24] => ic_rrp_data[24].DATAIN
avm_readdata[25] => ic_rrp_data[25].DATAIN
avm_readdata[26] => ic_rrp_data[26].DATAIN
avm_readdata[27] => ic_rrp_data[27].DATAIN
avm_readdata[28] => ic_rrp_data[28].DATAIN
avm_readdata[29] => ic_rrp_data[29].DATAIN
avm_readdata[30] => ic_rrp_data[30].DATAIN
avm_readdata[31] => ic_rrp_data[31].DATAIN
avm_writeack => ~NO_FANOUT~
ic_arb_request => ~NO_FANOUT~
ic_arb_enable => avm_enable.DATAIN
ic_arb_read => readdatavalid_sr.DATAB
ic_arb_read => avm_read.DATAIN
ic_arb_write => avm_write.DATAIN
ic_arb_write => ic_wrp_ack.DATAIN
ic_arb_writedata[0] => avm_writedata[0].DATAIN
ic_arb_writedata[1] => avm_writedata[1].DATAIN
ic_arb_writedata[2] => avm_writedata[2].DATAIN
ic_arb_writedata[3] => avm_writedata[3].DATAIN
ic_arb_writedata[4] => avm_writedata[4].DATAIN
ic_arb_writedata[5] => avm_writedata[5].DATAIN
ic_arb_writedata[6] => avm_writedata[6].DATAIN
ic_arb_writedata[7] => avm_writedata[7].DATAIN
ic_arb_writedata[8] => avm_writedata[8].DATAIN
ic_arb_writedata[9] => avm_writedata[9].DATAIN
ic_arb_writedata[10] => avm_writedata[10].DATAIN
ic_arb_writedata[11] => avm_writedata[11].DATAIN
ic_arb_writedata[12] => avm_writedata[12].DATAIN
ic_arb_writedata[13] => avm_writedata[13].DATAIN
ic_arb_writedata[14] => avm_writedata[14].DATAIN
ic_arb_writedata[15] => avm_writedata[15].DATAIN
ic_arb_writedata[16] => avm_writedata[16].DATAIN
ic_arb_writedata[17] => avm_writedata[17].DATAIN
ic_arb_writedata[18] => avm_writedata[18].DATAIN
ic_arb_writedata[19] => avm_writedata[19].DATAIN
ic_arb_writedata[20] => avm_writedata[20].DATAIN
ic_arb_writedata[21] => avm_writedata[21].DATAIN
ic_arb_writedata[22] => avm_writedata[22].DATAIN
ic_arb_writedata[23] => avm_writedata[23].DATAIN
ic_arb_writedata[24] => avm_writedata[24].DATAIN
ic_arb_writedata[25] => avm_writedata[25].DATAIN
ic_arb_writedata[26] => avm_writedata[26].DATAIN
ic_arb_writedata[27] => avm_writedata[27].DATAIN
ic_arb_writedata[28] => avm_writedata[28].DATAIN
ic_arb_writedata[29] => avm_writedata[29].DATAIN
ic_arb_writedata[30] => avm_writedata[30].DATAIN
ic_arb_writedata[31] => avm_writedata[31].DATAIN
ic_arb_burstcount[0] => avm_burstcount[0].DATAIN
ic_arb_address[0] => avm_address[2].DATAIN
ic_arb_address[1] => avm_address[3].DATAIN
ic_arb_address[2] => avm_address[4].DATAIN
ic_arb_address[3] => avm_address[5].DATAIN
ic_arb_address[4] => avm_address[6].DATAIN
ic_arb_address[5] => avm_address[7].DATAIN
ic_arb_address[6] => avm_address[8].DATAIN
ic_arb_address[7] => avm_address[9].DATAIN
ic_arb_address[8] => avm_address[10].DATAIN
ic_arb_address[9] => avm_address[11].DATAIN
ic_arb_address[10] => avm_address[12].DATAIN
ic_arb_address[11] => avm_address[13].DATAIN
ic_arb_address[12] => avm_address[14].DATAIN
ic_arb_address[13] => avm_address[15].DATAIN
ic_arb_address[14] => avm_address[16].DATAIN
ic_arb_address[15] => avm_address[17].DATAIN
ic_arb_address[16] => avm_address[18].DATAIN
ic_arb_address[17] => avm_address[19].DATAIN
ic_arb_address[18] => avm_address[20].DATAIN
ic_arb_address[19] => avm_address[21].DATAIN
ic_arb_address[20] => avm_address[22].DATAIN
ic_arb_address[21] => avm_address[23].DATAIN
ic_arb_address[22] => avm_address[24].DATAIN
ic_arb_address[23] => avm_address[25].DATAIN
ic_arb_address[24] => avm_address[26].DATAIN
ic_arb_address[25] => avm_address[27].DATAIN
ic_arb_address[26] => avm_address[28].DATAIN
ic_arb_address[27] => avm_address[29].DATAIN
ic_arb_address[28] => avm_address[30].DATAIN
ic_arb_address[29] => avm_address[31].DATAIN
ic_arb_byteenable[0] => avm_byteenable[0].DATAIN
ic_arb_byteenable[1] => avm_byteenable[1].DATAIN
ic_arb_byteenable[2] => avm_byteenable[2].DATAIN
ic_arb_byteenable[3] => avm_byteenable[3].DATAIN
ic_arb_id[0] => ~NO_FANOUT~
ic_arb_id[1] => ~NO_FANOUT~
ic_arb_stall <= <GND>
ic_wrp_ack <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_datavalid <= readdatavalid_sr[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[0] <= avm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[1] <= avm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[2] <= avm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[3] <= avm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[4] <= avm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[5] <= avm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[6] <= avm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[7] <= avm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[8] <= avm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[9] <= avm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[10] <= avm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[11] <= avm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[12] <= avm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[13] <= avm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[14] <= avm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[15] <= avm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[16] <= avm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[17] <= avm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[18] <= avm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[19] <= avm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[20] <= avm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[21] <= avm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[22] <= avm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[23] <= avm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[24] <= avm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[25] <= avm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[26] <= avm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[27] <= avm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[28] <= avm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[29] <= avm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[30] <= avm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[31] <= avm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|gaussian:gaussian_inst|gaussian_internal:gaussian_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


