<root><simulation><result_generated_time />2023-05-17 20:28:44<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1638400<total_data_size_element />{'W': 65536, 'I': 12800, 'O': 3200}<total_data_reuse />{'W': 25, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 30, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [960, 1, 1], 'O': [960, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 30)], [('OX', 32)]], [], [], []]<I />[[], [[('OY', 30)], [('OX', 32)]], [], []]<O />[[], [[('OY', 30)], [('OX', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 5, 'OX': 5, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 16)], [('C', 32), ('K', 4), ('C', 4), ('C', 4), ('K', 2)], []]<I />[[('K', 16), ('C', 32), ('K', 4)], [('C', 4), ('C', 4), ('K', 2)], []]<O />[[('K', 16), ('C', 32), ('K', 4), ('C', 4), ('C', 4)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 1, 1], 'I': [1.0, 64.0, 2.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 524288, 524288], 'I': [256, 102400, 102400], 'O': [512, 25600, 25600], 'O_partial': [512, 0, 0], 'O_final': [0, 25600, 25600]}<actual_mem_utilization_individual />{'W': [0.25, 0.02, 0.0], 'I': [0.5, 0.16, 0.0], 'O': [1.0, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.22, 0.0], 'I': [0.5, 0.22, 0.0], 'O': [1.0, 0.22, 0.0]}<effective_mem_size_bit />{'W': [8, 16384, 524288], 'I': [256, 102400, 102400], 'O': [512, 12800, 25600], 'O_partial': [512, 0, 0], 'O_final': [0, 12800, 25600]}<total_unit_count />{'W': [960, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<duplicate_unit_count />{'W': [960.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[65536, 65536], [65536, 65536], [65536, 0]]<I />[[102400, 25600], [983040, 12800], [12800, 0]]<O />[[(1635200, 1638400), (3200, 0)], [(0, 122880), (3200, 0)], [(0, 3200), (0, 0)]]<O_partial />[[(1635200, 1638400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (3200, 0)], [(0, 122880), (3200, 0)], [(0, 3200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8192, 8192], [1365, 1365], [256, 0]]<I />[[12800, 3200], [20480, 267], [50, 0]]<O />[[(204400, 204800), (400, 0)], [(0, 2560), (67, 0)], [(0, 12), (0, 0)]]<O_partial />[([204400, 204800], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [400, 0]), ([0, 2560], [67, 0]), ([0, 12], [0, 0])]</mem_access_count_word><mac_count><active />1638400<idle />61276160</mac_count></basic_info><energy><total_energy />6647951.5<mem_energy_breakdown><W />[5.7, 202.9, 341.0]<I />[5.5, 1635.7, 66.6]<O />[143.5, 183.6, 16.6]</mem_energy_breakdown><MAC_energy><active_MAC />3581542.4<idle_MAC />3063808.0<total />6645350.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0221<utilization_without_data_loading />0.026<utilization_spatial />0.026<utilization_temporal_with_data_loading />0.8495<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />77144<latency_cycle_without_data_loading />65536<ideal_computing_cycle />65536<data_loading><load_cycle_total />11608<load_cycle_individual />{'W': [2, 1366, 0], 'I': [640, 10240, 0]}<load_cycle_combined />{'W': 1366, 'I': 10240}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-65535], [-57330, -65520], [-65536, -65536]], 'I': [[-65535], [-63364, -43648], [-65536, -65536]], 'O': [[-65536], [-4080, -1536], [-62976, -65056]]}<mem_stall_cycle_shared />{'W': [[-65535], [-57330, 0], [0, 0]], 'I': [[-65535], [-63364, 0], [0, 0]], 'O': [[-65536], [-4080, -1536], [-62976, -65056]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 524288, 524288], 'I': [256, 102400, 102400], 'O': [512, 25600, 25600], 'O_partial': [512, 0, 0], 'O_final': [0, 25600, 25600]}<data_size_each_level_total />{'W': [128, 524288, 524288], 'I': [245760, 102400, 102400], 'O': [491520, 25600, 25600]}<loop_cycles_each_level />{'W': [16, 65536, 65536], 'I': [2048, 65536, 65536], 'O': [32768, 65536, 65536]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 2, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [120.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 0.0], [15.0, 15.0], [15.0, 15.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.5], [480.0, 120.0], [120.0, 60.0]], 'O': [[8.0, 0.2], [240.0, 15.0], [15.0, 15.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.1], [120.0, 60.0], [60.0, 0]], 'O': [[8.0, 0.2], [240.0, 15.0], [15.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [143.0, 308.0], [68.0, 15.0]], 'I': [[8.0, 0.1], [143.0, 308.0], [68.0, 15.0]], 'O': [[8.0, 0.2], [143.0, 308.0], [68.0, 15.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 65536], [16, 16, 4096], [65536, 65536, 1]], 'I': [[1, 1, 65536], [2048, 2048, 32], [65536, 65536, 1]], 'O': [[1, 1, 65536], [2048, 32768, 2], [65536, 65536, 1]]}<trans_time_real />{'W': [[0, 1, 65536], [[2, 16, 4096], [0, 16, 4096]], [[1365, 65536, 1], [256, 65536, 1]]], 'I': [[0, 1, 65536], [[4, 2048, 32], [640, 2048, 32]], [[10240, 65536, 1], [1920, 65536, 1]]], 'O': [[0, 1, 65536], [[8, 32768, 2], [1280, 32768, 2]], [[2560, 65536, 1], [480, 65536, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -16], [-64171, -65280]], 'I': [[-1], [-2044, -1408], [-55296, -63616]], 'O': [[-1], [-2040, -768], [-62976, -65056]]}<single_stall_count />{'W': [65535, 4095, 0], 'I': [65535, 31, 0], 'O': [65536, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2560, 0]}, 1: {'W': [8190, 0], 'I': [19840, 0], 'O': [2560, 2560]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-65536, -65536], [-62976, -65536]], 1: [[-37506, -65536], [-62976, -62976]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />164.7<mem_area />114.9<mem_area_percentage />69.7 %</area></results><elapsed_time_second />0</simulation></root>