library verilog;
use verilog.vl_types.all;
entity ps2_mouse_gate2 is
    port(
        \in\            : in     vl_logic;
        ps2_data_hiz    : in     vl_logic;
        out_data        : inout  vl_logic
    );
end ps2_mouse_gate2;
