#include <stdint.h>
#include <stdbool.h>

#include "hwinfo.h"
#include "printf.h"
#include "regops.h"
#include "subsys.h"
#include "sleep.h"

#include "reset.h"

#define APU__PWRCTL 0x90
#define APU__PWRCTL__CPUxPWRDWNREQ 0xff
#define APU__PWRCTL__CPU0PWRDWNREQ 0x01

#define CRF__RST_FPD_APU 0x104
#define CRF__RST_FPD_APU__ACPUx_RESET    0xff
#define CRF__RST_FPD_APU__ACPU0_RESET    0x01
#define CRF__RST_FPD_APU__GIC_RESET   0x40000

#define CRL__RST_LPD_TOP 0x23c
#define CRL__RST_LPD_TOP__RPU_R5x_RESET         0x3
#define CRL__RST_LPD_TOP__RPU_R51_RESET         0x2
#define CRL__RST_LPD_TOP__RPU_R50_RESET         0x1
#define CRL__RST_LPD_TOP__GIC_RESET      0x01000000

#define RPU_CTRL__BASE	0x0
#define RPU_CTRL__BASE_SPLIT 0x8

#define RPU_CTRL__RPU_0_CFG  0x100
#define RPU_CTRL__RPU_0_CFG__NCPUHALT 0x1

#define RPU_CTRL__RPU_1_CFG  0x200
#define RPU_CTRL__RPU_1_CFG__NCPUHALT 0x1

int reset_assert(subsys_t subsys)
{
    switch (subsys) {
        case SUBSYS_RTPS_SPLIT_0:
            printf("RESET: assert: RTPS_SPLIT: halt CPU0-1\r\n");
            REGB_SET32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__RPU_R50_RESET |
                                               CRL__RST_LPD_TOP__GIC_RESET);
            REGB_CLEAR32(RPU_CTRL, RPU_CTRL__RPU_0_CFG, RPU_CTRL__RPU_0_CFG__NCPUHALT);
            break;
        case SUBSYS_RTPS_SPLIT_1:
            printf("RESET: assert: RTPS_SPLIT: halt CPU0-1\r\n");
            REGB_SET32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__RPU_R51_RESET |
                                               CRL__RST_LPD_TOP__GIC_RESET);
            REGB_CLEAR32(RPU_CTRL, RPU_CTRL__RPU_1_CFG, RPU_CTRL__RPU_1_CFG__NCPUHALT);
            break;
        case SUBSYS_RTPS:
            printf("RESET: assert: RTPS_LOCKSTEP: halt CPU0\r\n");
            REGB_SET32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__RPU_R50_RESET |
                                               CRL__RST_LPD_TOP__GIC_RESET);
            REGB_CLEAR32(RPU_CTRL, RPU_CTRL__RPU_0_CFG, RPU_CTRL__RPU_0_CFG__NCPUHALT);
            break;
        case SUBSYS_HPPS:
            printf("RESET: assert: HPPS: halt CPU0-7\r\n");
            REGB_SET32(CRF, CRF__RST_FPD_APU, CRF__RST_FPD_APU__ACPUx_RESET |
                                              CRF__RST_FPD_APU__GIC_RESET);
            REGB_SET32(APU, APU__PWRCTL, APU__PWRCTL__CPUxPWRDWNREQ);
            break;
        default:
            printf("RESET: ERROR: unknown subsystem %x\r\n", subsys);
            return 1;
     };
    return 0;
}

int reset_release(subsys_t subsys)
{
    switch (subsys) {
        case SUBSYS_RTPS_SPLIT_0:
            printf("RESET: release: RTPS_SPLIT: release CPU0 and CPU1\r\n");
            REGB_SET32(RPU_CTRL, RPU_CTRL__BASE, RPU_CTRL__BASE_SPLIT);
            REGB_SET32(RPU_CTRL, RPU_CTRL__RPU_0_CFG, RPU_CTRL__RPU_0_CFG__NCPUHALT);
            REGB_CLEAR32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__RPU_R50_RESET);
            mdelay(1); // wait for GIC at least 5 cycles (GIC-500 TRM Table A-1)
            REGB_CLEAR32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__GIC_RESET);
            break;
        case SUBSYS_RTPS_SPLIT_1:
            printf("RESET: release: RTPS_SPLIT: release CPU0 and CPU1\r\n");
            REGB_SET32(RPU_CTRL, RPU_CTRL__BASE, RPU_CTRL__BASE_SPLIT);
            REGB_SET32(RPU_CTRL, RPU_CTRL__RPU_1_CFG, RPU_CTRL__RPU_1_CFG__NCPUHALT);
            REGB_CLEAR32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__RPU_R51_RESET);
            mdelay(1); // wait for GIC at least 5 cycles (GIC-500 TRM Table A-1)
            REGB_CLEAR32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__GIC_RESET);
            break;
        case SUBSYS_RTPS:
            printf("RESET: release: RTPS_LOCKSTEP: release CPU0\r\n");
            REGB_SET32(RPU_CTRL, RPU_CTRL__RPU_0_CFG, RPU_CTRL__RPU_0_CFG__NCPUHALT);
            REGB_CLEAR32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__RPU_R50_RESET);
            mdelay(1); // wait for GIC at least 5 cycles (GIC-500 TRM Table A-1)
            REGB_CLEAR32(CRL, CRL__RST_LPD_TOP, CRL__RST_LPD_TOP__GIC_RESET);
            break;
        case SUBSYS_HPPS:
            printf("RESET: release: HPPS: release CPU0\r\n");
            REGB_CLEAR32(APU, APU__PWRCTL, APU__PWRCTL__CPU0PWRDWNREQ);
            REGB_CLEAR32(CRF, CRF__RST_FPD_APU, CRF__RST_FPD_APU__GIC_RESET);
            mdelay(1); // wait for GIC at least 5 cycles (GIC-500 TRM Table A-1)
            REGB_CLEAR32(CRF, CRF__RST_FPD_APU, CRF__RST_FPD_APU__ACPU0_RESET);
            break;
        default:
            printf("RESET: ERROR: unknown subsystem %x\r\n", subsys);
            return 1;
     };
    return 0;
}
