// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "11/10/2021 18:34:25"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    EX_3_1
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module EX_3_1_vlg_sample_tst(
	CLOCK,
	G_IN,
	G_MEM,
	G_OUT,
	INPUT,
	wen_LA,
	wen_MEM,
	sampler_tx
);
input  CLOCK;
input  G_IN;
input  G_MEM;
input  G_OUT;
input [7:0] INPUT;
input  wen_LA;
input  wen_MEM;
output sampler_tx;

reg sample;
time current_time;
always @(CLOCK or G_IN or G_MEM or G_OUT or INPUT or wen_LA or wen_MEM)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module EX_3_1_vlg_check_tst (
	A,
	BUS,
	RESULT,
	sampler_rx
);
input [7:0] A;
input [7:0] BUS;
input [7:0] RESULT;
input sampler_rx;

reg [7:0] A_expected;
reg [7:0] BUS_expected;
reg [7:0] RESULT_expected;

reg [7:0] A_prev;
reg [7:0] BUS_prev;
reg [7:0] RESULT_prev;

reg [7:0] RESULT_expected_prev;

reg [7:0] last_RESULT_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:3] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 3'b1;
end

// update real /o prevs

always @(trigger)
begin
	A_prev = A;
	BUS_prev = BUS;
	RESULT_prev = RESULT;
end

// update expected /o prevs

always @(trigger)
begin
	RESULT_expected_prev = RESULT_expected;
end


// expected RESULT[ 7 ]
initial
begin
	RESULT_expected[7] = 1'bX;
end 
// expected RESULT[ 6 ]
initial
begin
	RESULT_expected[6] = 1'bX;
end 
// expected RESULT[ 5 ]
initial
begin
	RESULT_expected[5] = 1'bX;
end 
// expected RESULT[ 4 ]
initial
begin
	RESULT_expected[4] = 1'bX;
end 
// expected RESULT[ 3 ]
initial
begin
	RESULT_expected[3] = 1'bX;
end 
// expected RESULT[ 2 ]
initial
begin
	RESULT_expected[2] = 1'bX;
end 
// expected RESULT[ 1 ]
initial
begin
	RESULT_expected[1] = 1'bX;
end 
// expected RESULT[ 0 ]
initial
begin
	RESULT_expected[0] = 1'bX;
end 
// generate trigger
always @(A_expected or A or BUS_expected or BUS or RESULT_expected or RESULT)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected A = %b | expected BUS = %b | expected RESULT = %b | ",A_expected_prev,BUS_expected_prev,RESULT_expected_prev);
	$display("| real A = %b | real BUS = %b | real RESULT = %b | ",A_prev,BUS_prev,RESULT_prev);
`endif
	if (
		( RESULT_expected_prev[0] !== 1'bx ) && ( RESULT_prev[0] !== RESULT_expected_prev[0] )
		&& ((RESULT_expected_prev[0] !== last_RESULT_exp[0]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[0] = RESULT_expected_prev[0];
	end
	if (
		( RESULT_expected_prev[1] !== 1'bx ) && ( RESULT_prev[1] !== RESULT_expected_prev[1] )
		&& ((RESULT_expected_prev[1] !== last_RESULT_exp[1]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[1] = RESULT_expected_prev[1];
	end
	if (
		( RESULT_expected_prev[2] !== 1'bx ) && ( RESULT_prev[2] !== RESULT_expected_prev[2] )
		&& ((RESULT_expected_prev[2] !== last_RESULT_exp[2]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[2] = RESULT_expected_prev[2];
	end
	if (
		( RESULT_expected_prev[3] !== 1'bx ) && ( RESULT_prev[3] !== RESULT_expected_prev[3] )
		&& ((RESULT_expected_prev[3] !== last_RESULT_exp[3]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[3] = RESULT_expected_prev[3];
	end
	if (
		( RESULT_expected_prev[4] !== 1'bx ) && ( RESULT_prev[4] !== RESULT_expected_prev[4] )
		&& ((RESULT_expected_prev[4] !== last_RESULT_exp[4]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[4] = RESULT_expected_prev[4];
	end
	if (
		( RESULT_expected_prev[5] !== 1'bx ) && ( RESULT_prev[5] !== RESULT_expected_prev[5] )
		&& ((RESULT_expected_prev[5] !== last_RESULT_exp[5]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[5] = RESULT_expected_prev[5];
	end
	if (
		( RESULT_expected_prev[6] !== 1'bx ) && ( RESULT_prev[6] !== RESULT_expected_prev[6] )
		&& ((RESULT_expected_prev[6] !== last_RESULT_exp[6]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[6] = RESULT_expected_prev[6];
	end
	if (
		( RESULT_expected_prev[7] !== 1'bx ) && ( RESULT_prev[7] !== RESULT_expected_prev[7] )
		&& ((RESULT_expected_prev[7] !== last_RESULT_exp[7]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port RESULT[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", RESULT_expected_prev);
		$display ("     Real value = %b", RESULT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_RESULT_exp[7] = RESULT_expected_prev[7];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module EX_3_1_vlg_vec_tst();
// constants                                           
// general purpose registers
reg CLOCK;
reg G_IN;
reg G_MEM;
reg G_OUT;
reg [7:0] INPUT;
reg wen_LA;
reg wen_MEM;
// wires                                               
wire [7:0] A;
wire [7:0] BUS;
wire [7:0] RESULT;

wire sampler;                             

// assign statements (if any)                          
EX_3_1 i1 (
// port map - connection between master ports and signals/registers   
	.A(A),
	.BUS(BUS),
	.CLOCK(CLOCK),
	.G_IN(G_IN),
	.G_MEM(G_MEM),
	.G_OUT(G_OUT),
	.\INPUT (INPUT),
	.RESULT(RESULT),
	.wen_LA(wen_LA),
	.wen_MEM(wen_MEM)
);

// CLOCK
always
begin
	CLOCK = 1'b0;
	CLOCK = #5000 1'b1;
	#5000;
end 

// G_IN
initial
begin
	G_IN = 1'b1;
	G_IN = #80000 1'b0;
	G_IN = #240000 1'b1;
	G_IN = #240000 1'b0;
end 

// G_MEM
initial
begin
	G_MEM = 1'b0;
	G_MEM = #80000 1'b1;
	G_MEM = #160000 1'b0;
	G_MEM = #400000 1'b1;
	G_MEM = #80000 1'b0;
end 

// G_OUT
initial
begin
	G_OUT = 1'b0;
	G_OUT = #160000 1'b1;
	G_OUT = #80000 1'b0;
	G_OUT = #400000 1'b1;
	G_OUT = #80000 1'b0;
end 

// wen_LA
initial
begin
	wen_LA = 1'b1;
	wen_LA = #80000 1'b0;
	wen_LA = #240000 1'b1;
	wen_LA = #80000 1'b0;
	wen_LA = #80000 1'b1;
	wen_LA = #160000 1'b0;
end 

// wen_MEM
initial
begin
	wen_MEM = 1'b0;
	wen_MEM = #400000 1'b1;
	wen_MEM = #80000 1'b0;
end 
// \INPUT [ 7 ]
initial
begin
	INPUT[7] = 1'b0;
	INPUT[7] = #400000 1'b1;
	INPUT[7] = #80000 1'b0;
end 
// \INPUT [ 6 ]
initial
begin
	INPUT[6] = 1'b0;
	INPUT[6] = #320000 1'b1;
	INPUT[6] = #80000 1'b0;
	INPUT[6] = #160000 1'b1;
	INPUT[6] = #80000 1'b0;
end 
// \INPUT [ 5 ]
initial
begin
	INPUT[5] = 1'b0;
	INPUT[5] = #400000 1'b1;
	INPUT[5] = #80000 1'b0;
end 
// \INPUT [ 4 ]
initial
begin
	INPUT[4] = 1'b0;
end 
// \INPUT [ 3 ]
initial
begin
	INPUT[3] = 1'b1;
	INPUT[3] = #80000 1'b0;
	INPUT[3] = #320000 1'b1;
	INPUT[3] = #80000 1'b0;
end 
// \INPUT [ 2 ]
initial
begin
	INPUT[2] = 1'b0;
end 
// \INPUT [ 1 ]
initial
begin
	INPUT[1] = 1'b1;
	INPUT[1] = #80000 1'b0;
	INPUT[1] = #320000 1'b1;
	INPUT[1] = #80000 1'b0;
end 
// \INPUT [ 0 ]
initial
begin
	INPUT[0] = 1'b0;
	INPUT[0] = #320000 1'b1;
	INPUT[0] = #80000 1'b0;
	INPUT[0] = #160000 1'b1;
	INPUT[0] = #80000 1'b0;
end 

EX_3_1_vlg_sample_tst tb_sample (
	.CLOCK(CLOCK),
	.G_IN(G_IN),
	.G_MEM(G_MEM),
	.G_OUT(G_OUT),
	.INPUT(INPUT),
	.wen_LA(wen_LA),
	.wen_MEM(wen_MEM),
	.sampler_tx(sampler)
);

EX_3_1_vlg_check_tst tb_out(
	.A(A),
	.BUS(BUS),
	.RESULT(RESULT),
	.sampler_rx(sampler)
);
endmodule

