--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5294989 paths analyzed, 13296 endpoints analyzed, 1251 failing endpoints
 1251 timing errors detected. (1251 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.079ns.
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/Maddsub_n2854 (DSP48_X1Y13.A11), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/ix_reg/r_q_0_4 (FF)
  Destination:          fb_less_2d_gpu_i/Maddsub_n2854 (DSP)
  Requirement:          8.888ns
  Data Path Delay:      10.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/ix_reg/r_q_0_4 to fb_less_2d_gpu_i/Maddsub_n2854
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.DQ      Tcko                  0.476   fb_less_2d_gpu_i/ix_reg/r_q_0_4
                                                       fb_less_2d_gpu_i/ix_reg/r_q_0_4
    SLICE_X45Y47.A5      net (fanout=18)       1.214   fb_less_2d_gpu_i/ix_reg/r_q_0_4
    SLICE_X45Y47.A       Tilo                  0.259   fb_less_2d_gpu_i/mux36_7
                                                       fb_less_2d_gpu_i/GND_8_o_GND_8_o_sub_119_OUT<1>1_2
    SLICE_X38Y51.A6      net (fanout=11)       1.062   fb_less_2d_gpu_i/GND_8_o_GND_8_o_sub_119_OUT<1>11
    SLICE_X38Y51.A       Tilo                  0.254   fb_less_2d_gpu_i/weight_r_6<11>
                                                       fb_less_2d_gpu_i/mux26_7
    SLICE_X46Y50.D3      net (fanout=1)        0.944   fb_less_2d_gpu_i/mux26_7
    SLICE_X46Y50.CMUX    Topdc                 0.402   fb_less_2d_gpu_i/mux26_92
                                                       fb_less_2d_gpu_i/mux26_2_f7_F
                                                       fb_less_2d_gpu_i/mux26_2_f7
    DSP48_X1Y13.A11      net (fanout=1)        1.160   fb_less_2d_gpu_i/GND_8_o_weight_r[31][15]_wide_mux_172_OUT<11>
    DSP48_X1Y13.CLK      Tdspdck_A_PREG        5.054   fb_less_2d_gpu_i/Maddsub_n2854
                                                       fb_less_2d_gpu_i/Maddsub_n2854
    -------------------------------------------------  ---------------------------
    Total                                     10.825ns (6.445ns logic, 4.380ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/ix_reg/r_q_1_1 (FF)
  Destination:          fb_less_2d_gpu_i/Maddsub_n2854 (DSP)
  Requirement:          8.888ns
  Data Path Delay:      10.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/ix_reg/r_q_1_1 to fb_less_2d_gpu_i/Maddsub_n2854
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y60.AMUX    Tshcko                0.518   fb_less_2d_gpu_i/x_r_9<7>
                                                       fb_less_2d_gpu_i/ix_reg/r_q_1_1
    SLICE_X52Y49.A6      net (fanout=16)       1.660   fb_less_2d_gpu_i/ix_reg/r_q_1_1
    SLICE_X52Y49.A       Tilo                  0.254   fb_less_2d_gpu_i/weight_r_23<7>
                                                       fb_less_2d_gpu_i/GND_8_o_GND_8_o_sub_119_OUT<1>1_10
    SLICE_X54Y49.A5      net (fanout=9)        0.443   fb_less_2d_gpu_i/GND_8_o_GND_8_o_sub_119_OUT<1>1_3
    SLICE_X54Y49.A       Tilo                  0.235   fb_less_2d_gpu_i/weight_r_22<7>
                                                       fb_less_2d_gpu_i/mux26_8
    SLICE_X46Y50.C5      net (fanout=1)        0.972   fb_less_2d_gpu_i/mux26_8
    SLICE_X46Y50.CMUX    Tilo                  0.403   fb_less_2d_gpu_i/mux26_92
                                                       fb_less_2d_gpu_i/mux26_2_f7_G
                                                       fb_less_2d_gpu_i/mux26_2_f7
    DSP48_X1Y13.A11      net (fanout=1)        1.160   fb_less_2d_gpu_i/GND_8_o_weight_r[31][15]_wide_mux_172_OUT<11>
    DSP48_X1Y13.CLK      Tdspdck_A_PREG        5.054   fb_less_2d_gpu_i/Maddsub_n2854
                                                       fb_less_2d_gpu_i/Maddsub_n2854
    -------------------------------------------------  ---------------------------
    Total                                     10.699ns (6.464ns logic, 4.235ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/ix_reg/r_q_0_1 (FF)
  Destination:          fb_less_2d_gpu_i/Maddsub_n2854 (DSP)
  Requirement:          8.888ns
  Data Path Delay:      10.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/ix_reg/r_q_0_1 to fb_less_2d_gpu_i/Maddsub_n2854
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.AQ      Tcko                  0.525   fb_less_2d_gpu_i/x_r_8<7>
                                                       fb_less_2d_gpu_i/ix_reg/r_q_0_1
    SLICE_X52Y49.A5      net (fanout=17)       1.523   fb_less_2d_gpu_i/ix_reg/r_q_0_1
    SLICE_X52Y49.A       Tilo                  0.254   fb_less_2d_gpu_i/weight_r_23<7>
                                                       fb_less_2d_gpu_i/GND_8_o_GND_8_o_sub_119_OUT<1>1_10
    SLICE_X54Y49.A5      net (fanout=9)        0.443   fb_less_2d_gpu_i/GND_8_o_GND_8_o_sub_119_OUT<1>1_3
    SLICE_X54Y49.A       Tilo                  0.235   fb_less_2d_gpu_i/weight_r_22<7>
                                                       fb_less_2d_gpu_i/mux26_8
    SLICE_X46Y50.C5      net (fanout=1)        0.972   fb_less_2d_gpu_i/mux26_8
    SLICE_X46Y50.CMUX    Tilo                  0.403   fb_less_2d_gpu_i/mux26_92
                                                       fb_less_2d_gpu_i/mux26_2_f7_G
                                                       fb_less_2d_gpu_i/mux26_2_f7
    DSP48_X1Y13.A11      net (fanout=1)        1.160   fb_less_2d_gpu_i/GND_8_o_weight_r[31][15]_wide_mux_172_OUT<11>
    DSP48_X1Y13.CLK      Tdspdck_A_PREG        5.054   fb_less_2d_gpu_i/Maddsub_n2854
                                                       fb_less_2d_gpu_i/Maddsub_n2854
    -------------------------------------------------  ---------------------------
    Total                                     10.569ns (6.471ns logic, 4.098ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/acc_r_s_1_3 (SLICE_X49Y82.CE), 3687 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/x_r_2_9 (FF)
  Destination:          fb_less_2d_gpu_i/acc_r_s_1_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.685ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/x_r_2_9 to fb_less_2d_gpu_i/acc_r_s_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.CMUX    Tshcko                0.535   fb_less_2d_gpu_i/x_r_0<8>
                                                       fb_less_2d_gpu_i/x_r_2_9
    SLICE_X41Y61.A2      net (fanout=4)        1.209   fb_less_2d_gpu_i/x_r_2<9>
    SLICE_X41Y61.A       Tilo                  0.259   fb_less_2d_gpu_i/x_r_18<8>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_847
    SLICE_X40Y61.D2      net (fanout=2)        1.008   fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_119_OUT_847
    SLICE_X40Y61.CMUX    Topdc                 0.402   fb_less_2d_gpu_i/x_r_3<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_415
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_2_f7_14
    SLICE_X46Y60.A4      net (fanout=2)        1.102   fb_less_2d_gpu_i/GND_8_o_x_r[31][15]_wide_mux_305_OUT<9>
    SLICE_X46Y60.DMUX    Topad                 0.671   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_lutdi4
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<7>
    SLICE_X41Y70.A5      net (fanout=1)        1.344   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
    SLICE_X41Y70.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_24<7>
                                                       fb_less_2d_gpu_i/_n3730_inv3_cy
    SLICE_X43Y77.D5      net (fanout=14)       1.091   fb_less_2d_gpu_i/_n3730_inv3
    SLICE_X43Y77.DMUX    Tilo                  0.337   fb_less_2d_gpu_i/acc_r_s_18<2>
                                                       fb_less_2d_gpu_i/_n3730_inv41
    SLICE_X49Y82.A5      net (fanout=7)        0.997   fb_less_2d_gpu_i/_n3730_inv4
    SLICE_X49Y82.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/_n3768_inv1
    SLICE_X49Y82.CE      net (fanout=6)        0.822   fb_less_2d_gpu_i/_n3768_inv
    SLICE_X49Y82.CLK     Tceck                 0.390   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/acc_r_s_1_3
    -------------------------------------------------  ---------------------------
    Total                                     10.685ns (3.112ns logic, 7.573ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/x_r_2_9 (FF)
  Destination:          fb_less_2d_gpu_i/acc_r_s_1_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.662ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/x_r_2_9 to fb_less_2d_gpu_i/acc_r_s_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.CMUX    Tshcko                0.535   fb_less_2d_gpu_i/x_r_0<8>
                                                       fb_less_2d_gpu_i/x_r_2_9
    SLICE_X41Y61.A2      net (fanout=4)        1.209   fb_less_2d_gpu_i/x_r_2<9>
    SLICE_X41Y61.A       Tilo                  0.259   fb_less_2d_gpu_i/x_r_18<8>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_847
    SLICE_X40Y61.D2      net (fanout=2)        1.008   fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_119_OUT_847
    SLICE_X40Y61.CMUX    Topdc                 0.402   fb_less_2d_gpu_i/x_r_3<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_415
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_2_f7_14
    SLICE_X46Y60.A4      net (fanout=2)        1.102   fb_less_2d_gpu_i/GND_8_o_x_r[31][15]_wide_mux_305_OUT<9>
    SLICE_X46Y60.DMUX    Topad                 0.648   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_lut<4>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<7>
    SLICE_X41Y70.A5      net (fanout=1)        1.344   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
    SLICE_X41Y70.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_24<7>
                                                       fb_less_2d_gpu_i/_n3730_inv3_cy
    SLICE_X43Y77.D5      net (fanout=14)       1.091   fb_less_2d_gpu_i/_n3730_inv3
    SLICE_X43Y77.DMUX    Tilo                  0.337   fb_less_2d_gpu_i/acc_r_s_18<2>
                                                       fb_less_2d_gpu_i/_n3730_inv41
    SLICE_X49Y82.A5      net (fanout=7)        0.997   fb_less_2d_gpu_i/_n3730_inv4
    SLICE_X49Y82.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/_n3768_inv1
    SLICE_X49Y82.CE      net (fanout=6)        0.822   fb_less_2d_gpu_i/_n3768_inv
    SLICE_X49Y82.CLK     Tceck                 0.390   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/acc_r_s_1_3
    -------------------------------------------------  ---------------------------
    Total                                     10.662ns (3.089ns logic, 7.573ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/x_r_15_5 (FF)
  Destination:          fb_less_2d_gpu_i/acc_r_s_1_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.639ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.683 - 0.735)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/x_r_15_5 to fb_less_2d_gpu_i/acc_r_s_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.BQ      Tcko                  0.430   fb_less_2d_gpu_i/ix_reg/r_q_0_11
                                                       fb_less_2d_gpu_i/x_r_15_5
    SLICE_X43Y57.A1      net (fanout=4)        1.005   fb_less_2d_gpu_i/x_r_15<5>
    SLICE_X43Y57.A       Tilo                  0.259   fb_less_2d_gpu_i/x_r_28<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_1011
    SLICE_X42Y62.D2      net (fanout=2)        1.553   fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_119_OUT_1011
    SLICE_X42Y62.CMUX    Topdc                 0.402   fb_less_2d_gpu_i/x_r_27<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_411
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_2_f7_10
    SLICE_X46Y59.C3      net (fanout=2)        0.873   fb_less_2d_gpu_i/GND_8_o_x_r[31][15]_wide_mux_305_OUT<5>
    SLICE_X46Y59.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<3>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_lutdi2
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<3>
    SLICE_X46Y60.DMUX    Tcind                 0.267   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<7>
    SLICE_X41Y70.A5      net (fanout=1)        1.344   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
    SLICE_X41Y70.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_24<7>
                                                       fb_less_2d_gpu_i/_n3730_inv3_cy
    SLICE_X43Y77.D5      net (fanout=14)       1.091   fb_less_2d_gpu_i/_n3730_inv3
    SLICE_X43Y77.DMUX    Tilo                  0.337   fb_less_2d_gpu_i/acc_r_s_18<2>
                                                       fb_less_2d_gpu_i/_n3730_inv41
    SLICE_X49Y82.A5      net (fanout=7)        0.997   fb_less_2d_gpu_i/_n3730_inv4
    SLICE_X49Y82.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/_n3768_inv1
    SLICE_X49Y82.CE      net (fanout=6)        0.822   fb_less_2d_gpu_i/_n3768_inv
    SLICE_X49Y82.CLK     Tceck                 0.390   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/acc_r_s_1_3
    -------------------------------------------------  ---------------------------
    Total                                     10.639ns (2.951ns logic, 7.688ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/acc_g_s_1_7 (SLICE_X49Y82.CE), 3687 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/x_r_2_9 (FF)
  Destination:          fb_less_2d_gpu_i/acc_g_s_1_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.677ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/x_r_2_9 to fb_less_2d_gpu_i/acc_g_s_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.CMUX    Tshcko                0.535   fb_less_2d_gpu_i/x_r_0<8>
                                                       fb_less_2d_gpu_i/x_r_2_9
    SLICE_X41Y61.A2      net (fanout=4)        1.209   fb_less_2d_gpu_i/x_r_2<9>
    SLICE_X41Y61.A       Tilo                  0.259   fb_less_2d_gpu_i/x_r_18<8>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_847
    SLICE_X40Y61.D2      net (fanout=2)        1.008   fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_119_OUT_847
    SLICE_X40Y61.CMUX    Topdc                 0.402   fb_less_2d_gpu_i/x_r_3<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_415
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_2_f7_14
    SLICE_X46Y60.A4      net (fanout=2)        1.102   fb_less_2d_gpu_i/GND_8_o_x_r[31][15]_wide_mux_305_OUT<9>
    SLICE_X46Y60.DMUX    Topad                 0.671   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_lutdi4
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<7>
    SLICE_X41Y70.A5      net (fanout=1)        1.344   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
    SLICE_X41Y70.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_24<7>
                                                       fb_less_2d_gpu_i/_n3730_inv3_cy
    SLICE_X43Y77.D5      net (fanout=14)       1.091   fb_less_2d_gpu_i/_n3730_inv3
    SLICE_X43Y77.DMUX    Tilo                  0.337   fb_less_2d_gpu_i/acc_r_s_18<2>
                                                       fb_less_2d_gpu_i/_n3730_inv41
    SLICE_X49Y82.A5      net (fanout=7)        0.997   fb_less_2d_gpu_i/_n3730_inv4
    SLICE_X49Y82.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/_n3768_inv1
    SLICE_X49Y82.CE      net (fanout=6)        0.822   fb_less_2d_gpu_i/_n3768_inv
    SLICE_X49Y82.CLK     Tceck                 0.382   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/acc_g_s_1_7
    -------------------------------------------------  ---------------------------
    Total                                     10.677ns (3.104ns logic, 7.573ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/x_r_2_9 (FF)
  Destination:          fb_less_2d_gpu_i/acc_g_s_1_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.654ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/x_r_2_9 to fb_less_2d_gpu_i/acc_g_s_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.CMUX    Tshcko                0.535   fb_less_2d_gpu_i/x_r_0<8>
                                                       fb_less_2d_gpu_i/x_r_2_9
    SLICE_X41Y61.A2      net (fanout=4)        1.209   fb_less_2d_gpu_i/x_r_2<9>
    SLICE_X41Y61.A       Tilo                  0.259   fb_less_2d_gpu_i/x_r_18<8>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_847
    SLICE_X40Y61.D2      net (fanout=2)        1.008   fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_119_OUT_847
    SLICE_X40Y61.CMUX    Topdc                 0.402   fb_less_2d_gpu_i/x_r_3<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_415
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_2_f7_14
    SLICE_X46Y60.A4      net (fanout=2)        1.102   fb_less_2d_gpu_i/GND_8_o_x_r[31][15]_wide_mux_305_OUT<9>
    SLICE_X46Y60.DMUX    Topad                 0.648   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_lut<4>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<7>
    SLICE_X41Y70.A5      net (fanout=1)        1.344   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
    SLICE_X41Y70.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_24<7>
                                                       fb_less_2d_gpu_i/_n3730_inv3_cy
    SLICE_X43Y77.D5      net (fanout=14)       1.091   fb_less_2d_gpu_i/_n3730_inv3
    SLICE_X43Y77.DMUX    Tilo                  0.337   fb_less_2d_gpu_i/acc_r_s_18<2>
                                                       fb_less_2d_gpu_i/_n3730_inv41
    SLICE_X49Y82.A5      net (fanout=7)        0.997   fb_less_2d_gpu_i/_n3730_inv4
    SLICE_X49Y82.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/_n3768_inv1
    SLICE_X49Y82.CE      net (fanout=6)        0.822   fb_less_2d_gpu_i/_n3768_inv
    SLICE_X49Y82.CLK     Tceck                 0.382   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/acc_g_s_1_7
    -------------------------------------------------  ---------------------------
    Total                                     10.654ns (3.081ns logic, 7.573ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/x_r_15_5 (FF)
  Destination:          fb_less_2d_gpu_i/acc_g_s_1_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.631ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.683 - 0.735)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/x_r_15_5 to fb_less_2d_gpu_i/acc_g_s_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.BQ      Tcko                  0.430   fb_less_2d_gpu_i/ix_reg/r_q_0_11
                                                       fb_less_2d_gpu_i/x_r_15_5
    SLICE_X43Y57.A1      net (fanout=4)        1.005   fb_less_2d_gpu_i/x_r_15<5>
    SLICE_X43Y57.A       Tilo                  0.259   fb_less_2d_gpu_i/x_r_28<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_1011
    SLICE_X42Y62.D2      net (fanout=2)        1.553   fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_119_OUT_1011
    SLICE_X42Y62.CMUX    Topdc                 0.402   fb_less_2d_gpu_i/x_r_27<9>
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_411
                                                       fb_less_2d_gpu_i/Mmux_GND_8_o_x_r[31][15]_wide_mux_305_OUT_2_f7_10
    SLICE_X46Y59.C3      net (fanout=2)        0.873   fb_less_2d_gpu_i/GND_8_o_x_r[31][15]_wide_mux_305_OUT<5>
    SLICE_X46Y59.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<3>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_lutdi2
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<3>
    SLICE_X46Y60.DMUX    Tcind                 0.267   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_8_o_LessThan_307_o_cy<7>
    SLICE_X41Y70.A5      net (fanout=1)        1.344   fb_less_2d_gpu_i/rect_col_r[15]_GND_8_o_LessThan_307_o
    SLICE_X41Y70.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_24<7>
                                                       fb_less_2d_gpu_i/_n3730_inv3_cy
    SLICE_X43Y77.D5      net (fanout=14)       1.091   fb_less_2d_gpu_i/_n3730_inv3
    SLICE_X43Y77.DMUX    Tilo                  0.337   fb_less_2d_gpu_i/acc_r_s_18<2>
                                                       fb_less_2d_gpu_i/_n3730_inv41
    SLICE_X49Y82.A5      net (fanout=7)        0.997   fb_less_2d_gpu_i/_n3730_inv4
    SLICE_X49Y82.A       Tilo                  0.259   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/_n3768_inv1
    SLICE_X49Y82.CE      net (fanout=6)        0.822   fb_less_2d_gpu_i/_n3768_inv
    SLICE_X49Y82.CLK     Tceck                 0.382   fb_less_2d_gpu_i/acc_g_s_1<7>
                                                       fb_less_2d_gpu_i/acc_g_s_1_7
    -------------------------------------------------  ---------------------------
    Total                                     10.631ns (2.943ns logic, 7.688ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/rect_height_reg/r_q_2 (SLICE_X21Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/rect_height_s_2 (FF)
  Destination:          fb_less_2d_gpu_i/rect_height_reg/r_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/rect_height_s_2 to fb_less_2d_gpu_i/rect_height_reg/r_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y67.CQ      Tcko                  0.200   fb_less_2d_gpu_i/rect_height_s<3>
                                                       fb_less_2d_gpu_i/rect_height_s_2
    SLICE_X21Y67.CX      net (fanout=1)        0.144   fb_less_2d_gpu_i/rect_height_s<2>
    SLICE_X21Y67.CLK     Tckdi       (-Th)    -0.059   fb_less_2d_gpu_i/rect_height_reg/r_q<2>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/rgba_reg/r_q_10 (SLICE_X14Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/rgba_s_10 (FF)
  Destination:          fb_less_2d_gpu_i/rgba_reg/r_q_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/rgba_s_10 to fb_less_2d_gpu_i/rgba_reg/r_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y79.CQ      Tcko                  0.198   fb_less_2d_gpu_i/rgba_s<11>
                                                       fb_less_2d_gpu_i/rgba_s_10
    SLICE_X14Y79.CX      net (fanout=1)        0.166   fb_less_2d_gpu_i/rgba_s<10>
    SLICE_X14Y79.CLK     Tckdi       (-Th)    -0.041   fb_less_2d_gpu_i/rgba_reg/r_q<11>
                                                       fb_less_2d_gpu_i/rgba_reg/r_q_10
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.239ns logic, 0.166ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/acc_r_r_20_6 (SLICE_X34Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/acc_r_s_20_6 (FF)
  Destination:          fb_less_2d_gpu_i/acc_r_r_20_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/acc_r_s_20_6 to fb_less_2d_gpu_i/acc_r_r_20_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y78.CQ      Tcko                  0.198   fb_less_2d_gpu_i/acc_r_s_20<6>
                                                       fb_less_2d_gpu_i/acc_r_s_20_6
    SLICE_X34Y78.CX      net (fanout=1)        0.166   fb_less_2d_gpu_i/acc_r_s_20<6>
    SLICE_X34Y78.CLK     Tckdi       (-Th)    -0.041   fb_less_2d_gpu_i/acc_r_r_20<7>
                                                       fb_less_2d_gpu_i/acc_r_r_20_6
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.239ns logic, 0.166ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     46.163ns|            0|         1251|            0|      5294989|
| TS_clk_gen_clk_fx             |      8.889ns|     11.079ns|          N/A|         1251|            0|      5294989|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |   11.079|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1251  Score: 1148835  (Setup/Max: 1148835, Hold: 0)

Constraints cover 5294989 paths, 0 nets, and 20980 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 07 09:57:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



