Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: sevensegment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sevensegment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sevensegment"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : sevensegment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/hwseven/sevensegment/FA.vhd" in Library work.
Architecture behavioral of Entity fa is up to date.
Compiling vhdl file "D:/hwseven/sevensegment/FA5bit.vhd" in Library work.
Architecture behavioral of Entity fa5bit is up to date.
Compiling vhdl file "D:/hwseven/sevensegment/sevensegment.vhd" in Library work.
Entity <sevensegment> compiled.
Entity <sevensegment> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sevensegment> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FA5bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FA> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sevensegment> in library <work> (Architecture <Behavioral>).
Entity <sevensegment> analyzed. Unit <sevensegment> generated.

Analyzing Entity <FA5bit> in library <work> (Architecture <behavioral>).
Entity <FA5bit> analyzed. Unit <FA5bit> generated.

Analyzing Entity <FA> in library <work> (Architecture <behavioral>).
Entity <FA> analyzed. Unit <FA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FA>.
    Related source file is "D:/hwseven/sevensegment/FA.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <FA> synthesized.


Synthesizing Unit <FA5bit>.
    Related source file is "D:/hwseven/sevensegment/FA5bit.vhd".
Unit <FA5bit> synthesized.


Synthesizing Unit <sevensegment>.
    Related source file is "D:/hwseven/sevensegment/sevensegment.vhd".
    Found 16x7-bit ROM for signal <seven$mux0001> created at line 129.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <en2>.
    Found 7-bit register for signal <seven>.
    Found 32-bit up counter for signal <counter_clk>.
    Found 8-bit register for signal <decimal>.
    Found 8-bit adder for signal <decimal$addsub0000>.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0000> created at line 78.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0001> created at line 79.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0002> created at line 81.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0003> created at line 83.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0004> created at line 85.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0005> created at line 87.
    Found 32-bit comparator greater for signal <en1$cmp_gt0000> created at line 104.
    Found 4-bit register for signal <seven_s>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <sevensegment> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 7
 32-bit comparator greater                             : 1
 8-bit comparator lessequal                            : 6
# Xors                                                 : 5
 1-bit xor3                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sevensegment>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seven_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sevensegment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 7
 32-bit comparator greater                             : 1
 8-bit comparator lessequal                            : 6
# Xors                                                 : 5
 1-bit xor3                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <decimal_7> (without init value) has a constant value of 0 in block <sevensegment>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sevensegment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sevensegment, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sevensegment.ngr
Top Level Output File Name         : sevensegment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 189
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 33
#      LUT2                        : 5
#      LUT3                        : 19
#      LUT4                        : 32
#      MUXCY                       : 56
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 52
#      FD                          : 12
#      FDE                         : 6
#      FDR                         : 33
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 10
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       50  out of    768     6%  
 Number of Slice Flip Flops:             52  out of   1536     3%  
 Number of 4 input LUTs:                 93  out of   1536     6%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    124    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 52    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.620ns (Maximum Frequency: 151.057MHz)
   Minimum input arrival time before clock: 13.547ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 1977 / 84
-------------------------------------------------------------------------
Delay:               6.620ns (Levels of Logic = 10)
  Source:            counter_clk_8 (FF)
  Destination:       en2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_clk_8 to en2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.626   1.066  counter_clk_8 (counter_clk_8)
     LUT4:I0->O            1   0.479   0.000  counter_clk_cmp_eq0000_wg_lut<0> (counter_clk_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  counter_clk_cmp_eq0000_wg_cy<0> (counter_clk_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  counter_clk_cmp_eq0000_wg_cy<1> (counter_clk_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  counter_clk_cmp_eq0000_wg_cy<2> (counter_clk_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  counter_clk_cmp_eq0000_wg_cy<3> (counter_clk_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  counter_clk_cmp_eq0000_wg_cy<4> (counter_clk_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  counter_clk_cmp_eq0000_wg_cy<5> (counter_clk_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  counter_clk_cmp_eq0000_wg_cy<6> (counter_clk_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.246   1.580  counter_clk_cmp_eq0000_wg_cy<7> (counter_clk_cmp_eq0000)
     INV:I->O              6   0.479   0.853  en1_not00011_INV_0 (en1_not0001)
     FDE:CE                    0.524          en2
    ----------------------------------------
    Total                      6.620ns (3.122ns logic, 3.499ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1420 / 8
-------------------------------------------------------------------------
Offset:              13.547ns (Levels of Logic = 13)
  Source:            in1<1> (PAD)
  Destination:       decimal_5 (FF)
  Destination Clock: clk rising

  Data Path: in1<1> to decimal_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  in1_1_IBUF (in1_1_IBUF)
     LUT4:I0->O            3   0.479   0.941  instFA5/FA_inst1/Cout1 (instFA5/c_1)
     LUT3:I1->O            3   0.479   0.941  instFA5/FA_inst2/Cout1 (instFA5/c_2)
     LUT3:I1->O            4   0.479   0.949  instFA5/FA_inst3/Cout1 (instFA5/c_3)
     LUT3:I1->O            7   0.479   1.201  instFA5/FA_inst4/Cout1 (binary_in<5>)
     LUT4:I0->O            1   0.479   0.740  decimal_mux0007<5>_SW0 (N40)
     LUT4:I2->O            1   0.479   0.704  decimal_mux0007<5> (decimal_mux0007<5>)
     LUT4:I3->O            1   0.479   0.000  Madd_decimal_addsub0000_lut<2> (Madd_decimal_addsub0000_lut<2>)
     MUXCY:S->O            1   0.435   0.000  Madd_decimal_addsub0000_cy<2> (Madd_decimal_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_decimal_addsub0000_cy<3> (Madd_decimal_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_decimal_addsub0000_cy<4> (Madd_decimal_addsub0000_cy<4>)
     XORCY:CI->O           1   0.786   0.976  Madd_decimal_addsub0000_xor<5> (decimal_addsub0000<5>)
     LUT4:I0->O            1   0.479   0.000  decimal_mux0006<5>1 (decimal_mux0006<5>)
     FD:D                      0.176          decimal_5
    ----------------------------------------
    Total                     13.547ns (6.055ns logic, 7.492ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            en1 (FF)
  Destination:       en1 (PAD)
  Source Clock:      clk rising

  Data Path: en1 to en1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.681  en1 (en1_OBUF)
     OBUF:I->O                 4.909          en1_OBUF (en1)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.80 secs
 
--> 

Total memory usage is 4510728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

