
*** Running vivado
    with args -log zynq7000_preset_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq7000_preset_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq7000_preset_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.465 ; gain = 158.992
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programas/vivado/Vivado/2023.1/data/ip'.
Command: link_design -top zynq7000_preset_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_bram_ctrl_0_0/zynq7000_preset_axi_bram_ctrl_0_0.dcp' for cell 'zynq7000_preset_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_bram_ctrl_0_bram_0/zynq7000_preset_axi_bram_ctrl_0_bram_0.dcp' for cell 'zynq7000_preset_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0.dcp' for cell 'zynq7000_preset_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_intc_0_0/zynq7000_preset_axi_intc_0_0.dcp' for cell 'zynq7000_preset_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_timer_0_0/zynq7000_preset_axi_timer_0_0.dcp' for cell 'zynq7000_preset_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_mdm_1_0/zynq7000_preset_mdm_1_0.dcp' for cell 'zynq7000_preset_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_0/zynq7000_preset_microblaze_0_0.dcp' for cell 'zynq7000_preset_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_axi_intc_0/zynq7000_preset_microblaze_0_axi_intc_0.dcp' for cell 'zynq7000_preset_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.dcp' for cell 'zynq7000_preset_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0.dcp' for cell 'zynq7000_preset_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_dlmb_bram_if_cntlr_0/zynq7000_preset_dlmb_bram_if_cntlr_0.dcp' for cell 'zynq7000_preset_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_dlmb_v10_0/zynq7000_preset_dlmb_v10_0.dcp' for cell 'zynq7000_preset_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_ilmb_bram_if_cntlr_0/zynq7000_preset_ilmb_bram_if_cntlr_0.dcp' for cell 'zynq7000_preset_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_ilmb_v10_0/zynq7000_preset_ilmb_v10_0.dcp' for cell 'zynq7000_preset_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_lmb_bram_0/zynq7000_preset_lmb_bram_0.dcp' for cell 'zynq7000_preset_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_s00_mmu_0/zynq7000_preset_s00_mmu_0.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_xbar_0/zynq7000_preset_xbar_0.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_0/zynq7000_preset_auto_pc_0.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_1/zynq7000_preset_auto_pc_1.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_2/zynq7000_preset_auto_pc_2.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_3/zynq7000_preset_auto_pc_3.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_4/zynq7000_preset_auto_pc_4.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_5/zynq7000_preset_auto_pc_5.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_6/zynq7000_preset_auto_pc_6.dcp' for cell 'zynq7000_preset_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 2434.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc] for cell 'zynq7000_preset_i/processing_system7_0/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[53].MIO_BIBUF at C12 (IOPAD_X1Y126) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[53].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[52].MIO_BIBUF at D10 (IOPAD_X1Y96) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[52].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:37]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[51].MIO_BIBUF at C10 (IOPAD_X1Y129) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[51].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:43]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[50].MIO_BIBUF at D13 (IOPAD_X1Y104) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[50].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:50]
CRITICAL WARNING: [Common 17-69] Command failed: 'C14' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:57]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[48].MIO_BIBUF at D11 (IOPAD_X1Y100) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[48].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:63]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[47].MIO_BIBUF at B10 (IOPAD_X1Y134) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[47].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'D12' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:76]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[45].MIO_BIBUF at B9 (IOPAD_X1Y128) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[45].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:83]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[44].MIO_BIBUF at E13 (IOPAD_X1Y115) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[44].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:89]
CRITICAL WARNING: [Common 17-69] Command failed: 'B11' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:95]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[42].MIO_BIBUF at D8 (IOPAD_X1Y84) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[42].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:101]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[41].MIO_BIBUF at C8 (IOPAD_X1Y92) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[41].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:107]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[40].MIO_BIBUF at E14 (IOPAD_X1Y94) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[40].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:113]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[39].MIO_BIBUF at C13 (IOPAD_X1Y106) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[39].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:119]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[38].MIO_BIBUF at F13 (IOPAD_X1Y121) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[38].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:125]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[37].MIO_BIBUF at B14 (IOPAD_X1Y124) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[37].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:131]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[36].MIO_BIBUF at A9 (IOPAD_X1Y120) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[36].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:137]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[35].MIO_BIBUF at F14 (IOPAD_X1Y98) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[35].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:143]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[34].MIO_BIBUF at B12 (IOPAD_X1Y125) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[34].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:149]
CRITICAL WARNING: [Common 17-69] Command failed: 'G13' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:155]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[32].MIO_BIBUF at C7 (IOPAD_X1Y132) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[32].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:161]
CRITICAL WARNING: [Common 17-69] Command failed: 'F9' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:167]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[30].MIO_BIBUF at A11 (IOPAD_X1Y113) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[30].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:173]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[29].MIO_BIBUF at E8 (IOPAD_X1Y90) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[29].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:179]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[28].MIO_BIBUF at A12 (IOPAD_X1Y111) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[28].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:185]
CRITICAL WARNING: [Common 17-69] Command failed: 'D7' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:191]
CRITICAL WARNING: [Common 17-69] Command failed: 'A13' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:196]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[25].MIO_BIBUF at F12 (IOPAD_X1Y112) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[25].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:201]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[24].MIO_BIBUF at B7 (IOPAD_X1Y81) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[24].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:206]
CRITICAL WARNING: [Common 17-69] Command failed: 'E11' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:211]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[22].MIO_BIBUF at A14 (IOPAD_X1Y109) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[22].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:216]
CRITICAL WARNING: [Common 17-69] Command failed: 'F11' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:221]
CRITICAL WARNING: [Common 17-69] Command failed: 'A8' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:226]
CRITICAL WARNING: [Common 17-69] Command failed: 'E10' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:231]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[18].MIO_BIBUF at A7 (IOPAD_X1Y78) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[18].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:236]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[17].MIO_BIBUF at E9 (IOPAD_X1Y87) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[17].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:241]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[16].MIO_BIBUF at D6 (IOPAD_X1Y80) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[16].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:246]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[15].MIO_BIBUF at E6 (IOPAD_X1Y77) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[15].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:251]
CRITICAL WARNING: [Common 17-69] Command failed: 'B6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:258]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[13].MIO_BIBUF at A6 (IOPAD_X1Y82) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[13].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:265]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[12].MIO_BIBUF at C5 (IOPAD_X1Y91) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[12].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:272]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[11].MIO_BIBUF at B4 (IOPAD_X1Y72) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[11].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:279]
CRITICAL WARNING: [Common 17-69] Command failed: 'G7' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:286]
CRITICAL WARNING: [Common 17-69] Command failed: 'C4' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:293]
CRITICAL WARNING: [Common 17-69] Command failed: 'E5' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:300]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[7].MIO_BIBUF at D5 (IOPAD_X1Y85) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[7].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:306]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[6].MIO_BIBUF at A4 (IOPAD_X1Y35) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[6].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:312]
CRITICAL WARNING: [Common 17-69] Command failed: 'A3' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:318]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[4].MIO_BIBUF at E4 (IOPAD_X1Y16) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[4].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:324]
CRITICAL WARNING: [Common 17-69] Command failed: 'F6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:330]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[2].MIO_BIBUF at A2 (IOPAD_X1Y34) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[2].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:336]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk13[1].MIO_BIBUF at A1 (IOPAD_X1Y28) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk13[1].MIO_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:342]
CRITICAL WARNING: [Common 17-69] Command failed: 'G6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:349]
CRITICAL WARNING: [Common 17-69] Command failed: 'N7' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:355]
CRITICAL WARNING: [Common 17-69] Command failed: 'M7' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:359]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/DDR_WEB_BIBUF at R4 (IOPAD_X1Y20) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/DDR_WEB_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:363]
CRITICAL WARNING: [Common 17-69] Command failed: 'R5' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:367]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/DDR_ODT_BIBUF at P5 (IOPAD_X1Y22) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/DDR_ODT_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:371]
CRITICAL WARNING: [Common 17-69] Command failed: 'F3' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:375]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk19[3].DDR_DQS_BIBUF at V2 (IOPAD_X1Y62) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk19[3].DDR_DQS_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:379]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk19[2].DDR_DQS_BIBUF at N2 (IOPAD_X1Y4) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk19[2].DDR_DQS_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:383]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk19[1].DDR_DQS_BIBUF at H2 (IOPAD_X1Y45) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk19[1].DDR_DQS_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:387]
CRITICAL WARNING: [Common 17-69] Command failed: 'W2' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:395]
CRITICAL WARNING: [Common 17-69] Command failed: 'P2' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:399]
CRITICAL WARNING: [Common 17-69] Command failed: 'J2' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:403]
CRITICAL WARNING: [Common 17-69] Command failed: 'D2' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:407]
CRITICAL WARNING: [Common 17-69] Command failed: 'G1' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:411]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[8].DDR_DQ_BIBUF at G2 (IOPAD_X1Y69) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[8].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:415]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[7].DDR_DQ_BIBUF at F1 (IOPAD_X1Y29) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[7].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:419]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[6].DDR_DQ_BIBUF at F2 (IOPAD_X1Y65) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[6].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:423]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[5].DDR_DQ_BIBUF at E1 (IOPAD_X1Y39) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[5].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:427]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[4].DDR_DQ_BIBUF at E3 (IOPAD_X1Y41) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[4].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:431]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[3].DDR_DQ_BIBUF at D3 (IOPAD_X1Y36) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[3].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:435]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[31].DDR_DQ_BIBUF at Y1 (IOPAD_X1Y31) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[31].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:439]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[30].DDR_DQ_BIBUF at W3 (IOPAD_X1Y61) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[30].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:443]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[2].DDR_DQ_BIBUF at B2 (IOPAD_X1Y64) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[2].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:447]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[29].DDR_DQ_BIBUF at Y3 (IOPAD_X1Y57) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[29].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:451]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[28].DDR_DQ_BIBUF at W1 (IOPAD_X1Y58) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[28].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:455]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[27].DDR_DQ_BIBUF at U2 (IOPAD_X1Y54) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[27].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:459]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA1' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:463]
CRITICAL WARNING: [Common 17-69] Command failed: 'U1' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:467]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA3' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:471]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[23].DDR_DQ_BIBUF at R1 (IOPAD_X1Y51) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[23].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:475]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[22].DDR_DQ_BIBUF at M2 (IOPAD_X1Y24) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[22].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:479]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[21].DDR_DQ_BIBUF at T2 (IOPAD_X1Y66) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[21].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:483]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[20].DDR_DQ_BIBUF at R3 (IOPAD_X1Y50) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[20].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:487]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[1].DDR_DQ_BIBUF at C3 (IOPAD_X1Y32) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[1].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:491]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[19].DDR_DQ_BIBUF at T1 (IOPAD_X1Y30) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[19].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:495]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[18].DDR_DQ_BIBUF at N3 (IOPAD_X1Y23) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[18].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:499]
CRITICAL WARNING: [Common 17-69] Command failed: 'T3' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:503]
CRITICAL WARNING: [Common 17-69] Command failed: 'M1' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:507]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[15].DDR_DQ_BIBUF at K3 (IOPAD_X1Y7) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[15].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:511]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[14].DDR_DQ_BIBUF at J1 (IOPAD_X1Y47) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[14].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:515]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[13].DDR_DQ_BIBUF at K1 (IOPAD_X1Y12) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[13].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:519]
CRITICAL WARNING: [Common 17-69] Command failed: 'L3' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:523]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[11].DDR_DQ_BIBUF at L2 (IOPAD_X1Y25) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[11].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:527]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[10].DDR_DQ_BIBUF at L1 (IOPAD_X1Y9) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[10].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:531]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk17[0].DDR_DQ_BIBUF at D1 (IOPAD_X1Y37) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk17[0].DDR_DQ_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:535]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA2' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:539]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk16[2].DDR_DM_BIBUF at P1 (IOPAD_X1Y48) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk16[2].DDR_DM_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:543]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk16[1].DDR_DM_BIBUF at H3 (IOPAD_X1Y43) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk16[1].DDR_DM_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:547]
CRITICAL WARNING: [Common 17-69] Command failed: 'B1' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:551]
CRITICAL WARNING: [Common 17-69] Command failed: 'P6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:555]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/DDR_CKE_BIBUF at V3 (IOPAD_X1Y63) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/DDR_CKE_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:559]
CRITICAL WARNING: [Common 17-69] Command failed: 'N4' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:563]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/DDR_Clk_n_BIBUF at N5 (IOPAD_X1Y131) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/DDR_Clk_n_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:567]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/DDR_CAS_n_BIBUF at P3 (IOPAD_X1Y49) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/DDR_CAS_n_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:571]
CRITICAL WARNING: [Common 17-69] Command failed: 'M6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:575]
CRITICAL WARNING: [Common 17-69] Command failed: 'L6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:579]
CRITICAL WARNING: [Common 17-69] Command failed: 'L7' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:583]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[9].DDR_Addr_BIBUF at H5 (IOPAD_X1Y3) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[9].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:587]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[8].DDR_Addr_BIBUF at J5 (IOPAD_X1Y21) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[8].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:591]
CRITICAL WARNING: [Common 17-69] Command failed: 'J6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:595]
CRITICAL WARNING: [Common 17-69] Command failed: 'J7' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:599]
CRITICAL WARNING: [Common 17-69] Command failed: 'K5' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:603]
CRITICAL WARNING: [Common 17-69] Command failed: 'K6' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:607]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[3].DDR_Addr_BIBUF at L4 (IOPAD_X1Y10) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[3].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:611]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[2].DDR_Addr_BIBUF at K4 (IOPAD_X1Y11) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[2].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:615]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[1].DDR_Addr_BIBUF at M5 (IOPAD_X1Y1) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[1].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:619]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[14].DDR_Addr_BIBUF at G4 (IOPAD_X1Y15) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[14].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:623]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[13].DDR_Addr_BIBUF at F4 (IOPAD_X1Y17) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[13].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:627]
CRITICAL WARNING: [Common 17-69] Command failed: 'H4' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:631]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[11].DDR_Addr_BIBUF at G5 (IOPAD_X1Y2) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[11].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:635]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[10].DDR_Addr_BIBUF at J3 (IOPAD_X1Y44) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[10].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:639]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/genblk15[0].DDR_Addr_BIBUF at M4 (IOPAD_X1Y8) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/genblk15[0].DDR_Addr_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:643]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance zynq7000_preset_i/processing_system7_0/inst/PS_PORB_BIBUF at B5 (IOPAD_X1Y86) since it belongs to a shape containing instance zynq7000_preset_i/processing_system7_0/inst/PS7_i. The shape requires relative placement between zynq7000_preset_i/processing_system7_0/inst/PS_PORB_BIBUF and zynq7000_preset_i/processing_system7_0/inst/PS7_i that can not be honoured because it would result in an invalid location for zynq7000_preset_i/processing_system7_0/inst/PS7_i. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:647]
CRITICAL WARNING: [Common 17-69] Command failed: 'C9' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:650]
CRITICAL WARNING: [Common 17-69] Command failed: 'F7' is not a valid site or package pin name. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc:653]
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/zynq7000_preset_processing_system7_0_0.xdc] for cell 'zynq7000_preset_i/processing_system7_0/inst'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0_board.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0_board.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/zynq7000_preset_rst_ps7_0_50M_0.xdc] for cell 'zynq7000_preset_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_axi_intc_0/zynq7000_preset_microblaze_0_axi_intc_0.xdc] for cell 'zynq7000_preset_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_axi_intc_0/zynq7000_preset_microblaze_0_axi_intc_0.xdc] for cell 'zynq7000_preset_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_intc_0_0/zynq7000_preset_axi_intc_0_0.xdc] for cell 'zynq7000_preset_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_intc_0_0/zynq7000_preset_axi_intc_0_0.xdc] for cell 'zynq7000_preset_i/axi_intc_0/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0_board.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/zynq7000_preset_axi_gpio_0_0.xdc] for cell 'zynq7000_preset_i/axi_gpio_0/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_timer_0_0/zynq7000_preset_axi_timer_0_0.xdc] for cell 'zynq7000_preset_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_timer_0_0/zynq7000_preset_axi_timer_0_0.xdc] for cell 'zynq7000_preset_i/axi_timer_0/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_0/zynq7000_preset_microblaze_0_0.xdc] for cell 'zynq7000_preset_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_0/zynq7000_preset_microblaze_0_0.xdc] for cell 'zynq7000_preset_i/microblaze_0/U0'
Parsing XDC File [D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.srcs/constrs_1/new/pines.xdc]
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_axi_intc_0/zynq7000_preset_microblaze_0_axi_intc_0_clocks.xdc] for cell 'zynq7000_preset_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_axi_intc_0/zynq7000_preset_microblaze_0_axi_intc_0_clocks.xdc] for cell 'zynq7000_preset_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_intc_0_0/zynq7000_preset_axi_intc_0_0_clocks.xdc] for cell 'zynq7000_preset_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_axi_intc_0_0/zynq7000_preset_axi_intc_0_0_clocks.xdc] for cell 'zynq7000_preset_i/axi_intc_0/U0'
Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_mdm_1_0/zynq7000_preset_mdm_1_0.xdc] for cell 'zynq7000_preset_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_mdm_1_0/zynq7000_preset_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.652 ; gain = 513.484
Finished Parsing XDC File [d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_mdm_1_0/zynq7000_preset_mdm_1_0.xdc] for cell 'zynq7000_preset_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'zynq7000_preset_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.gen/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3136.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

36 Infos, 0 Warnings, 133 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3136.652 ; gain = 1164.117
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3136.652 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a70cd93c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.676 . Memory (MB): peak = 3154.621 ; gain = 17.969

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 41 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:zynq7000_preset_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ab32caaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 3501.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 121 cells and removed 192 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d8476866

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3501.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 147 cells and removed 490 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:zynq7000_preset_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]
Phase 3 Sweep | Checksum: 21b780446

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3501.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 1053 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 42 load(s) on clock net zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 143b7cc4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3501.426 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 247864153

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3501.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 2014f0664

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3501.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             121  |             192  |                                              1  |
|  Constant propagation         |             147  |             490  |                                              1  |
|  Sweep                        |               4  |            1053  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3501.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2334b9678

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3501.426 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 206597e0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 3634.148 ; gain = 0.000
Ending Power Optimization Task | Checksum: 206597e0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3634.148 ; gain = 132.723

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 27b743dad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.148 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 27b743dad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3634.148 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3634.148 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 27b743dad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 135 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3634.148 ; gain = 497.496
INFO: [runtcl-4] Executing : report_drc -file zynq7000_preset_wrapper_drc_opted.rpt -pb zynq7000_preset_wrapper_drc_opted.pb -rpx zynq7000_preset_wrapper_drc_opted.rpx
Command: report_drc -file zynq7000_preset_wrapper_drc_opted.rpt -pb zynq7000_preset_wrapper_drc_opted.pb -rpx zynq7000_preset_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.runs/impl_1/zynq7000_preset_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.runs/impl_1/zynq7000_preset_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ba2864bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 3634.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b3602e94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 783fa7b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 783fa7b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 783fa7b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12b9ede6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1085bb817

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1085bb817

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2426c91d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 263 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 0 LUT, combined 93 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3634.148 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             93  |                    93  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             93  |                    93  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 118821fc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12fc96be9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12fc96be9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 147d3d70c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e8ab640b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 182ddcccf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 193959c03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bdc6035c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d5f2a139

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 225240b4c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 225240b4c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dd7eee24

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.050 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1831a4910

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1831a4910

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: dd7eee24

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.521. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ba2c9124

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3634.148 ; gain = 0.000

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ba2c9124

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ba2c9124

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ba2c9124

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ba2c9124

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3634.148 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ef8cf68a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3634.148 ; gain = 0.000
Ending Placer Task | Checksum: 1236ca79b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 135 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file zynq7000_preset_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zynq7000_preset_wrapper_utilization_placed.rpt -pb zynq7000_preset_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq7000_preset_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.runs/impl_1/zynq7000_preset_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 135 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.runs/impl_1/zynq7000_preset_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c9902d63 ConstDB: 0 ShapeSum: 59dc7a38 RouteDB: 0
Post Restoration Checksum: NetGraph: de0c396b | NumContArr: 2a6f533 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: f9bd844b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f9bd844b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f9bd844b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3634.148 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 9c426c79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.738  | TNS=0.000  | WHS=-0.318 | THS=-83.066|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0118243 %
  Global Horizontal Routing Utilization  = 0.00229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7759
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7759
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 113803f1a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 113803f1a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 6decd763

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 950
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 236d7cfa9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 269c19a3e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 269c19a3e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21dff20e3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21dff20e3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21dff20e3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 21dff20e3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 188aa235c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19658bbbe

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3634.148 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 19658bbbe

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.26647 %
  Global Horizontal Routing Utilization  = 5.52137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 233faa8a7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 233faa8a7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b611c5ad

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3634.148 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b611c5ad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 7399140c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3634.148 ; gain = 0.000

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3634.148 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 135 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 3634.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zynq7000_preset_wrapper_drc_routed.rpt -pb zynq7000_preset_wrapper_drc_routed.pb -rpx zynq7000_preset_wrapper_drc_routed.rpx
Command: report_drc -file zynq7000_preset_wrapper_drc_routed.rpt -pb zynq7000_preset_wrapper_drc_routed.pb -rpx zynq7000_preset_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.runs/impl_1/zynq7000_preset_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq7000_preset_wrapper_methodology_drc_routed.rpt -pb zynq7000_preset_wrapper_methodology_drc_routed.pb -rpx zynq7000_preset_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq7000_preset_wrapper_methodology_drc_routed.rpt -pb zynq7000_preset_wrapper_methodology_drc_routed.pb -rpx zynq7000_preset_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.runs/impl_1/zynq7000_preset_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq7000_preset_wrapper_power_routed.rpt -pb zynq7000_preset_wrapper_power_summary_routed.pb -rpx zynq7000_preset_wrapper_power_routed.rpx
Command: report_power -file zynq7000_preset_wrapper_power_routed.rpt -pb zynq7000_preset_wrapper_power_summary_routed.pb -rpx zynq7000_preset_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 1 Warnings, 135 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq7000_preset_wrapper_route_status.rpt -pb zynq7000_preset_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file zynq7000_preset_wrapper_timing_summary_routed.rpt -pb zynq7000_preset_wrapper_timing_summary_routed.pb -rpx zynq7000_preset_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq7000_preset_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq7000_preset_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq7000_preset_wrapper_bus_skew_routed.rpt -pb zynq7000_preset_wrapper_bus_skew_routed.pb -rpx zynq7000_preset_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.770 ; gain = 33.766
INFO: [Common 17-1381] The checkpoint 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/project_4/project_4.runs/impl_1/zynq7000_preset_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force zynq7000_preset_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1571] connects_D: The FDRE cell zynq7000_preset_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq7000_preset_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4177.789 ; gain = 455.020
INFO: [Common 17-206] Exiting Vivado at Sat Jul 12 18:59:18 2025...
