{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650241617329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650241617332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:26:57 2022 " "Processing started: Sun Apr 17 20:26:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650241617332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241617332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Pipelined -c MIPS_Pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Pipelined -c MIPS_Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241617332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650241618000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650241618000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_mem " "Found entity 1: register_mem" {  } { { "../../registers.sv" "" { Text "D:/Senior_Project/MIPS/registers.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/pipeline_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/pipeline_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg " "Found entity 1: pipeline_reg" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/mips_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/mips_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../../MIPS_top.sv" "" { Text "D:/Senior_Project/MIPS/MIPS_top.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/mips_pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/mips_pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Pipelined " "Found entity 1: MIPS_Pipelined" {  } { { "../../MIPS_Pipelined.sv" "" { Text "D:/Senior_Project/MIPS/MIPS_Pipelined.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/instructions.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/instructions.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "../../instructions.sv" "" { Text "D:/Senior_Project/MIPS/instructions.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "../../hazard_detection_unit.sv" "" { Text "D:/Senior_Project/MIPS/hazard_detection_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/four_to_one_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/four_to_one_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_to_one_MUX " "Found entity 1: four_to_one_MUX" {  } { { "../../four_to_one_MUX.sv" "" { Text "D:/Senior_Project/MIPS/four_to_one_MUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../../forwarding_unit.sv" "" { Text "D:/Senior_Project/MIPS/forwarding_unit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "../../dataMemory.sv" "" { Text "D:/Senior_Project/MIPS/dataMemory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../control.sv" "" { Text "D:/Senior_Project/MIPS/control.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../../ALUControl.sv" "" { Text "D:/Senior_Project/MIPS/ALUControl.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior_project/mips/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /senior_project/mips/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../ALU.sv" "" { Text "D:/Senior_Project/MIPS/ALU.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650241623533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Pipelined " "Elaborating entity \"MIPS_Pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650241623604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:inst_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:inst_mem\"" {  } { { "../../MIPS_Pipelined.sv" "inst_mem" { Text "D:/Senior_Project/MIPS/MIPS_Pipelined.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650241623734 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[1..3\] 0 instructions.sv(18) " "Net \"instruction_mem\[1..3\]\" at instructions.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../instructions.sv" "" { Text "D:/Senior_Project/MIPS/instructions.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650241623748 "|MIPS_Pipelined|instruction_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[5..7\] 0 instructions.sv(18) " "Net \"instruction_mem\[5..7\]\" at instructions.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../instructions.sv" "" { Text "D:/Senior_Project/MIPS/instructions.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650241623748 "|MIPS_Pipelined|instruction_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[9..11\] 0 instructions.sv(18) " "Net \"instruction_mem\[9..11\]\" at instructions.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../instructions.sv" "" { Text "D:/Senior_Project/MIPS/instructions.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650241623748 "|MIPS_Pipelined|instruction_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[13..15\] 0 instructions.sv(18) " "Net \"instruction_mem\[13..15\]\" at instructions.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../instructions.sv" "" { Text "D:/Senior_Project/MIPS/instructions.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650241623748 "|MIPS_Pipelined|instruction_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[17..19\] 0 instructions.sv(18) " "Net \"instruction_mem\[17..19\]\" at instructions.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../instructions.sv" "" { Text "D:/Senior_Project/MIPS/instructions.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650241623748 "|MIPS_Pipelined|instruction_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[21..255\] 0 instructions.sv(18) " "Net \"instruction_mem\[21..255\]\" at instructions.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../instructions.sv" "" { Text "D:/Senior_Project/MIPS/instructions.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650241623748 "|MIPS_Pipelined|instruction_mem:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg pipeline_reg:IF_ID_reg " "Elaborating entity \"pipeline_reg\" for hierarchy \"pipeline_reg:IF_ID_reg\"" {  } { { "../../MIPS_Pipelined.sv" "IF_ID_reg" { Text "D:/Senior_Project/MIPS/MIPS_Pipelined.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650241623847 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "pipeline_reg.sv(23) " "Verilog HDL Conditional Statement error at pipeline_reg.sv(23): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 23 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650241623847 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out pipeline_reg.sv(22) " "Verilog HDL Always Construct warning at pipeline_reg.sv(22): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650241623847 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[0\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623848 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[1\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623848 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[2\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623848 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[3\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623848 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[4\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623848 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[5\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623849 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[6\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[7\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[8\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[9\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[10\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[11\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[12\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[13\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[14\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[15\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[16\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623853 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[17\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623859 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[18\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623859 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[19\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623859 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[20\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[21\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[22\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[23\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[24\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[25\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[26\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[27\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623860 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[28\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[29\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[30\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[31\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[32\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[32\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[33\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[33\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[34\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[34\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[35\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[35\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[36\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[36\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[37\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[37\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[38\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[38\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623869 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[39\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[39\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[40\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[40\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[41\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[41\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[42\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[42\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[43\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[43\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[44\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[44\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[45\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[45\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[46\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[46\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[47\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[47\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[48\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[48\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[49\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[49\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623876 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[50\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[50\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623883 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[51\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[51\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623883 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[52\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[52\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623883 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[53\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[53\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623883 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[54\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[54\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623884 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[55\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[55\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623884 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[56\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[56\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623884 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[57\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[57\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623884 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[58\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[58\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623884 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[59\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[59\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623884 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[60\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[60\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623884 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[61\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[61\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623891 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[62\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[62\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623891 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[63\] pipeline_reg.sv(22) " "Inferred latch for \"data_out\[63\]\" at pipeline_reg.sv(22)" {  } { { "../../pipeline_reg.sv" "" { Text "D:/Senior_Project/MIPS/pipeline_reg.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241623891 "|MIPS_Pipelined|pipeline_reg:IF_ID_reg"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pipeline_reg:IF_ID_reg " "Can't elaborate user hierarchy \"pipeline_reg:IF_ID_reg\"" {  } { { "../../MIPS_Pipelined.sv" "IF_ID_reg" { Text "D:/Senior_Project/MIPS/MIPS_Pipelined.sv" 55 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650241623892 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650241624364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 17 20:27:04 2022 " "Processing ended: Sun Apr 17 20:27:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650241624364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650241624364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650241624364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241624364 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650241625137 ""}
