
smartfusionmss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002da4  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000520  20002da4  20002da4  0000ada4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000094  200032c4  200032c4  0000b2c4  2**2
                  ALLOC
  3 .stack        00003000  20003358  20003358  0000b2c4  2**0
                  ALLOC
  4 .comment      00000102  00000000  00000000  0000b2c4  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000240  00000000  00000000  0000b3c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000004ef  00000000  00000000  0000b606  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004322  00000000  00000000  0000baf5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008c6  00000000  00000000  0000fe17  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000017e7  00000000  00000000  000106dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000d40  00000000  00000000  00011ec4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000189a  00000000  00000000  00012c04  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000b16  00000000  00000000  0001449e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0002aadc  00000000  00000000  00014fb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0003fa90  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000210  00000000  00000000  0003fab5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20000e75 	.word	0x20000e75
2000006c:	20000ea1 	.word	0x20000ea1
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20000ecd 	.word	0x20000ecd
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002da4 	.word	0x20002da4
20000450:	20002da4 	.word	0x20002da4
20000454:	20002da4 	.word	0x20002da4
20000458:	200032c4 	.word	0x200032c4
2000045c:	00000000 	.word	0x00000000
20000460:	200032c4 	.word	0x200032c4
20000464:	20003358 	.word	0x20003358
20000468:	20001111 	.word	0x20001111
2000046c:	20000575 	.word	0x20000575

20000470 <__do_global_dtors_aux>:
20000470:	f243 23c4 	movw	r3, #12996	; 0x32c4
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f642 50a4 	movw	r0, #11684	; 0x2da4
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <setLeftSideForward>:
#include "CarControl.h"
#include "CarController_hw_platform.h"

void setLeftSideForward(void) {
200004a0:	b480      	push	{r7}
200004a2:	af00      	add	r7, sp, #0
	*((uint32_t*)HBRIDGECONTROLLER_0) = 0x0;
200004a4:	f240 0300 	movw	r3, #0
200004a8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004ac:	f04f 0200 	mov.w	r2, #0
200004b0:	601a      	str	r2, [r3, #0]
}
200004b2:	46bd      	mov	sp, r7
200004b4:	bc80      	pop	{r7}
200004b6:	4770      	bx	lr

200004b8 <setLeftSideReverse>:

void setLeftSideReverse(void) {
200004b8:	b480      	push	{r7}
200004ba:	af00      	add	r7, sp, #0
	*((uint32_t*)HBRIDGECONTROLLER_0) = 0x1;
200004bc:	f240 0300 	movw	r3, #0
200004c0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004c4:	f04f 0201 	mov.w	r2, #1
200004c8:	601a      	str	r2, [r3, #0]
}
200004ca:	46bd      	mov	sp, r7
200004cc:	bc80      	pop	{r7}
200004ce:	4770      	bx	lr

200004d0 <setRightSideForward>:

void setRightSideForward(void) {
200004d0:	b480      	push	{r7}
200004d2:	af00      	add	r7, sp, #0
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 4)) = 0x0;
200004d4:	f240 0304 	movw	r3, #4
200004d8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004dc:	f04f 0200 	mov.w	r2, #0
200004e0:	601a      	str	r2, [r3, #0]
}
200004e2:	46bd      	mov	sp, r7
200004e4:	bc80      	pop	{r7}
200004e6:	4770      	bx	lr

200004e8 <setRightSideReverse>:

void setRightSideReverse(void) {
200004e8:	b480      	push	{r7}
200004ea:	af00      	add	r7, sp, #0
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 4)) = 0x1;
200004ec:	f240 0304 	movw	r3, #4
200004f0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004f4:	f04f 0201 	mov.w	r2, #1
200004f8:	601a      	str	r2, [r3, #0]
}
200004fa:	46bd      	mov	sp, r7
200004fc:	bc80      	pop	{r7}
200004fe:	4770      	bx	lr

20000500 <setLeftSideSpeed>:

void setLeftSideSpeed(uint32_t speed) {
20000500:	b480      	push	{r7}
20000502:	b083      	sub	sp, #12
20000504:	af00      	add	r7, sp, #0
20000506:	6078      	str	r0, [r7, #4]
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 8)) = speed;
20000508:	f240 0308 	movw	r3, #8
2000050c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000510:	687a      	ldr	r2, [r7, #4]
20000512:	601a      	str	r2, [r3, #0]
}
20000514:	f107 070c 	add.w	r7, r7, #12
20000518:	46bd      	mov	sp, r7
2000051a:	bc80      	pop	{r7}
2000051c:	4770      	bx	lr
2000051e:	bf00      	nop

20000520 <setRightSideSpeed>:

void setRightSideSpeed(uint32_t speed) {
20000520:	b480      	push	{r7}
20000522:	b083      	sub	sp, #12
20000524:	af00      	add	r7, sp, #0
20000526:	6078      	str	r0, [r7, #4]
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 12)) = speed;
20000528:	f240 030c 	movw	r3, #12
2000052c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000530:	687a      	ldr	r2, [r7, #4]
20000532:	601a      	str	r2, [r3, #0]
}
20000534:	f107 070c 	add.w	r7, r7, #12
20000538:	46bd      	mov	sp, r7
2000053a:	bc80      	pop	{r7}
2000053c:	4770      	bx	lr
2000053e:	bf00      	nop

20000540 <uart1_rx_handler>:

#include "CarControl.h"
#include "drivers/mss_uart/mss_uart.h"
//#include "xbee.h"

void uart1_rx_handler( mss_uart_instance_t * this_uart ) {
20000540:	b580      	push	{r7, lr}
20000542:	b086      	sub	sp, #24
20000544:	af00      	add	r7, sp, #0
20000546:	6078      	str	r0, [r7, #4]
	char rx_buff[8];
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
20000548:	f107 030c 	add.w	r3, r7, #12
2000054c:	6878      	ldr	r0, [r7, #4]
2000054e:	4619      	mov	r1, r3
20000550:	f04f 0208 	mov.w	r2, #8
20000554:	f000 faba 	bl	20000acc <MSS_UART_get_rx>
20000558:	4603      	mov	r3, r0
2000055a:	617b      	str	r3, [r7, #20]
	if (rx_size > 0) {
2000055c:	697b      	ldr	r3, [r7, #20]
2000055e:	2b00      	cmp	r3, #0
20000560:	dd04      	ble.n	2000056c <uart1_rx_handler+0x2c>
		puts(rx_buff);
20000562:	f107 030c 	add.w	r3, r7, #12
20000566:	4618      	mov	r0, r3
20000568:	f000 fe36 	bl	200011d8 <puts>
	}
}
2000056c:	f107 0718 	add.w	r7, r7, #24
20000570:	46bd      	mov	sp, r7
20000572:	bd80      	pop	{r7, pc}

20000574 <main>:

int main() {
20000574:	b580      	push	{r7, lr}
20000576:	af00      	add	r7, sp, #0
	//initialize_controller_reciever();
	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20000578:	f243 3004 	movw	r0, #13060	; 0x3304
2000057c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000580:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20000584:	f04f 0203 	mov.w	r2, #3
20000588:	f000 f92c 	bl	200007e4 <MSS_UART_init>
	//MSS_UART_enable_irq( &g_mss_uart1, MSS_UART_RBF_IRQ);
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
2000058c:	f243 3004 	movw	r0, #13060	; 0x3304
20000590:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000594:	f240 5141 	movw	r1, #1345	; 0x541
20000598:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000059c:	f04f 0200 	mov.w	r2, #0
200005a0:	f000 fc14 	bl	20000dcc <MSS_UART_set_rx_handler>


	setLeftSideForward();
200005a4:	f7ff ff7c 	bl	200004a0 <setLeftSideForward>
	setRightSideForward();
200005a8:	f7ff ff92 	bl	200004d0 <setRightSideForward>

	setLeftSideSpeed(64);
200005ac:	f04f 0040 	mov.w	r0, #64	; 0x40
200005b0:	f7ff ffa6 	bl	20000500 <setLeftSideSpeed>
	setRightSideSpeed(64);
200005b4:	f04f 0040 	mov.w	r0, #64	; 0x40
200005b8:	f7ff ffb2 	bl	20000520 <setRightSideSpeed>

	setLeftSideReverse();
200005bc:	f7ff ff7c 	bl	200004b8 <setLeftSideReverse>
	setRightSideReverse();
200005c0:	f7ff ff92 	bl	200004e8 <setRightSideReverse>

	setLeftSideSpeed(128);
200005c4:	f04f 0080 	mov.w	r0, #128	; 0x80
200005c8:	f7ff ff9a 	bl	20000500 <setLeftSideSpeed>
	setRightSideSpeed(128);
200005cc:	f04f 0080 	mov.w	r0, #128	; 0x80
200005d0:	f7ff ffa6 	bl	20000520 <setRightSideSpeed>

	setLeftSideSpeed(0);
200005d4:	f04f 0000 	mov.w	r0, #0
200005d8:	f7ff ff92 	bl	20000500 <setLeftSideSpeed>
	setRightSideSpeed(0);
200005dc:	f04f 0000 	mov.w	r0, #0
200005e0:	f7ff ff9e 	bl	20000520 <setRightSideSpeed>

	while(1){

	}
200005e4:	e7fe      	b.n	200005e4 <main+0x70>
200005e6:	bf00      	nop

200005e8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200005e8:	b480      	push	{r7}
200005ea:	b083      	sub	sp, #12
200005ec:	af00      	add	r7, sp, #0
200005ee:	6078      	str	r0, [r7, #4]
    return -1;
200005f0:	f04f 33ff 	mov.w	r3, #4294967295
}
200005f4:	4618      	mov	r0, r3
200005f6:	f107 070c 	add.w	r7, r7, #12
200005fa:	46bd      	mov	sp, r7
200005fc:	bc80      	pop	{r7}
200005fe:	4770      	bx	lr

20000600 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000600:	b480      	push	{r7}
20000602:	b083      	sub	sp, #12
20000604:	af00      	add	r7, sp, #0
20000606:	6078      	str	r0, [r7, #4]
20000608:	e7fe      	b.n	20000608 <_exit+0x8>
2000060a:	bf00      	nop

2000060c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
2000060c:	b480      	push	{r7}
2000060e:	b083      	sub	sp, #12
20000610:	af00      	add	r7, sp, #0
20000612:	6078      	str	r0, [r7, #4]
20000614:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20000616:	683b      	ldr	r3, [r7, #0]
20000618:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000061c:	605a      	str	r2, [r3, #4]
    return 0;
2000061e:	f04f 0300 	mov.w	r3, #0
}
20000622:	4618      	mov	r0, r3
20000624:	f107 070c 	add.w	r7, r7, #12
20000628:	46bd      	mov	sp, r7
2000062a:	bc80      	pop	{r7}
2000062c:	4770      	bx	lr
2000062e:	bf00      	nop

20000630 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20000630:	b480      	push	{r7}
20000632:	b083      	sub	sp, #12
20000634:	af00      	add	r7, sp, #0
20000636:	6078      	str	r0, [r7, #4]
    return 1;
20000638:	f04f 0301 	mov.w	r3, #1
}
2000063c:	4618      	mov	r0, r3
2000063e:	f107 070c 	add.w	r7, r7, #12
20000642:	46bd      	mov	sp, r7
20000644:	bc80      	pop	{r7}
20000646:	4770      	bx	lr

20000648 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000648:	b480      	push	{r7}
2000064a:	b085      	sub	sp, #20
2000064c:	af00      	add	r7, sp, #0
2000064e:	60f8      	str	r0, [r7, #12]
20000650:	60b9      	str	r1, [r7, #8]
20000652:	607a      	str	r2, [r7, #4]
    return 0;
20000654:	f04f 0300 	mov.w	r3, #0
}
20000658:	4618      	mov	r0, r3
2000065a:	f107 0714 	add.w	r7, r7, #20
2000065e:	46bd      	mov	sp, r7
20000660:	bc80      	pop	{r7}
20000662:	4770      	bx	lr

20000664 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000664:	b480      	push	{r7}
20000666:	b085      	sub	sp, #20
20000668:	af00      	add	r7, sp, #0
2000066a:	60f8      	str	r0, [r7, #12]
2000066c:	60b9      	str	r1, [r7, #8]
2000066e:	607a      	str	r2, [r7, #4]
    return 0;
20000670:	f04f 0300 	mov.w	r3, #0
}
20000674:	4618      	mov	r0, r3
20000676:	f107 0714 	add.w	r7, r7, #20
2000067a:	46bd      	mov	sp, r7
2000067c:	bc80      	pop	{r7}
2000067e:	4770      	bx	lr

20000680 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000680:	b580      	push	{r7, lr}
20000682:	b084      	sub	sp, #16
20000684:	af00      	add	r7, sp, #0
20000686:	60f8      	str	r0, [r7, #12]
20000688:	60b9      	str	r1, [r7, #8]
2000068a:	607a      	str	r2, [r7, #4]
2000068c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000068e:	f243 23c8 	movw	r3, #13000	; 0x32c8
20000692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000696:	681b      	ldr	r3, [r3, #0]
20000698:	2b00      	cmp	r3, #0
2000069a:	d110      	bne.n	200006be <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000069c:	f243 302c 	movw	r0, #13100	; 0x332c
200006a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006a4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200006a8:	f04f 0203 	mov.w	r2, #3
200006ac:	f000 f89a 	bl	200007e4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200006b0:	f243 23c8 	movw	r3, #13000	; 0x32c8
200006b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b8:	f04f 0201 	mov.w	r2, #1
200006bc:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200006be:	683b      	ldr	r3, [r7, #0]
200006c0:	f243 302c 	movw	r0, #13100	; 0x332c
200006c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006c8:	6879      	ldr	r1, [r7, #4]
200006ca:	461a      	mov	r2, r3
200006cc:	f000 f98c 	bl	200009e8 <MSS_UART_polled_tx>
    
    return len;
200006d0:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200006d2:	4618      	mov	r0, r3
200006d4:	f107 0710 	add.w	r7, r7, #16
200006d8:	46bd      	mov	sp, r7
200006da:	bd80      	pop	{r7, pc}

200006dc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200006dc:	b580      	push	{r7, lr}
200006de:	b084      	sub	sp, #16
200006e0:	af00      	add	r7, sp, #0
200006e2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200006e4:	f243 23cc 	movw	r3, #13004	; 0x32cc
200006e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ec:	681b      	ldr	r3, [r3, #0]
200006ee:	2b00      	cmp	r3, #0
200006f0:	d108      	bne.n	20000704 <_sbrk+0x28>
    {
      heap_end = &_end;
200006f2:	f243 23cc 	movw	r3, #13004	; 0x32cc
200006f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fa:	f243 3258 	movw	r2, #13144	; 0x3358
200006fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000702:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000704:	f243 23cc 	movw	r3, #13004	; 0x32cc
20000708:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000070c:	681b      	ldr	r3, [r3, #0]
2000070e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000710:	f3ef 8308 	mrs	r3, MSP
20000714:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000716:	f243 23cc 	movw	r3, #13004	; 0x32cc
2000071a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000071e:	681a      	ldr	r2, [r3, #0]
20000720:	687b      	ldr	r3, [r7, #4]
20000722:	441a      	add	r2, r3
20000724:	68fb      	ldr	r3, [r7, #12]
20000726:	429a      	cmp	r2, r3
20000728:	d90f      	bls.n	2000074a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000072a:	f04f 0000 	mov.w	r0, #0
2000072e:	f04f 0101 	mov.w	r1, #1
20000732:	f642 42ec 	movw	r2, #11500	; 0x2cec
20000736:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000073a:	f04f 0319 	mov.w	r3, #25
2000073e:	f7ff ff9f 	bl	20000680 <_write_r>
      _exit (1);
20000742:	f04f 0001 	mov.w	r0, #1
20000746:	f7ff ff5b 	bl	20000600 <_exit>
    }
  
    heap_end += incr;
2000074a:	f243 23cc 	movw	r3, #13004	; 0x32cc
2000074e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000752:	681a      	ldr	r2, [r3, #0]
20000754:	687b      	ldr	r3, [r7, #4]
20000756:	441a      	add	r2, r3
20000758:	f243 23cc 	movw	r3, #13004	; 0x32cc
2000075c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000760:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000762:	68bb      	ldr	r3, [r7, #8]
}
20000764:	4618      	mov	r0, r3
20000766:	f107 0710 	add.w	r7, r7, #16
2000076a:	46bd      	mov	sp, r7
2000076c:	bd80      	pop	{r7, pc}
2000076e:	bf00      	nop

20000770 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000770:	b480      	push	{r7}
20000772:	b083      	sub	sp, #12
20000774:	af00      	add	r7, sp, #0
20000776:	4603      	mov	r3, r0
20000778:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000077a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000077e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000782:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000786:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000078a:	88f9      	ldrh	r1, [r7, #6]
2000078c:	f001 011f 	and.w	r1, r1, #31
20000790:	f04f 0001 	mov.w	r0, #1
20000794:	fa00 f101 	lsl.w	r1, r0, r1
20000798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000079c:	f107 070c 	add.w	r7, r7, #12
200007a0:	46bd      	mov	sp, r7
200007a2:	bc80      	pop	{r7}
200007a4:	4770      	bx	lr
200007a6:	bf00      	nop

200007a8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200007a8:	b480      	push	{r7}
200007aa:	b083      	sub	sp, #12
200007ac:	af00      	add	r7, sp, #0
200007ae:	4603      	mov	r3, r0
200007b0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200007b2:	f24e 1300 	movw	r3, #57600	; 0xe100
200007b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200007ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200007be:	ea4f 1252 	mov.w	r2, r2, lsr #5
200007c2:	88f9      	ldrh	r1, [r7, #6]
200007c4:	f001 011f 	and.w	r1, r1, #31
200007c8:	f04f 0001 	mov.w	r0, #1
200007cc:	fa00 f101 	lsl.w	r1, r0, r1
200007d0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200007d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200007d8:	f107 070c 	add.w	r7, r7, #12
200007dc:	46bd      	mov	sp, r7
200007de:	bc80      	pop	{r7}
200007e0:	4770      	bx	lr
200007e2:	bf00      	nop

200007e4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200007e4:	b580      	push	{r7, lr}
200007e6:	b088      	sub	sp, #32
200007e8:	af00      	add	r7, sp, #0
200007ea:	60f8      	str	r0, [r7, #12]
200007ec:	60b9      	str	r1, [r7, #8]
200007ee:	4613      	mov	r3, r2
200007f0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200007f2:	f04f 0301 	mov.w	r3, #1
200007f6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200007f8:	f04f 0300 	mov.w	r3, #0
200007fc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200007fe:	68fa      	ldr	r2, [r7, #12]
20000800:	f243 332c 	movw	r3, #13100	; 0x332c
20000804:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000808:	429a      	cmp	r2, r3
2000080a:	d007      	beq.n	2000081c <MSS_UART_init+0x38>
2000080c:	68fa      	ldr	r2, [r7, #12]
2000080e:	f243 3304 	movw	r3, #13060	; 0x3304
20000812:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000816:	429a      	cmp	r2, r3
20000818:	d000      	beq.n	2000081c <MSS_UART_init+0x38>
2000081a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000081c:	68bb      	ldr	r3, [r7, #8]
2000081e:	2b00      	cmp	r3, #0
20000820:	d100      	bne.n	20000824 <MSS_UART_init+0x40>
20000822:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000824:	f000 fb58 	bl	20000ed8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000828:	68fa      	ldr	r2, [r7, #12]
2000082a:	f243 332c 	movw	r3, #13100	; 0x332c
2000082e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000832:	429a      	cmp	r2, r3
20000834:	d12e      	bne.n	20000894 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000836:	68fb      	ldr	r3, [r7, #12]
20000838:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000083c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000083e:	68fb      	ldr	r3, [r7, #12]
20000840:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000844:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000846:	68fb      	ldr	r3, [r7, #12]
20000848:	f04f 020a 	mov.w	r2, #10
2000084c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000084e:	f642 53b0 	movw	r3, #11696	; 0x2db0
20000852:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000856:	681b      	ldr	r3, [r3, #0]
20000858:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000085a:	f242 0300 	movw	r3, #8192	; 0x2000
2000085e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000862:	f242 0200 	movw	r2, #8192	; 0x2000
20000866:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000086a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000086c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000870:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000872:	f04f 000a 	mov.w	r0, #10
20000876:	f7ff ff97 	bl	200007a8 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000087a:	f242 0300 	movw	r3, #8192	; 0x2000
2000087e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000882:	f242 0200 	movw	r2, #8192	; 0x2000
20000886:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000088a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000088c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000890:	631a      	str	r2, [r3, #48]	; 0x30
20000892:	e031      	b.n	200008f8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000894:	68fa      	ldr	r2, [r7, #12]
20000896:	f240 0300 	movw	r3, #0
2000089a:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000089e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200008a0:	68fa      	ldr	r2, [r7, #12]
200008a2:	f240 0300 	movw	r3, #0
200008a6:	f2c4 2320 	movt	r3, #16928	; 0x4220
200008aa:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200008ac:	68fb      	ldr	r3, [r7, #12]
200008ae:	f04f 020b 	mov.w	r2, #11
200008b2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200008b4:	f642 53b4 	movw	r3, #11700	; 0x2db4
200008b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008bc:	681b      	ldr	r3, [r3, #0]
200008be:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200008c0:	f242 0300 	movw	r3, #8192	; 0x2000
200008c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200008c8:	f242 0200 	movw	r2, #8192	; 0x2000
200008cc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200008d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200008d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200008d6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200008d8:	f04f 000b 	mov.w	r0, #11
200008dc:	f7ff ff64 	bl	200007a8 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200008e0:	f242 0300 	movw	r3, #8192	; 0x2000
200008e4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200008e8:	f242 0200 	movw	r2, #8192	; 0x2000
200008ec:	f2ce 0204 	movt	r2, #57348	; 0xe004
200008f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200008f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200008f6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200008f8:	68fb      	ldr	r3, [r7, #12]
200008fa:	681b      	ldr	r3, [r3, #0]
200008fc:	f04f 0200 	mov.w	r2, #0
20000900:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000902:	68bb      	ldr	r3, [r7, #8]
20000904:	2b00      	cmp	r3, #0
20000906:	d021      	beq.n	2000094c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000908:	69ba      	ldr	r2, [r7, #24]
2000090a:	68bb      	ldr	r3, [r7, #8]
2000090c:	fbb2 f3f3 	udiv	r3, r2, r3
20000910:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000912:	69fb      	ldr	r3, [r7, #28]
20000914:	f003 0308 	and.w	r3, r3, #8
20000918:	2b00      	cmp	r3, #0
2000091a:	d006      	beq.n	2000092a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
2000091c:	69fb      	ldr	r3, [r7, #28]
2000091e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000922:	f103 0301 	add.w	r3, r3, #1
20000926:	61fb      	str	r3, [r7, #28]
20000928:	e003      	b.n	20000932 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000092a:	69fb      	ldr	r3, [r7, #28]
2000092c:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000930:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000932:	69fa      	ldr	r2, [r7, #28]
20000934:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000938:	429a      	cmp	r2, r3
2000093a:	d900      	bls.n	2000093e <MSS_UART_init+0x15a>
2000093c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000093e:	69fa      	ldr	r2, [r7, #28]
20000940:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000944:	429a      	cmp	r2, r3
20000946:	d801      	bhi.n	2000094c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000948:	69fb      	ldr	r3, [r7, #28]
2000094a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
2000094c:	68fb      	ldr	r3, [r7, #12]
2000094e:	685b      	ldr	r3, [r3, #4]
20000950:	f04f 0201 	mov.w	r2, #1
20000954:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000958:	68fb      	ldr	r3, [r7, #12]
2000095a:	681b      	ldr	r3, [r3, #0]
2000095c:	8afa      	ldrh	r2, [r7, #22]
2000095e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000962:	b292      	uxth	r2, r2
20000964:	b2d2      	uxtb	r2, r2
20000966:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000968:	68fb      	ldr	r3, [r7, #12]
2000096a:	681b      	ldr	r3, [r3, #0]
2000096c:	8afa      	ldrh	r2, [r7, #22]
2000096e:	b2d2      	uxtb	r2, r2
20000970:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000972:	68fb      	ldr	r3, [r7, #12]
20000974:	685b      	ldr	r3, [r3, #4]
20000976:	f04f 0200 	mov.w	r2, #0
2000097a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000097e:	68fb      	ldr	r3, [r7, #12]
20000980:	681b      	ldr	r3, [r3, #0]
20000982:	79fa      	ldrb	r2, [r7, #7]
20000984:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000986:	68fb      	ldr	r3, [r7, #12]
20000988:	681b      	ldr	r3, [r3, #0]
2000098a:	f04f 020e 	mov.w	r2, #14
2000098e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000990:	68fb      	ldr	r3, [r7, #12]
20000992:	685b      	ldr	r3, [r3, #4]
20000994:	f04f 0200 	mov.w	r2, #0
20000998:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
2000099c:	68fb      	ldr	r3, [r7, #12]
2000099e:	f04f 0200 	mov.w	r2, #0
200009a2:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200009a4:	68fb      	ldr	r3, [r7, #12]
200009a6:	f04f 0200 	mov.w	r2, #0
200009aa:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200009ac:	68fb      	ldr	r3, [r7, #12]
200009ae:	f04f 0200 	mov.w	r2, #0
200009b2:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200009b4:	68fb      	ldr	r3, [r7, #12]
200009b6:	f04f 0200 	mov.w	r2, #0
200009ba:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200009bc:	68fa      	ldr	r2, [r7, #12]
200009be:	f640 43c5 	movw	r3, #3269	; 0xcc5
200009c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009c6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200009c8:	68fb      	ldr	r3, [r7, #12]
200009ca:	f04f 0200 	mov.w	r2, #0
200009ce:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200009d0:	68fb      	ldr	r3, [r7, #12]
200009d2:	f04f 0200 	mov.w	r2, #0
200009d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200009d8:	68fb      	ldr	r3, [r7, #12]
200009da:	f04f 0200 	mov.w	r2, #0
200009de:	729a      	strb	r2, [r3, #10]
}
200009e0:	f107 0720 	add.w	r7, r7, #32
200009e4:	46bd      	mov	sp, r7
200009e6:	bd80      	pop	{r7, pc}

200009e8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200009e8:	b480      	push	{r7}
200009ea:	b089      	sub	sp, #36	; 0x24
200009ec:	af00      	add	r7, sp, #0
200009ee:	60f8      	str	r0, [r7, #12]
200009f0:	60b9      	str	r1, [r7, #8]
200009f2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200009f4:	f04f 0300 	mov.w	r3, #0
200009f8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200009fa:	68fa      	ldr	r2, [r7, #12]
200009fc:	f243 332c 	movw	r3, #13100	; 0x332c
20000a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a04:	429a      	cmp	r2, r3
20000a06:	d007      	beq.n	20000a18 <MSS_UART_polled_tx+0x30>
20000a08:	68fa      	ldr	r2, [r7, #12]
20000a0a:	f243 3304 	movw	r3, #13060	; 0x3304
20000a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a12:	429a      	cmp	r2, r3
20000a14:	d000      	beq.n	20000a18 <MSS_UART_polled_tx+0x30>
20000a16:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000a18:	68bb      	ldr	r3, [r7, #8]
20000a1a:	2b00      	cmp	r3, #0
20000a1c:	d100      	bne.n	20000a20 <MSS_UART_polled_tx+0x38>
20000a1e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000a20:	687b      	ldr	r3, [r7, #4]
20000a22:	2b00      	cmp	r3, #0
20000a24:	d100      	bne.n	20000a28 <MSS_UART_polled_tx+0x40>
20000a26:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000a28:	68fa      	ldr	r2, [r7, #12]
20000a2a:	f243 332c 	movw	r3, #13100	; 0x332c
20000a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a32:	429a      	cmp	r2, r3
20000a34:	d006      	beq.n	20000a44 <MSS_UART_polled_tx+0x5c>
20000a36:	68fa      	ldr	r2, [r7, #12]
20000a38:	f243 3304 	movw	r3, #13060	; 0x3304
20000a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a40:	429a      	cmp	r2, r3
20000a42:	d13d      	bne.n	20000ac0 <MSS_UART_polled_tx+0xd8>
20000a44:	68bb      	ldr	r3, [r7, #8]
20000a46:	2b00      	cmp	r3, #0
20000a48:	d03a      	beq.n	20000ac0 <MSS_UART_polled_tx+0xd8>
20000a4a:	687b      	ldr	r3, [r7, #4]
20000a4c:	2b00      	cmp	r3, #0
20000a4e:	d037      	beq.n	20000ac0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000a50:	68fb      	ldr	r3, [r7, #12]
20000a52:	681b      	ldr	r3, [r3, #0]
20000a54:	7d1b      	ldrb	r3, [r3, #20]
20000a56:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000a58:	68fb      	ldr	r3, [r7, #12]
20000a5a:	7a9a      	ldrb	r2, [r3, #10]
20000a5c:	7efb      	ldrb	r3, [r7, #27]
20000a5e:	ea42 0303 	orr.w	r3, r2, r3
20000a62:	b2da      	uxtb	r2, r3
20000a64:	68fb      	ldr	r3, [r7, #12]
20000a66:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000a68:	7efb      	ldrb	r3, [r7, #27]
20000a6a:	f003 0320 	and.w	r3, r3, #32
20000a6e:	2b00      	cmp	r3, #0
20000a70:	d023      	beq.n	20000aba <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000a72:	f04f 0310 	mov.w	r3, #16
20000a76:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000a78:	687b      	ldr	r3, [r7, #4]
20000a7a:	2b0f      	cmp	r3, #15
20000a7c:	d801      	bhi.n	20000a82 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000a7e:	687b      	ldr	r3, [r7, #4]
20000a80:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000a82:	f04f 0300 	mov.w	r3, #0
20000a86:	617b      	str	r3, [r7, #20]
20000a88:	e00e      	b.n	20000aa8 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000a8a:	68fb      	ldr	r3, [r7, #12]
20000a8c:	681b      	ldr	r3, [r3, #0]
20000a8e:	68b9      	ldr	r1, [r7, #8]
20000a90:	693a      	ldr	r2, [r7, #16]
20000a92:	440a      	add	r2, r1
20000a94:	7812      	ldrb	r2, [r2, #0]
20000a96:	701a      	strb	r2, [r3, #0]
20000a98:	693b      	ldr	r3, [r7, #16]
20000a9a:	f103 0301 	add.w	r3, r3, #1
20000a9e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000aa0:	697b      	ldr	r3, [r7, #20]
20000aa2:	f103 0301 	add.w	r3, r3, #1
20000aa6:	617b      	str	r3, [r7, #20]
20000aa8:	697a      	ldr	r2, [r7, #20]
20000aaa:	69fb      	ldr	r3, [r7, #28]
20000aac:	429a      	cmp	r2, r3
20000aae:	d3ec      	bcc.n	20000a8a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000ab0:	687a      	ldr	r2, [r7, #4]
20000ab2:	697b      	ldr	r3, [r7, #20]
20000ab4:	ebc3 0302 	rsb	r3, r3, r2
20000ab8:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000aba:	687b      	ldr	r3, [r7, #4]
20000abc:	2b00      	cmp	r3, #0
20000abe:	d1c7      	bne.n	20000a50 <MSS_UART_polled_tx+0x68>
    }
}
20000ac0:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000ac4:	46bd      	mov	sp, r7
20000ac6:	bc80      	pop	{r7}
20000ac8:	4770      	bx	lr
20000aca:	bf00      	nop

20000acc <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000acc:	b480      	push	{r7}
20000ace:	b087      	sub	sp, #28
20000ad0:	af00      	add	r7, sp, #0
20000ad2:	60f8      	str	r0, [r7, #12]
20000ad4:	60b9      	str	r1, [r7, #8]
20000ad6:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000ad8:	f04f 0300 	mov.w	r3, #0
20000adc:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000ade:	f04f 0300 	mov.w	r3, #0
20000ae2:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ae4:	68fa      	ldr	r2, [r7, #12]
20000ae6:	f243 332c 	movw	r3, #13100	; 0x332c
20000aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aee:	429a      	cmp	r2, r3
20000af0:	d007      	beq.n	20000b02 <MSS_UART_get_rx+0x36>
20000af2:	68fa      	ldr	r2, [r7, #12]
20000af4:	f243 3304 	movw	r3, #13060	; 0x3304
20000af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000afc:	429a      	cmp	r2, r3
20000afe:	d000      	beq.n	20000b02 <MSS_UART_get_rx+0x36>
20000b00:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000b02:	68bb      	ldr	r3, [r7, #8]
20000b04:	2b00      	cmp	r3, #0
20000b06:	d100      	bne.n	20000b0a <MSS_UART_get_rx+0x3e>
20000b08:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000b0a:	687b      	ldr	r3, [r7, #4]
20000b0c:	2b00      	cmp	r3, #0
20000b0e:	d100      	bne.n	20000b12 <MSS_UART_get_rx+0x46>
20000b10:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000b12:	68fa      	ldr	r2, [r7, #12]
20000b14:	f243 332c 	movw	r3, #13100	; 0x332c
20000b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b1c:	429a      	cmp	r2, r3
20000b1e:	d006      	beq.n	20000b2e <MSS_UART_get_rx+0x62>
20000b20:	68fa      	ldr	r2, [r7, #12]
20000b22:	f243 3304 	movw	r3, #13060	; 0x3304
20000b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b2a:	429a      	cmp	r2, r3
20000b2c:	d134      	bne.n	20000b98 <MSS_UART_get_rx+0xcc>
20000b2e:	68bb      	ldr	r3, [r7, #8]
20000b30:	2b00      	cmp	r3, #0
20000b32:	d031      	beq.n	20000b98 <MSS_UART_get_rx+0xcc>
20000b34:	687b      	ldr	r3, [r7, #4]
20000b36:	2b00      	cmp	r3, #0
20000b38:	d02e      	beq.n	20000b98 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000b3a:	68fb      	ldr	r3, [r7, #12]
20000b3c:	681b      	ldr	r3, [r3, #0]
20000b3e:	7d1b      	ldrb	r3, [r3, #20]
20000b40:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000b42:	68fb      	ldr	r3, [r7, #12]
20000b44:	7a9a      	ldrb	r2, [r3, #10]
20000b46:	7dfb      	ldrb	r3, [r7, #23]
20000b48:	ea42 0303 	orr.w	r3, r2, r3
20000b4c:	b2da      	uxtb	r2, r3
20000b4e:	68fb      	ldr	r3, [r7, #12]
20000b50:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000b52:	e017      	b.n	20000b84 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000b54:	68ba      	ldr	r2, [r7, #8]
20000b56:	693b      	ldr	r3, [r7, #16]
20000b58:	4413      	add	r3, r2
20000b5a:	68fa      	ldr	r2, [r7, #12]
20000b5c:	6812      	ldr	r2, [r2, #0]
20000b5e:	7812      	ldrb	r2, [r2, #0]
20000b60:	b2d2      	uxtb	r2, r2
20000b62:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20000b64:	693b      	ldr	r3, [r7, #16]
20000b66:	f103 0301 	add.w	r3, r3, #1
20000b6a:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20000b6c:	68fb      	ldr	r3, [r7, #12]
20000b6e:	681b      	ldr	r3, [r3, #0]
20000b70:	7d1b      	ldrb	r3, [r3, #20]
20000b72:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20000b74:	68fb      	ldr	r3, [r7, #12]
20000b76:	7a9a      	ldrb	r2, [r3, #10]
20000b78:	7dfb      	ldrb	r3, [r7, #23]
20000b7a:	ea42 0303 	orr.w	r3, r2, r3
20000b7e:	b2da      	uxtb	r2, r3
20000b80:	68fb      	ldr	r3, [r7, #12]
20000b82:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000b84:	7dfb      	ldrb	r3, [r7, #23]
20000b86:	f003 0301 	and.w	r3, r3, #1
20000b8a:	b2db      	uxtb	r3, r3
20000b8c:	2b00      	cmp	r3, #0
20000b8e:	d003      	beq.n	20000b98 <MSS_UART_get_rx+0xcc>
20000b90:	693a      	ldr	r2, [r7, #16]
20000b92:	687b      	ldr	r3, [r7, #4]
20000b94:	429a      	cmp	r2, r3
20000b96:	d3dd      	bcc.n	20000b54 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20000b98:	693b      	ldr	r3, [r7, #16]
}
20000b9a:	4618      	mov	r0, r3
20000b9c:	f107 071c 	add.w	r7, r7, #28
20000ba0:	46bd      	mov	sp, r7
20000ba2:	bc80      	pop	{r7}
20000ba4:	4770      	bx	lr
20000ba6:	bf00      	nop

20000ba8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000ba8:	b580      	push	{r7, lr}
20000baa:	b084      	sub	sp, #16
20000bac:	af00      	add	r7, sp, #0
20000bae:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000bb0:	687a      	ldr	r2, [r7, #4]
20000bb2:	f243 332c 	movw	r3, #13100	; 0x332c
20000bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bba:	429a      	cmp	r2, r3
20000bbc:	d007      	beq.n	20000bce <MSS_UART_isr+0x26>
20000bbe:	687a      	ldr	r2, [r7, #4]
20000bc0:	f243 3304 	movw	r3, #13060	; 0x3304
20000bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc8:	429a      	cmp	r2, r3
20000bca:	d000      	beq.n	20000bce <MSS_UART_isr+0x26>
20000bcc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000bce:	687a      	ldr	r2, [r7, #4]
20000bd0:	f243 332c 	movw	r3, #13100	; 0x332c
20000bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd8:	429a      	cmp	r2, r3
20000bda:	d006      	beq.n	20000bea <MSS_UART_isr+0x42>
20000bdc:	687a      	ldr	r2, [r7, #4]
20000bde:	f243 3304 	movw	r3, #13060	; 0x3304
20000be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be6:	429a      	cmp	r2, r3
20000be8:	d167      	bne.n	20000cba <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000bea:	687b      	ldr	r3, [r7, #4]
20000bec:	681b      	ldr	r3, [r3, #0]
20000bee:	7a1b      	ldrb	r3, [r3, #8]
20000bf0:	b2db      	uxtb	r3, r3
20000bf2:	f003 030f 	and.w	r3, r3, #15
20000bf6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000bf8:	7bfb      	ldrb	r3, [r7, #15]
20000bfa:	2b0c      	cmp	r3, #12
20000bfc:	d854      	bhi.n	20000ca8 <MSS_UART_isr+0x100>
20000bfe:	a201      	add	r2, pc, #4	; (adr r2, 20000c04 <MSS_UART_isr+0x5c>)
20000c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000c04:	20000c39 	.word	0x20000c39
20000c08:	20000ca9 	.word	0x20000ca9
20000c0c:	20000c55 	.word	0x20000c55
20000c10:	20000ca9 	.word	0x20000ca9
20000c14:	20000c71 	.word	0x20000c71
20000c18:	20000ca9 	.word	0x20000ca9
20000c1c:	20000c8d 	.word	0x20000c8d
20000c20:	20000ca9 	.word	0x20000ca9
20000c24:	20000ca9 	.word	0x20000ca9
20000c28:	20000ca9 	.word	0x20000ca9
20000c2c:	20000ca9 	.word	0x20000ca9
20000c30:	20000ca9 	.word	0x20000ca9
20000c34:	20000c71 	.word	0x20000c71
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000c38:	687b      	ldr	r3, [r7, #4]
20000c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000c3c:	2b00      	cmp	r3, #0
20000c3e:	d100      	bne.n	20000c42 <MSS_UART_isr+0x9a>
20000c40:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000c42:	687b      	ldr	r3, [r7, #4]
20000c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000c46:	2b00      	cmp	r3, #0
20000c48:	d030      	beq.n	20000cac <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000c4a:	687b      	ldr	r3, [r7, #4]
20000c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000c4e:	6878      	ldr	r0, [r7, #4]
20000c50:	4798      	blx	r3
                }
            }
            break;
20000c52:	e032      	b.n	20000cba <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000c54:	687b      	ldr	r3, [r7, #4]
20000c56:	6a1b      	ldr	r3, [r3, #32]
20000c58:	2b00      	cmp	r3, #0
20000c5a:	d100      	bne.n	20000c5e <MSS_UART_isr+0xb6>
20000c5c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20000c5e:	687b      	ldr	r3, [r7, #4]
20000c60:	6a1b      	ldr	r3, [r3, #32]
20000c62:	2b00      	cmp	r3, #0
20000c64:	d024      	beq.n	20000cb0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20000c66:	687b      	ldr	r3, [r7, #4]
20000c68:	6a1b      	ldr	r3, [r3, #32]
20000c6a:	6878      	ldr	r0, [r7, #4]
20000c6c:	4798      	blx	r3
                }
            }
            break;
20000c6e:	e024      	b.n	20000cba <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000c70:	687b      	ldr	r3, [r7, #4]
20000c72:	69db      	ldr	r3, [r3, #28]
20000c74:	2b00      	cmp	r3, #0
20000c76:	d100      	bne.n	20000c7a <MSS_UART_isr+0xd2>
20000c78:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20000c7a:	687b      	ldr	r3, [r7, #4]
20000c7c:	69db      	ldr	r3, [r3, #28]
20000c7e:	2b00      	cmp	r3, #0
20000c80:	d018      	beq.n	20000cb4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20000c82:	687b      	ldr	r3, [r7, #4]
20000c84:	69db      	ldr	r3, [r3, #28]
20000c86:	6878      	ldr	r0, [r7, #4]
20000c88:	4798      	blx	r3
                }
            }
            break;
20000c8a:	e016      	b.n	20000cba <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000c8c:	687b      	ldr	r3, [r7, #4]
20000c8e:	699b      	ldr	r3, [r3, #24]
20000c90:	2b00      	cmp	r3, #0
20000c92:	d100      	bne.n	20000c96 <MSS_UART_isr+0xee>
20000c94:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20000c96:	687b      	ldr	r3, [r7, #4]
20000c98:	699b      	ldr	r3, [r3, #24]
20000c9a:	2b00      	cmp	r3, #0
20000c9c:	d00c      	beq.n	20000cb8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20000c9e:	687b      	ldr	r3, [r7, #4]
20000ca0:	699b      	ldr	r3, [r3, #24]
20000ca2:	6878      	ldr	r0, [r7, #4]
20000ca4:	4798      	blx	r3
                }
            }
            break;
20000ca6:	e008      	b.n	20000cba <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000ca8:	be00      	bkpt	0x0000
20000caa:	e006      	b.n	20000cba <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20000cac:	bf00      	nop
20000cae:	e004      	b.n	20000cba <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20000cb0:	bf00      	nop
20000cb2:	e002      	b.n	20000cba <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20000cb4:	bf00      	nop
20000cb6:	e000      	b.n	20000cba <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20000cb8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20000cba:	f107 0710 	add.w	r7, r7, #16
20000cbe:	46bd      	mov	sp, r7
20000cc0:	bd80      	pop	{r7, pc}
20000cc2:	bf00      	nop

20000cc4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000cc4:	b480      	push	{r7}
20000cc6:	b087      	sub	sp, #28
20000cc8:	af00      	add	r7, sp, #0
20000cca:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ccc:	687a      	ldr	r2, [r7, #4]
20000cce:	f243 332c 	movw	r3, #13100	; 0x332c
20000cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd6:	429a      	cmp	r2, r3
20000cd8:	d007      	beq.n	20000cea <default_tx_handler+0x26>
20000cda:	687a      	ldr	r2, [r7, #4]
20000cdc:	f243 3304 	movw	r3, #13060	; 0x3304
20000ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce4:	429a      	cmp	r2, r3
20000ce6:	d000      	beq.n	20000cea <default_tx_handler+0x26>
20000ce8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000cea:	687b      	ldr	r3, [r7, #4]
20000cec:	68db      	ldr	r3, [r3, #12]
20000cee:	2b00      	cmp	r3, #0
20000cf0:	d100      	bne.n	20000cf4 <default_tx_handler+0x30>
20000cf2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000cf4:	687b      	ldr	r3, [r7, #4]
20000cf6:	691b      	ldr	r3, [r3, #16]
20000cf8:	2b00      	cmp	r3, #0
20000cfa:	d100      	bne.n	20000cfe <default_tx_handler+0x3a>
20000cfc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000cfe:	687a      	ldr	r2, [r7, #4]
20000d00:	f243 332c 	movw	r3, #13100	; 0x332c
20000d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d08:	429a      	cmp	r2, r3
20000d0a:	d006      	beq.n	20000d1a <default_tx_handler+0x56>
20000d0c:	687a      	ldr	r2, [r7, #4]
20000d0e:	f243 3304 	movw	r3, #13060	; 0x3304
20000d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d16:	429a      	cmp	r2, r3
20000d18:	d152      	bne.n	20000dc0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20000d1a:	687b      	ldr	r3, [r7, #4]
20000d1c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000d1e:	2b00      	cmp	r3, #0
20000d20:	d04e      	beq.n	20000dc0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20000d22:	687b      	ldr	r3, [r7, #4]
20000d24:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000d26:	2b00      	cmp	r3, #0
20000d28:	d04a      	beq.n	20000dc0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000d2a:	687b      	ldr	r3, [r7, #4]
20000d2c:	681b      	ldr	r3, [r3, #0]
20000d2e:	7d1b      	ldrb	r3, [r3, #20]
20000d30:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20000d32:	687b      	ldr	r3, [r7, #4]
20000d34:	7a9a      	ldrb	r2, [r3, #10]
20000d36:	7afb      	ldrb	r3, [r7, #11]
20000d38:	ea42 0303 	orr.w	r3, r2, r3
20000d3c:	b2da      	uxtb	r2, r3
20000d3e:	687b      	ldr	r3, [r7, #4]
20000d40:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20000d42:	7afb      	ldrb	r3, [r7, #11]
20000d44:	f003 0320 	and.w	r3, r3, #32
20000d48:	2b00      	cmp	r3, #0
20000d4a:	d029      	beq.n	20000da0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20000d4c:	f04f 0310 	mov.w	r3, #16
20000d50:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20000d52:	687b      	ldr	r3, [r7, #4]
20000d54:	691a      	ldr	r2, [r3, #16]
20000d56:	687b      	ldr	r3, [r7, #4]
20000d58:	695b      	ldr	r3, [r3, #20]
20000d5a:	ebc3 0302 	rsb	r3, r3, r2
20000d5e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20000d60:	697b      	ldr	r3, [r7, #20]
20000d62:	2b0f      	cmp	r3, #15
20000d64:	d801      	bhi.n	20000d6a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20000d66:	697b      	ldr	r3, [r7, #20]
20000d68:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000d6a:	f04f 0300 	mov.w	r3, #0
20000d6e:	60fb      	str	r3, [r7, #12]
20000d70:	e012      	b.n	20000d98 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20000d72:	687b      	ldr	r3, [r7, #4]
20000d74:	681b      	ldr	r3, [r3, #0]
20000d76:	687a      	ldr	r2, [r7, #4]
20000d78:	68d1      	ldr	r1, [r2, #12]
20000d7a:	687a      	ldr	r2, [r7, #4]
20000d7c:	6952      	ldr	r2, [r2, #20]
20000d7e:	440a      	add	r2, r1
20000d80:	7812      	ldrb	r2, [r2, #0]
20000d82:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20000d84:	687b      	ldr	r3, [r7, #4]
20000d86:	695b      	ldr	r3, [r3, #20]
20000d88:	f103 0201 	add.w	r2, r3, #1
20000d8c:	687b      	ldr	r3, [r7, #4]
20000d8e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000d90:	68fb      	ldr	r3, [r7, #12]
20000d92:	f103 0301 	add.w	r3, r3, #1
20000d96:	60fb      	str	r3, [r7, #12]
20000d98:	68fa      	ldr	r2, [r7, #12]
20000d9a:	693b      	ldr	r3, [r7, #16]
20000d9c:	429a      	cmp	r2, r3
20000d9e:	d3e8      	bcc.n	20000d72 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20000da0:	687b      	ldr	r3, [r7, #4]
20000da2:	695a      	ldr	r2, [r3, #20]
20000da4:	687b      	ldr	r3, [r7, #4]
20000da6:	691b      	ldr	r3, [r3, #16]
20000da8:	429a      	cmp	r2, r3
20000daa:	d109      	bne.n	20000dc0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20000dac:	687b      	ldr	r3, [r7, #4]
20000dae:	f04f 0200 	mov.w	r2, #0
20000db2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20000db4:	687b      	ldr	r3, [r7, #4]
20000db6:	685b      	ldr	r3, [r3, #4]
20000db8:	f04f 0200 	mov.w	r2, #0
20000dbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20000dc0:	f107 071c 	add.w	r7, r7, #28
20000dc4:	46bd      	mov	sp, r7
20000dc6:	bc80      	pop	{r7}
20000dc8:	4770      	bx	lr
20000dca:	bf00      	nop

20000dcc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20000dcc:	b580      	push	{r7, lr}
20000dce:	b084      	sub	sp, #16
20000dd0:	af00      	add	r7, sp, #0
20000dd2:	60f8      	str	r0, [r7, #12]
20000dd4:	60b9      	str	r1, [r7, #8]
20000dd6:	4613      	mov	r3, r2
20000dd8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000dda:	68fa      	ldr	r2, [r7, #12]
20000ddc:	f243 332c 	movw	r3, #13100	; 0x332c
20000de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000de4:	429a      	cmp	r2, r3
20000de6:	d007      	beq.n	20000df8 <MSS_UART_set_rx_handler+0x2c>
20000de8:	68fa      	ldr	r2, [r7, #12]
20000dea:	f243 3304 	movw	r3, #13060	; 0x3304
20000dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df2:	429a      	cmp	r2, r3
20000df4:	d000      	beq.n	20000df8 <MSS_UART_set_rx_handler+0x2c>
20000df6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20000df8:	68bb      	ldr	r3, [r7, #8]
20000dfa:	2b00      	cmp	r3, #0
20000dfc:	d100      	bne.n	20000e00 <MSS_UART_set_rx_handler+0x34>
20000dfe:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20000e00:	79fb      	ldrb	r3, [r7, #7]
20000e02:	2bc0      	cmp	r3, #192	; 0xc0
20000e04:	d900      	bls.n	20000e08 <MSS_UART_set_rx_handler+0x3c>
20000e06:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e08:	68fa      	ldr	r2, [r7, #12]
20000e0a:	f243 332c 	movw	r3, #13100	; 0x332c
20000e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e12:	429a      	cmp	r2, r3
20000e14:	d006      	beq.n	20000e24 <MSS_UART_set_rx_handler+0x58>
20000e16:	68fa      	ldr	r2, [r7, #12]
20000e18:	f243 3304 	movw	r3, #13060	; 0x3304
20000e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e20:	429a      	cmp	r2, r3
20000e22:	d123      	bne.n	20000e6c <MSS_UART_set_rx_handler+0xa0>
20000e24:	68bb      	ldr	r3, [r7, #8]
20000e26:	2b00      	cmp	r3, #0
20000e28:	d020      	beq.n	20000e6c <MSS_UART_set_rx_handler+0xa0>
20000e2a:	79fb      	ldrb	r3, [r7, #7]
20000e2c:	2bc0      	cmp	r3, #192	; 0xc0
20000e2e:	d81d      	bhi.n	20000e6c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20000e30:	68fb      	ldr	r3, [r7, #12]
20000e32:	68ba      	ldr	r2, [r7, #8]
20000e34:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20000e36:	68fb      	ldr	r3, [r7, #12]
20000e38:	681a      	ldr	r2, [r3, #0]
20000e3a:	79fb      	ldrb	r3, [r7, #7]
20000e3c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20000e40:	f043 030a 	orr.w	r3, r3, #10
20000e44:	b2db      	uxtb	r3, r3
20000e46:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000e48:	68fb      	ldr	r3, [r7, #12]
20000e4a:	891b      	ldrh	r3, [r3, #8]
20000e4c:	b21b      	sxth	r3, r3
20000e4e:	4618      	mov	r0, r3
20000e50:	f7ff fcaa 	bl	200007a8 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20000e54:	68fb      	ldr	r3, [r7, #12]
20000e56:	685b      	ldr	r3, [r3, #4]
20000e58:	f04f 0201 	mov.w	r2, #1
20000e5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000e60:	68fb      	ldr	r3, [r7, #12]
20000e62:	891b      	ldrh	r3, [r3, #8]
20000e64:	b21b      	sxth	r3, r3
20000e66:	4618      	mov	r0, r3
20000e68:	f7ff fc82 	bl	20000770 <NVIC_EnableIRQ>
    }
}
20000e6c:	f107 0710 	add.w	r7, r7, #16
20000e70:	46bd      	mov	sp, r7
20000e72:	bd80      	pop	{r7, pc}

20000e74 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20000e74:	4668      	mov	r0, sp
20000e76:	f020 0107 	bic.w	r1, r0, #7
20000e7a:	468d      	mov	sp, r1
20000e7c:	b589      	push	{r0, r3, r7, lr}
20000e7e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20000e80:	f243 302c 	movw	r0, #13100	; 0x332c
20000e84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e88:	f7ff fe8e 	bl	20000ba8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20000e8c:	f04f 000a 	mov.w	r0, #10
20000e90:	f7ff fc8a 	bl	200007a8 <NVIC_ClearPendingIRQ>
}
20000e94:	46bd      	mov	sp, r7
20000e96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000e9a:	4685      	mov	sp, r0
20000e9c:	4770      	bx	lr
20000e9e:	bf00      	nop

20000ea0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20000ea0:	4668      	mov	r0, sp
20000ea2:	f020 0107 	bic.w	r1, r0, #7
20000ea6:	468d      	mov	sp, r1
20000ea8:	b589      	push	{r0, r3, r7, lr}
20000eaa:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20000eac:	f243 3004 	movw	r0, #13060	; 0x3304
20000eb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000eb4:	f7ff fe78 	bl	20000ba8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20000eb8:	f04f 000b 	mov.w	r0, #11
20000ebc:	f7ff fc74 	bl	200007a8 <NVIC_ClearPendingIRQ>
}
20000ec0:	46bd      	mov	sp, r7
20000ec2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000ec6:	4685      	mov	sp, r0
20000ec8:	4770      	bx	lr
20000eca:	bf00      	nop

20000ecc <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20000ecc:	b480      	push	{r7}
20000ece:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20000ed0:	46bd      	mov	sp, r7
20000ed2:	bc80      	pop	{r7}
20000ed4:	4770      	bx	lr
20000ed6:	bf00      	nop

20000ed8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20000ed8:	b580      	push	{r7, lr}
20000eda:	b08a      	sub	sp, #40	; 0x28
20000edc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20000ede:	f642 5308 	movw	r3, #11528	; 0x2d08
20000ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee6:	46bc      	mov	ip, r7
20000ee8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000eea:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20000eee:	f242 0300 	movw	r3, #8192	; 0x2000
20000ef2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ef6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000ef8:	ea4f 0393 	mov.w	r3, r3, lsr #2
20000efc:	f003 0303 	and.w	r3, r3, #3
20000f00:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000f04:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000f08:	4413      	add	r3, r2
20000f0a:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000f0e:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20000f10:	f242 0300 	movw	r3, #8192	; 0x2000
20000f14:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000f1a:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000f1e:	f003 0303 	and.w	r3, r3, #3
20000f22:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000f26:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000f2a:	4413      	add	r3, r2
20000f2c:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000f30:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20000f32:	f242 0300 	movw	r3, #8192	; 0x2000
20000f36:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000f3c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20000f40:	f003 0303 	and.w	r3, r3, #3
20000f44:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000f48:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000f4c:	4413      	add	r3, r2
20000f4e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000f52:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20000f54:	f242 0300 	movw	r3, #8192	; 0x2000
20000f58:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20000f5e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000f62:	f003 031f 	and.w	r3, r3, #31
20000f66:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20000f68:	f242 0300 	movw	r3, #8192	; 0x2000
20000f6c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20000f72:	ea4f 3353 	mov.w	r3, r3, lsr #13
20000f76:	f003 0301 	and.w	r3, r3, #1
20000f7a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20000f7c:	6a3b      	ldr	r3, [r7, #32]
20000f7e:	f103 0301 	add.w	r3, r3, #1
20000f82:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20000f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000f86:	2b00      	cmp	r3, #0
20000f88:	d003      	beq.n	20000f92 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20000f8a:	69fb      	ldr	r3, [r7, #28]
20000f8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f90:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20000f92:	f000 f849 	bl	20001028 <GetSystemClock>
20000f96:	4602      	mov	r2, r0
20000f98:	f642 53ac 	movw	r3, #11692	; 0x2dac
20000f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa0:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20000fa2:	f642 53ac 	movw	r3, #11692	; 0x2dac
20000fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000faa:	681a      	ldr	r2, [r3, #0]
20000fac:	693b      	ldr	r3, [r7, #16]
20000fae:	fbb2 f2f3 	udiv	r2, r2, r3
20000fb2:	f642 53b0 	movw	r3, #11696	; 0x2db0
20000fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fba:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20000fbc:	f642 53ac 	movw	r3, #11692	; 0x2dac
20000fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc4:	681a      	ldr	r2, [r3, #0]
20000fc6:	697b      	ldr	r3, [r7, #20]
20000fc8:	fbb2 f2f3 	udiv	r2, r2, r3
20000fcc:	f642 53b4 	movw	r3, #11700	; 0x2db4
20000fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20000fd6:	f642 53ac 	movw	r3, #11692	; 0x2dac
20000fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fde:	681a      	ldr	r2, [r3, #0]
20000fe0:	69bb      	ldr	r3, [r7, #24]
20000fe2:	fbb2 f2f3 	udiv	r2, r2, r3
20000fe6:	f642 53b8 	movw	r3, #11704	; 0x2db8
20000fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fee:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20000ff0:	f642 53ac 	movw	r3, #11692	; 0x2dac
20000ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff8:	681a      	ldr	r2, [r3, #0]
20000ffa:	69fb      	ldr	r3, [r7, #28]
20000ffc:	fbb2 f2f3 	udiv	r2, r2, r3
20001000:	f642 53bc 	movw	r3, #11708	; 0x2dbc
20001004:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001008:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000100a:	f642 53ac 	movw	r3, #11692	; 0x2dac
2000100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001012:	681a      	ldr	r2, [r3, #0]
20001014:	f642 53a8 	movw	r3, #11688	; 0x2da8
20001018:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000101c:	601a      	str	r2, [r3, #0]
}
2000101e:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001022:	46bd      	mov	sp, r7
20001024:	bd80      	pop	{r7, pc}
20001026:	bf00      	nop

20001028 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20001028:	b480      	push	{r7}
2000102a:	b08b      	sub	sp, #44	; 0x2c
2000102c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000102e:	f04f 0300 	mov.w	r3, #0
20001032:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20001034:	f640 031c 	movw	r3, #2076	; 0x81c
20001038:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000103c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000103e:	f240 2330 	movw	r3, #560	; 0x230
20001042:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001046:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001048:	68fb      	ldr	r3, [r7, #12]
2000104a:	681b      	ldr	r3, [r3, #0]
2000104c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001050:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20001052:	693a      	ldr	r2, [r7, #16]
20001054:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001058:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000105c:	429a      	cmp	r2, r3
2000105e:	d108      	bne.n	20001072 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001060:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001064:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001068:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000106a:	697b      	ldr	r3, [r7, #20]
2000106c:	681b      	ldr	r3, [r3, #0]
2000106e:	607b      	str	r3, [r7, #4]
20001070:	e03d      	b.n	200010ee <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001072:	68bb      	ldr	r3, [r7, #8]
20001074:	681a      	ldr	r2, [r3, #0]
20001076:	f244 3341 	movw	r3, #17217	; 0x4341
2000107a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000107e:	429a      	cmp	r2, r3
20001080:	d135      	bne.n	200010ee <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20001082:	f640 0340 	movw	r3, #2112	; 0x840
20001086:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000108a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
2000108c:	69bb      	ldr	r3, [r7, #24]
2000108e:	681b      	ldr	r3, [r3, #0]
20001090:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001092:	69fb      	ldr	r3, [r7, #28]
20001094:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001098:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000109a:	69fa      	ldr	r2, [r7, #28]
2000109c:	f240 3300 	movw	r3, #768	; 0x300
200010a0:	f2c0 0301 	movt	r3, #1
200010a4:	429a      	cmp	r2, r3
200010a6:	d922      	bls.n	200010ee <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200010a8:	69fa      	ldr	r2, [r7, #28]
200010aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
200010ae:	f2c0 0301 	movt	r3, #1
200010b2:	429a      	cmp	r2, r3
200010b4:	d808      	bhi.n	200010c8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200010b6:	f241 632c 	movw	r3, #5676	; 0x162c
200010ba:	f2c6 0308 	movt	r3, #24584	; 0x6008
200010be:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200010c0:	6a3b      	ldr	r3, [r7, #32]
200010c2:	681b      	ldr	r3, [r3, #0]
200010c4:	607b      	str	r3, [r7, #4]
200010c6:	e012      	b.n	200010ee <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200010c8:	69fa      	ldr	r2, [r7, #28]
200010ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
200010ce:	f2c0 0302 	movt	r3, #2
200010d2:	429a      	cmp	r2, r3
200010d4:	d808      	bhi.n	200010e8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200010d6:	f641 63ac 	movw	r3, #7852	; 0x1eac
200010da:	f2c6 0308 	movt	r3, #24584	; 0x6008
200010de:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200010e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200010e2:	681b      	ldr	r3, [r3, #0]
200010e4:	607b      	str	r3, [r7, #4]
200010e6:	e002      	b.n	200010ee <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200010e8:	f04f 0300 	mov.w	r3, #0
200010ec:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200010ee:	687b      	ldr	r3, [r7, #4]
200010f0:	2b00      	cmp	r3, #0
200010f2:	d105      	bne.n	20001100 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200010f4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200010f6:	f647 0340 	movw	r3, #30784	; 0x7840
200010fa:	f2c0 137d 	movt	r3, #381	; 0x17d
200010fe:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20001100:	687b      	ldr	r3, [r7, #4]
}
20001102:	4618      	mov	r0, r3
20001104:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20001108:	46bd      	mov	sp, r7
2000110a:	bc80      	pop	{r7}
2000110c:	4770      	bx	lr
2000110e:	bf00      	nop

20001110 <__libc_init_array>:
20001110:	b570      	push	{r4, r5, r6, lr}
20001112:	f642 569c 	movw	r6, #11676	; 0x2d9c
20001116:	f642 559c 	movw	r5, #11676	; 0x2d9c
2000111a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000111e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001122:	1b76      	subs	r6, r6, r5
20001124:	10b6      	asrs	r6, r6, #2
20001126:	d006      	beq.n	20001136 <__libc_init_array+0x26>
20001128:	2400      	movs	r4, #0
2000112a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000112e:	3401      	adds	r4, #1
20001130:	4798      	blx	r3
20001132:	42a6      	cmp	r6, r4
20001134:	d8f9      	bhi.n	2000112a <__libc_init_array+0x1a>
20001136:	f642 559c 	movw	r5, #11676	; 0x2d9c
2000113a:	f642 56a0 	movw	r6, #11680	; 0x2da0
2000113e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001142:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001146:	1b76      	subs	r6, r6, r5
20001148:	f001 fe1c 	bl	20002d84 <_init>
2000114c:	10b6      	asrs	r6, r6, #2
2000114e:	d006      	beq.n	2000115e <__libc_init_array+0x4e>
20001150:	2400      	movs	r4, #0
20001152:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001156:	3401      	adds	r4, #1
20001158:	4798      	blx	r3
2000115a:	42a6      	cmp	r6, r4
2000115c:	d8f9      	bhi.n	20001152 <__libc_init_array+0x42>
2000115e:	bd70      	pop	{r4, r5, r6, pc}

20001160 <_puts_r>:
20001160:	b530      	push	{r4, r5, lr}
20001162:	4604      	mov	r4, r0
20001164:	b089      	sub	sp, #36	; 0x24
20001166:	4608      	mov	r0, r1
20001168:	460d      	mov	r5, r1
2000116a:	f000 f83d 	bl	200011e8 <strlen>
2000116e:	f642 5320 	movw	r3, #11552	; 0x2d20
20001172:	9501      	str	r5, [sp, #4]
20001174:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001178:	9303      	str	r3, [sp, #12]
2000117a:	9002      	str	r0, [sp, #8]
2000117c:	1c43      	adds	r3, r0, #1
2000117e:	9307      	str	r3, [sp, #28]
20001180:	2301      	movs	r3, #1
20001182:	9304      	str	r3, [sp, #16]
20001184:	ab01      	add	r3, sp, #4
20001186:	9305      	str	r3, [sp, #20]
20001188:	2302      	movs	r3, #2
2000118a:	9306      	str	r3, [sp, #24]
2000118c:	b10c      	cbz	r4, 20001192 <_puts_r+0x32>
2000118e:	69a3      	ldr	r3, [r4, #24]
20001190:	b1eb      	cbz	r3, 200011ce <_puts_r+0x6e>
20001192:	f642 53c0 	movw	r3, #11712	; 0x2dc0
20001196:	4620      	mov	r0, r4
20001198:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000119c:	681b      	ldr	r3, [r3, #0]
2000119e:	689b      	ldr	r3, [r3, #8]
200011a0:	899a      	ldrh	r2, [r3, #12]
200011a2:	f412 5f00 	tst.w	r2, #8192	; 0x2000
200011a6:	bf01      	itttt	eq
200011a8:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
200011ac:	819a      	strheq	r2, [r3, #12]
200011ae:	6e59      	ldreq	r1, [r3, #100]	; 0x64
200011b0:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
200011b4:	68a1      	ldr	r1, [r4, #8]
200011b6:	bf08      	it	eq
200011b8:	665a      	streq	r2, [r3, #100]	; 0x64
200011ba:	aa05      	add	r2, sp, #20
200011bc:	f000 f928 	bl	20001410 <__sfvwrite_r>
200011c0:	2800      	cmp	r0, #0
200011c2:	bf14      	ite	ne
200011c4:	f04f 30ff 	movne.w	r0, #4294967295
200011c8:	200a      	moveq	r0, #10
200011ca:	b009      	add	sp, #36	; 0x24
200011cc:	bd30      	pop	{r4, r5, pc}
200011ce:	4620      	mov	r0, r4
200011d0:	f000 f8ee 	bl	200013b0 <__sinit>
200011d4:	e7dd      	b.n	20001192 <_puts_r+0x32>
200011d6:	bf00      	nop

200011d8 <puts>:
200011d8:	f642 53c0 	movw	r3, #11712	; 0x2dc0
200011dc:	4601      	mov	r1, r0
200011de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e2:	6818      	ldr	r0, [r3, #0]
200011e4:	e7bc      	b.n	20001160 <_puts_r>
200011e6:	bf00      	nop

200011e8 <strlen>:
200011e8:	f020 0103 	bic.w	r1, r0, #3
200011ec:	f010 0003 	ands.w	r0, r0, #3
200011f0:	f1c0 0000 	rsb	r0, r0, #0
200011f4:	f851 3b04 	ldr.w	r3, [r1], #4
200011f8:	f100 0c04 	add.w	ip, r0, #4
200011fc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20001200:	f06f 0200 	mvn.w	r2, #0
20001204:	bf1c      	itt	ne
20001206:	fa22 f20c 	lsrne.w	r2, r2, ip
2000120a:	4313      	orrne	r3, r2
2000120c:	f04f 0c01 	mov.w	ip, #1
20001210:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20001214:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20001218:	eba3 020c 	sub.w	r2, r3, ip
2000121c:	ea22 0203 	bic.w	r2, r2, r3
20001220:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20001224:	bf04      	itt	eq
20001226:	f851 3b04 	ldreq.w	r3, [r1], #4
2000122a:	3004      	addeq	r0, #4
2000122c:	d0f4      	beq.n	20001218 <strlen+0x30>
2000122e:	f013 0fff 	tst.w	r3, #255	; 0xff
20001232:	bf1f      	itttt	ne
20001234:	3001      	addne	r0, #1
20001236:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000123a:	3001      	addne	r0, #1
2000123c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20001240:	bf18      	it	ne
20001242:	3001      	addne	r0, #1
20001244:	4770      	bx	lr
20001246:	bf00      	nop

20001248 <__sfp_lock_acquire>:
20001248:	4770      	bx	lr
2000124a:	bf00      	nop

2000124c <__sfp_lock_release>:
2000124c:	4770      	bx	lr
2000124e:	bf00      	nop

20001250 <__sinit_lock_acquire>:
20001250:	4770      	bx	lr
20001252:	bf00      	nop

20001254 <__sinit_lock_release>:
20001254:	4770      	bx	lr
20001256:	bf00      	nop

20001258 <__fp_lock>:
20001258:	2000      	movs	r0, #0
2000125a:	4770      	bx	lr

2000125c <__fp_unlock>:
2000125c:	2000      	movs	r0, #0
2000125e:	4770      	bx	lr

20001260 <__fp_unlock_all>:
20001260:	f642 53c0 	movw	r3, #11712	; 0x2dc0
20001264:	f241 215d 	movw	r1, #4701	; 0x125d
20001268:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000126c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001270:	6818      	ldr	r0, [r3, #0]
20001272:	f000 ba91 	b.w	20001798 <_fwalk>
20001276:	bf00      	nop

20001278 <__fp_lock_all>:
20001278:	f642 53c0 	movw	r3, #11712	; 0x2dc0
2000127c:	f241 2159 	movw	r1, #4697	; 0x1259
20001280:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001284:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001288:	6818      	ldr	r0, [r3, #0]
2000128a:	f000 ba85 	b.w	20001798 <_fwalk>
2000128e:	bf00      	nop

20001290 <_cleanup_r>:
20001290:	f242 7175 	movw	r1, #10101	; 0x2775
20001294:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001298:	f000 ba7e 	b.w	20001798 <_fwalk>

2000129c <_cleanup>:
2000129c:	f642 5318 	movw	r3, #11544	; 0x2d18
200012a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a4:	6818      	ldr	r0, [r3, #0]
200012a6:	e7f3      	b.n	20001290 <_cleanup_r>

200012a8 <std>:
200012a8:	b510      	push	{r4, lr}
200012aa:	4604      	mov	r4, r0
200012ac:	2300      	movs	r3, #0
200012ae:	305c      	adds	r0, #92	; 0x5c
200012b0:	81a1      	strh	r1, [r4, #12]
200012b2:	4619      	mov	r1, r3
200012b4:	81e2      	strh	r2, [r4, #14]
200012b6:	2208      	movs	r2, #8
200012b8:	6023      	str	r3, [r4, #0]
200012ba:	6063      	str	r3, [r4, #4]
200012bc:	60a3      	str	r3, [r4, #8]
200012be:	6663      	str	r3, [r4, #100]	; 0x64
200012c0:	6123      	str	r3, [r4, #16]
200012c2:	6163      	str	r3, [r4, #20]
200012c4:	61a3      	str	r3, [r4, #24]
200012c6:	f000 febd 	bl	20002044 <memset>
200012ca:	f242 5069 	movw	r0, #9577	; 0x2569
200012ce:	f242 512d 	movw	r1, #9517	; 0x252d
200012d2:	f242 5205 	movw	r2, #9477	; 0x2505
200012d6:	f242 43fd 	movw	r3, #9469	; 0x24fd
200012da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012de:	f2c2 0100 	movt	r1, #8192	; 0x2000
200012e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200012e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ea:	6260      	str	r0, [r4, #36]	; 0x24
200012ec:	62a1      	str	r1, [r4, #40]	; 0x28
200012ee:	62e2      	str	r2, [r4, #44]	; 0x2c
200012f0:	6323      	str	r3, [r4, #48]	; 0x30
200012f2:	6224      	str	r4, [r4, #32]
200012f4:	bd10      	pop	{r4, pc}
200012f6:	bf00      	nop

200012f8 <__sfmoreglue>:
200012f8:	b570      	push	{r4, r5, r6, lr}
200012fa:	2568      	movs	r5, #104	; 0x68
200012fc:	460e      	mov	r6, r1
200012fe:	fb05 f501 	mul.w	r5, r5, r1
20001302:	f105 010c 	add.w	r1, r5, #12
20001306:	f000 fa6d 	bl	200017e4 <_malloc_r>
2000130a:	4604      	mov	r4, r0
2000130c:	b148      	cbz	r0, 20001322 <__sfmoreglue+0x2a>
2000130e:	f100 030c 	add.w	r3, r0, #12
20001312:	2100      	movs	r1, #0
20001314:	6046      	str	r6, [r0, #4]
20001316:	462a      	mov	r2, r5
20001318:	4618      	mov	r0, r3
2000131a:	6021      	str	r1, [r4, #0]
2000131c:	60a3      	str	r3, [r4, #8]
2000131e:	f000 fe91 	bl	20002044 <memset>
20001322:	4620      	mov	r0, r4
20001324:	bd70      	pop	{r4, r5, r6, pc}
20001326:	bf00      	nop

20001328 <__sfp>:
20001328:	f642 5318 	movw	r3, #11544	; 0x2d18
2000132c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001330:	b570      	push	{r4, r5, r6, lr}
20001332:	681d      	ldr	r5, [r3, #0]
20001334:	4606      	mov	r6, r0
20001336:	69ab      	ldr	r3, [r5, #24]
20001338:	2b00      	cmp	r3, #0
2000133a:	d02a      	beq.n	20001392 <__sfp+0x6a>
2000133c:	35d8      	adds	r5, #216	; 0xd8
2000133e:	686b      	ldr	r3, [r5, #4]
20001340:	68ac      	ldr	r4, [r5, #8]
20001342:	3b01      	subs	r3, #1
20001344:	d503      	bpl.n	2000134e <__sfp+0x26>
20001346:	e020      	b.n	2000138a <__sfp+0x62>
20001348:	3468      	adds	r4, #104	; 0x68
2000134a:	3b01      	subs	r3, #1
2000134c:	d41d      	bmi.n	2000138a <__sfp+0x62>
2000134e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20001352:	2a00      	cmp	r2, #0
20001354:	d1f8      	bne.n	20001348 <__sfp+0x20>
20001356:	2500      	movs	r5, #0
20001358:	f04f 33ff 	mov.w	r3, #4294967295
2000135c:	6665      	str	r5, [r4, #100]	; 0x64
2000135e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20001362:	81e3      	strh	r3, [r4, #14]
20001364:	4629      	mov	r1, r5
20001366:	f04f 0301 	mov.w	r3, #1
2000136a:	6025      	str	r5, [r4, #0]
2000136c:	81a3      	strh	r3, [r4, #12]
2000136e:	2208      	movs	r2, #8
20001370:	60a5      	str	r5, [r4, #8]
20001372:	6065      	str	r5, [r4, #4]
20001374:	6125      	str	r5, [r4, #16]
20001376:	6165      	str	r5, [r4, #20]
20001378:	61a5      	str	r5, [r4, #24]
2000137a:	f000 fe63 	bl	20002044 <memset>
2000137e:	64e5      	str	r5, [r4, #76]	; 0x4c
20001380:	6365      	str	r5, [r4, #52]	; 0x34
20001382:	63a5      	str	r5, [r4, #56]	; 0x38
20001384:	64a5      	str	r5, [r4, #72]	; 0x48
20001386:	4620      	mov	r0, r4
20001388:	bd70      	pop	{r4, r5, r6, pc}
2000138a:	6828      	ldr	r0, [r5, #0]
2000138c:	b128      	cbz	r0, 2000139a <__sfp+0x72>
2000138e:	4605      	mov	r5, r0
20001390:	e7d5      	b.n	2000133e <__sfp+0x16>
20001392:	4628      	mov	r0, r5
20001394:	f000 f80c 	bl	200013b0 <__sinit>
20001398:	e7d0      	b.n	2000133c <__sfp+0x14>
2000139a:	4630      	mov	r0, r6
2000139c:	2104      	movs	r1, #4
2000139e:	f7ff ffab 	bl	200012f8 <__sfmoreglue>
200013a2:	6028      	str	r0, [r5, #0]
200013a4:	2800      	cmp	r0, #0
200013a6:	d1f2      	bne.n	2000138e <__sfp+0x66>
200013a8:	230c      	movs	r3, #12
200013aa:	4604      	mov	r4, r0
200013ac:	6033      	str	r3, [r6, #0]
200013ae:	e7ea      	b.n	20001386 <__sfp+0x5e>

200013b0 <__sinit>:
200013b0:	b570      	push	{r4, r5, r6, lr}
200013b2:	6986      	ldr	r6, [r0, #24]
200013b4:	4604      	mov	r4, r0
200013b6:	b106      	cbz	r6, 200013ba <__sinit+0xa>
200013b8:	bd70      	pop	{r4, r5, r6, pc}
200013ba:	f241 2391 	movw	r3, #4753	; 0x1291
200013be:	2501      	movs	r5, #1
200013c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013c4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200013c8:	6283      	str	r3, [r0, #40]	; 0x28
200013ca:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200013ce:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200013d2:	6185      	str	r5, [r0, #24]
200013d4:	f7ff ffa8 	bl	20001328 <__sfp>
200013d8:	6060      	str	r0, [r4, #4]
200013da:	4620      	mov	r0, r4
200013dc:	f7ff ffa4 	bl	20001328 <__sfp>
200013e0:	60a0      	str	r0, [r4, #8]
200013e2:	4620      	mov	r0, r4
200013e4:	f7ff ffa0 	bl	20001328 <__sfp>
200013e8:	4632      	mov	r2, r6
200013ea:	2104      	movs	r1, #4
200013ec:	4623      	mov	r3, r4
200013ee:	60e0      	str	r0, [r4, #12]
200013f0:	6860      	ldr	r0, [r4, #4]
200013f2:	f7ff ff59 	bl	200012a8 <std>
200013f6:	462a      	mov	r2, r5
200013f8:	68a0      	ldr	r0, [r4, #8]
200013fa:	2109      	movs	r1, #9
200013fc:	4623      	mov	r3, r4
200013fe:	f7ff ff53 	bl	200012a8 <std>
20001402:	4623      	mov	r3, r4
20001404:	68e0      	ldr	r0, [r4, #12]
20001406:	2112      	movs	r1, #18
20001408:	2202      	movs	r2, #2
2000140a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000140e:	e74b      	b.n	200012a8 <std>

20001410 <__sfvwrite_r>:
20001410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001414:	6893      	ldr	r3, [r2, #8]
20001416:	b085      	sub	sp, #20
20001418:	4690      	mov	r8, r2
2000141a:	460c      	mov	r4, r1
2000141c:	9003      	str	r0, [sp, #12]
2000141e:	2b00      	cmp	r3, #0
20001420:	d064      	beq.n	200014ec <__sfvwrite_r+0xdc>
20001422:	8988      	ldrh	r0, [r1, #12]
20001424:	fa1f fa80 	uxth.w	sl, r0
20001428:	f01a 0f08 	tst.w	sl, #8
2000142c:	f000 80a0 	beq.w	20001570 <__sfvwrite_r+0x160>
20001430:	690b      	ldr	r3, [r1, #16]
20001432:	2b00      	cmp	r3, #0
20001434:	f000 809c 	beq.w	20001570 <__sfvwrite_r+0x160>
20001438:	f01a 0b02 	ands.w	fp, sl, #2
2000143c:	f8d8 5000 	ldr.w	r5, [r8]
20001440:	bf1c      	itt	ne
20001442:	f04f 0a00 	movne.w	sl, #0
20001446:	4657      	movne	r7, sl
20001448:	d136      	bne.n	200014b8 <__sfvwrite_r+0xa8>
2000144a:	f01a 0a01 	ands.w	sl, sl, #1
2000144e:	bf1d      	ittte	ne
20001450:	46dc      	movne	ip, fp
20001452:	46d9      	movne	r9, fp
20001454:	465f      	movne	r7, fp
20001456:	4656      	moveq	r6, sl
20001458:	d152      	bne.n	20001500 <__sfvwrite_r+0xf0>
2000145a:	b326      	cbz	r6, 200014a6 <__sfvwrite_r+0x96>
2000145c:	b280      	uxth	r0, r0
2000145e:	68a7      	ldr	r7, [r4, #8]
20001460:	f410 7f00 	tst.w	r0, #512	; 0x200
20001464:	f000 808f 	beq.w	20001586 <__sfvwrite_r+0x176>
20001468:	42be      	cmp	r6, r7
2000146a:	46bb      	mov	fp, r7
2000146c:	f080 80a7 	bcs.w	200015be <__sfvwrite_r+0x1ae>
20001470:	6820      	ldr	r0, [r4, #0]
20001472:	4637      	mov	r7, r6
20001474:	46b3      	mov	fp, r6
20001476:	465a      	mov	r2, fp
20001478:	4651      	mov	r1, sl
2000147a:	f000 fd87 	bl	20001f8c <memmove>
2000147e:	68a2      	ldr	r2, [r4, #8]
20001480:	6823      	ldr	r3, [r4, #0]
20001482:	46b1      	mov	r9, r6
20001484:	1bd7      	subs	r7, r2, r7
20001486:	60a7      	str	r7, [r4, #8]
20001488:	4637      	mov	r7, r6
2000148a:	445b      	add	r3, fp
2000148c:	6023      	str	r3, [r4, #0]
2000148e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001492:	ebc9 0606 	rsb	r6, r9, r6
20001496:	44ca      	add	sl, r9
20001498:	1bdf      	subs	r7, r3, r7
2000149a:	f8c8 7008 	str.w	r7, [r8, #8]
2000149e:	b32f      	cbz	r7, 200014ec <__sfvwrite_r+0xdc>
200014a0:	89a0      	ldrh	r0, [r4, #12]
200014a2:	2e00      	cmp	r6, #0
200014a4:	d1da      	bne.n	2000145c <__sfvwrite_r+0x4c>
200014a6:	f8d5 a000 	ldr.w	sl, [r5]
200014aa:	686e      	ldr	r6, [r5, #4]
200014ac:	3508      	adds	r5, #8
200014ae:	e7d4      	b.n	2000145a <__sfvwrite_r+0x4a>
200014b0:	f8d5 a000 	ldr.w	sl, [r5]
200014b4:	686f      	ldr	r7, [r5, #4]
200014b6:	3508      	adds	r5, #8
200014b8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
200014bc:	bf34      	ite	cc
200014be:	463b      	movcc	r3, r7
200014c0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
200014c4:	4652      	mov	r2, sl
200014c6:	9803      	ldr	r0, [sp, #12]
200014c8:	2f00      	cmp	r7, #0
200014ca:	d0f1      	beq.n	200014b0 <__sfvwrite_r+0xa0>
200014cc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200014ce:	6a21      	ldr	r1, [r4, #32]
200014d0:	47b0      	blx	r6
200014d2:	2800      	cmp	r0, #0
200014d4:	4482      	add	sl, r0
200014d6:	ebc0 0707 	rsb	r7, r0, r7
200014da:	f340 80ec 	ble.w	200016b6 <__sfvwrite_r+0x2a6>
200014de:	f8d8 3008 	ldr.w	r3, [r8, #8]
200014e2:	1a18      	subs	r0, r3, r0
200014e4:	f8c8 0008 	str.w	r0, [r8, #8]
200014e8:	2800      	cmp	r0, #0
200014ea:	d1e5      	bne.n	200014b8 <__sfvwrite_r+0xa8>
200014ec:	2000      	movs	r0, #0
200014ee:	b005      	add	sp, #20
200014f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200014f4:	f8d5 9000 	ldr.w	r9, [r5]
200014f8:	f04f 0c00 	mov.w	ip, #0
200014fc:	686f      	ldr	r7, [r5, #4]
200014fe:	3508      	adds	r5, #8
20001500:	2f00      	cmp	r7, #0
20001502:	d0f7      	beq.n	200014f4 <__sfvwrite_r+0xe4>
20001504:	f1bc 0f00 	cmp.w	ip, #0
20001508:	f000 80b5 	beq.w	20001676 <__sfvwrite_r+0x266>
2000150c:	6963      	ldr	r3, [r4, #20]
2000150e:	45bb      	cmp	fp, r7
20001510:	bf34      	ite	cc
20001512:	46da      	movcc	sl, fp
20001514:	46ba      	movcs	sl, r7
20001516:	68a6      	ldr	r6, [r4, #8]
20001518:	6820      	ldr	r0, [r4, #0]
2000151a:	6922      	ldr	r2, [r4, #16]
2000151c:	199e      	adds	r6, r3, r6
2000151e:	4290      	cmp	r0, r2
20001520:	bf94      	ite	ls
20001522:	2200      	movls	r2, #0
20001524:	2201      	movhi	r2, #1
20001526:	45b2      	cmp	sl, r6
20001528:	bfd4      	ite	le
2000152a:	2200      	movle	r2, #0
2000152c:	f002 0201 	andgt.w	r2, r2, #1
20001530:	2a00      	cmp	r2, #0
20001532:	f040 80ae 	bne.w	20001692 <__sfvwrite_r+0x282>
20001536:	459a      	cmp	sl, r3
20001538:	f2c0 8082 	blt.w	20001640 <__sfvwrite_r+0x230>
2000153c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000153e:	464a      	mov	r2, r9
20001540:	f8cd c004 	str.w	ip, [sp, #4]
20001544:	9803      	ldr	r0, [sp, #12]
20001546:	6a21      	ldr	r1, [r4, #32]
20001548:	47b0      	blx	r6
2000154a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000154e:	1e06      	subs	r6, r0, #0
20001550:	f340 80b1 	ble.w	200016b6 <__sfvwrite_r+0x2a6>
20001554:	ebbb 0b06 	subs.w	fp, fp, r6
20001558:	f000 8086 	beq.w	20001668 <__sfvwrite_r+0x258>
2000155c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001560:	44b1      	add	r9, r6
20001562:	1bbf      	subs	r7, r7, r6
20001564:	1b9e      	subs	r6, r3, r6
20001566:	f8c8 6008 	str.w	r6, [r8, #8]
2000156a:	2e00      	cmp	r6, #0
2000156c:	d1c8      	bne.n	20001500 <__sfvwrite_r+0xf0>
2000156e:	e7bd      	b.n	200014ec <__sfvwrite_r+0xdc>
20001570:	9803      	ldr	r0, [sp, #12]
20001572:	4621      	mov	r1, r4
20001574:	f001 f80a 	bl	2000258c <__swsetup_r>
20001578:	2800      	cmp	r0, #0
2000157a:	f040 80d4 	bne.w	20001726 <__sfvwrite_r+0x316>
2000157e:	89a0      	ldrh	r0, [r4, #12]
20001580:	fa1f fa80 	uxth.w	sl, r0
20001584:	e758      	b.n	20001438 <__sfvwrite_r+0x28>
20001586:	6820      	ldr	r0, [r4, #0]
20001588:	46b9      	mov	r9, r7
2000158a:	6923      	ldr	r3, [r4, #16]
2000158c:	4298      	cmp	r0, r3
2000158e:	bf94      	ite	ls
20001590:	2300      	movls	r3, #0
20001592:	2301      	movhi	r3, #1
20001594:	42b7      	cmp	r7, r6
20001596:	bf2c      	ite	cs
20001598:	2300      	movcs	r3, #0
2000159a:	f003 0301 	andcc.w	r3, r3, #1
2000159e:	2b00      	cmp	r3, #0
200015a0:	f040 809d 	bne.w	200016de <__sfvwrite_r+0x2ce>
200015a4:	6963      	ldr	r3, [r4, #20]
200015a6:	429e      	cmp	r6, r3
200015a8:	f0c0 808c 	bcc.w	200016c4 <__sfvwrite_r+0x2b4>
200015ac:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200015ae:	4652      	mov	r2, sl
200015b0:	9803      	ldr	r0, [sp, #12]
200015b2:	6a21      	ldr	r1, [r4, #32]
200015b4:	47b8      	blx	r7
200015b6:	1e07      	subs	r7, r0, #0
200015b8:	dd7d      	ble.n	200016b6 <__sfvwrite_r+0x2a6>
200015ba:	46b9      	mov	r9, r7
200015bc:	e767      	b.n	2000148e <__sfvwrite_r+0x7e>
200015be:	f410 6f90 	tst.w	r0, #1152	; 0x480
200015c2:	bf08      	it	eq
200015c4:	6820      	ldreq	r0, [r4, #0]
200015c6:	f43f af56 	beq.w	20001476 <__sfvwrite_r+0x66>
200015ca:	6962      	ldr	r2, [r4, #20]
200015cc:	6921      	ldr	r1, [r4, #16]
200015ce:	6823      	ldr	r3, [r4, #0]
200015d0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
200015d4:	1a5b      	subs	r3, r3, r1
200015d6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
200015da:	f103 0c01 	add.w	ip, r3, #1
200015de:	44b4      	add	ip, r6
200015e0:	ea4f 0969 	mov.w	r9, r9, asr #1
200015e4:	45e1      	cmp	r9, ip
200015e6:	464a      	mov	r2, r9
200015e8:	bf3c      	itt	cc
200015ea:	46e1      	movcc	r9, ip
200015ec:	464a      	movcc	r2, r9
200015ee:	f410 6f80 	tst.w	r0, #1024	; 0x400
200015f2:	f000 8083 	beq.w	200016fc <__sfvwrite_r+0x2ec>
200015f6:	4611      	mov	r1, r2
200015f8:	9803      	ldr	r0, [sp, #12]
200015fa:	9302      	str	r3, [sp, #8]
200015fc:	f000 f8f2 	bl	200017e4 <_malloc_r>
20001600:	9b02      	ldr	r3, [sp, #8]
20001602:	2800      	cmp	r0, #0
20001604:	f000 8099 	beq.w	2000173a <__sfvwrite_r+0x32a>
20001608:	461a      	mov	r2, r3
2000160a:	6921      	ldr	r1, [r4, #16]
2000160c:	9302      	str	r3, [sp, #8]
2000160e:	9001      	str	r0, [sp, #4]
20001610:	f000 fbf4 	bl	20001dfc <memcpy>
20001614:	89a2      	ldrh	r2, [r4, #12]
20001616:	9b02      	ldr	r3, [sp, #8]
20001618:	f8dd c004 	ldr.w	ip, [sp, #4]
2000161c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20001620:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001624:	81a2      	strh	r2, [r4, #12]
20001626:	ebc3 0209 	rsb	r2, r3, r9
2000162a:	eb0c 0003 	add.w	r0, ip, r3
2000162e:	4637      	mov	r7, r6
20001630:	46b3      	mov	fp, r6
20001632:	60a2      	str	r2, [r4, #8]
20001634:	f8c4 c010 	str.w	ip, [r4, #16]
20001638:	6020      	str	r0, [r4, #0]
2000163a:	f8c4 9014 	str.w	r9, [r4, #20]
2000163e:	e71a      	b.n	20001476 <__sfvwrite_r+0x66>
20001640:	4652      	mov	r2, sl
20001642:	4649      	mov	r1, r9
20001644:	4656      	mov	r6, sl
20001646:	f8cd c004 	str.w	ip, [sp, #4]
2000164a:	f000 fc9f 	bl	20001f8c <memmove>
2000164e:	68a2      	ldr	r2, [r4, #8]
20001650:	6823      	ldr	r3, [r4, #0]
20001652:	ebbb 0b06 	subs.w	fp, fp, r6
20001656:	ebca 0202 	rsb	r2, sl, r2
2000165a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000165e:	4453      	add	r3, sl
20001660:	60a2      	str	r2, [r4, #8]
20001662:	6023      	str	r3, [r4, #0]
20001664:	f47f af7a 	bne.w	2000155c <__sfvwrite_r+0x14c>
20001668:	9803      	ldr	r0, [sp, #12]
2000166a:	4621      	mov	r1, r4
2000166c:	f001 f88a 	bl	20002784 <_fflush_r>
20001670:	bb08      	cbnz	r0, 200016b6 <__sfvwrite_r+0x2a6>
20001672:	46dc      	mov	ip, fp
20001674:	e772      	b.n	2000155c <__sfvwrite_r+0x14c>
20001676:	4648      	mov	r0, r9
20001678:	210a      	movs	r1, #10
2000167a:	463a      	mov	r2, r7
2000167c:	f000 fb84 	bl	20001d88 <memchr>
20001680:	2800      	cmp	r0, #0
20001682:	d04b      	beq.n	2000171c <__sfvwrite_r+0x30c>
20001684:	f100 0b01 	add.w	fp, r0, #1
20001688:	f04f 0c01 	mov.w	ip, #1
2000168c:	ebc9 0b0b 	rsb	fp, r9, fp
20001690:	e73c      	b.n	2000150c <__sfvwrite_r+0xfc>
20001692:	4649      	mov	r1, r9
20001694:	4632      	mov	r2, r6
20001696:	f8cd c004 	str.w	ip, [sp, #4]
2000169a:	f000 fc77 	bl	20001f8c <memmove>
2000169e:	6823      	ldr	r3, [r4, #0]
200016a0:	4621      	mov	r1, r4
200016a2:	9803      	ldr	r0, [sp, #12]
200016a4:	199b      	adds	r3, r3, r6
200016a6:	6023      	str	r3, [r4, #0]
200016a8:	f001 f86c 	bl	20002784 <_fflush_r>
200016ac:	f8dd c004 	ldr.w	ip, [sp, #4]
200016b0:	2800      	cmp	r0, #0
200016b2:	f43f af4f 	beq.w	20001554 <__sfvwrite_r+0x144>
200016b6:	89a3      	ldrh	r3, [r4, #12]
200016b8:	f04f 30ff 	mov.w	r0, #4294967295
200016bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200016c0:	81a3      	strh	r3, [r4, #12]
200016c2:	e714      	b.n	200014ee <__sfvwrite_r+0xde>
200016c4:	4632      	mov	r2, r6
200016c6:	4651      	mov	r1, sl
200016c8:	f000 fc60 	bl	20001f8c <memmove>
200016cc:	68a2      	ldr	r2, [r4, #8]
200016ce:	6823      	ldr	r3, [r4, #0]
200016d0:	4637      	mov	r7, r6
200016d2:	1b92      	subs	r2, r2, r6
200016d4:	46b1      	mov	r9, r6
200016d6:	199b      	adds	r3, r3, r6
200016d8:	60a2      	str	r2, [r4, #8]
200016da:	6023      	str	r3, [r4, #0]
200016dc:	e6d7      	b.n	2000148e <__sfvwrite_r+0x7e>
200016de:	4651      	mov	r1, sl
200016e0:	463a      	mov	r2, r7
200016e2:	f000 fc53 	bl	20001f8c <memmove>
200016e6:	6823      	ldr	r3, [r4, #0]
200016e8:	9803      	ldr	r0, [sp, #12]
200016ea:	4621      	mov	r1, r4
200016ec:	19db      	adds	r3, r3, r7
200016ee:	6023      	str	r3, [r4, #0]
200016f0:	f001 f848 	bl	20002784 <_fflush_r>
200016f4:	2800      	cmp	r0, #0
200016f6:	f43f aeca 	beq.w	2000148e <__sfvwrite_r+0x7e>
200016fa:	e7dc      	b.n	200016b6 <__sfvwrite_r+0x2a6>
200016fc:	9803      	ldr	r0, [sp, #12]
200016fe:	9302      	str	r3, [sp, #8]
20001700:	f000 fd0e 	bl	20002120 <_realloc_r>
20001704:	9b02      	ldr	r3, [sp, #8]
20001706:	4684      	mov	ip, r0
20001708:	2800      	cmp	r0, #0
2000170a:	d18c      	bne.n	20001626 <__sfvwrite_r+0x216>
2000170c:	6921      	ldr	r1, [r4, #16]
2000170e:	9803      	ldr	r0, [sp, #12]
20001710:	f001 f948 	bl	200029a4 <_free_r>
20001714:	9903      	ldr	r1, [sp, #12]
20001716:	230c      	movs	r3, #12
20001718:	600b      	str	r3, [r1, #0]
2000171a:	e7cc      	b.n	200016b6 <__sfvwrite_r+0x2a6>
2000171c:	f107 0b01 	add.w	fp, r7, #1
20001720:	f04f 0c01 	mov.w	ip, #1
20001724:	e6f2      	b.n	2000150c <__sfvwrite_r+0xfc>
20001726:	9903      	ldr	r1, [sp, #12]
20001728:	2209      	movs	r2, #9
2000172a:	89a3      	ldrh	r3, [r4, #12]
2000172c:	f04f 30ff 	mov.w	r0, #4294967295
20001730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20001734:	600a      	str	r2, [r1, #0]
20001736:	81a3      	strh	r3, [r4, #12]
20001738:	e6d9      	b.n	200014ee <__sfvwrite_r+0xde>
2000173a:	9a03      	ldr	r2, [sp, #12]
2000173c:	230c      	movs	r3, #12
2000173e:	6013      	str	r3, [r2, #0]
20001740:	e7b9      	b.n	200016b6 <__sfvwrite_r+0x2a6>
20001742:	bf00      	nop

20001744 <_fwalk_reent>:
20001744:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20001748:	4607      	mov	r7, r0
2000174a:	468a      	mov	sl, r1
2000174c:	f7ff fd7c 	bl	20001248 <__sfp_lock_acquire>
20001750:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20001754:	bf08      	it	eq
20001756:	46b0      	moveq	r8, r6
20001758:	d018      	beq.n	2000178c <_fwalk_reent+0x48>
2000175a:	f04f 0800 	mov.w	r8, #0
2000175e:	6875      	ldr	r5, [r6, #4]
20001760:	68b4      	ldr	r4, [r6, #8]
20001762:	3d01      	subs	r5, #1
20001764:	d40f      	bmi.n	20001786 <_fwalk_reent+0x42>
20001766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000176a:	b14b      	cbz	r3, 20001780 <_fwalk_reent+0x3c>
2000176c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20001770:	4621      	mov	r1, r4
20001772:	4638      	mov	r0, r7
20001774:	f1b3 3fff 	cmp.w	r3, #4294967295
20001778:	d002      	beq.n	20001780 <_fwalk_reent+0x3c>
2000177a:	47d0      	blx	sl
2000177c:	ea48 0800 	orr.w	r8, r8, r0
20001780:	3468      	adds	r4, #104	; 0x68
20001782:	3d01      	subs	r5, #1
20001784:	d5ef      	bpl.n	20001766 <_fwalk_reent+0x22>
20001786:	6836      	ldr	r6, [r6, #0]
20001788:	2e00      	cmp	r6, #0
2000178a:	d1e8      	bne.n	2000175e <_fwalk_reent+0x1a>
2000178c:	f7ff fd5e 	bl	2000124c <__sfp_lock_release>
20001790:	4640      	mov	r0, r8
20001792:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20001796:	bf00      	nop

20001798 <_fwalk>:
20001798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000179c:	4606      	mov	r6, r0
2000179e:	4688      	mov	r8, r1
200017a0:	f7ff fd52 	bl	20001248 <__sfp_lock_acquire>
200017a4:	36d8      	adds	r6, #216	; 0xd8
200017a6:	bf08      	it	eq
200017a8:	4637      	moveq	r7, r6
200017aa:	d015      	beq.n	200017d8 <_fwalk+0x40>
200017ac:	2700      	movs	r7, #0
200017ae:	6875      	ldr	r5, [r6, #4]
200017b0:	68b4      	ldr	r4, [r6, #8]
200017b2:	3d01      	subs	r5, #1
200017b4:	d40d      	bmi.n	200017d2 <_fwalk+0x3a>
200017b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200017ba:	b13b      	cbz	r3, 200017cc <_fwalk+0x34>
200017bc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200017c0:	4620      	mov	r0, r4
200017c2:	f1b3 3fff 	cmp.w	r3, #4294967295
200017c6:	d001      	beq.n	200017cc <_fwalk+0x34>
200017c8:	47c0      	blx	r8
200017ca:	4307      	orrs	r7, r0
200017cc:	3468      	adds	r4, #104	; 0x68
200017ce:	3d01      	subs	r5, #1
200017d0:	d5f1      	bpl.n	200017b6 <_fwalk+0x1e>
200017d2:	6836      	ldr	r6, [r6, #0]
200017d4:	2e00      	cmp	r6, #0
200017d6:	d1ea      	bne.n	200017ae <_fwalk+0x16>
200017d8:	f7ff fd38 	bl	2000124c <__sfp_lock_release>
200017dc:	4638      	mov	r0, r7
200017de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200017e2:	bf00      	nop

200017e4 <_malloc_r>:
200017e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200017e8:	f101 040b 	add.w	r4, r1, #11
200017ec:	2c16      	cmp	r4, #22
200017ee:	b083      	sub	sp, #12
200017f0:	4606      	mov	r6, r0
200017f2:	d82f      	bhi.n	20001854 <_malloc_r+0x70>
200017f4:	2300      	movs	r3, #0
200017f6:	2410      	movs	r4, #16
200017f8:	428c      	cmp	r4, r1
200017fa:	bf2c      	ite	cs
200017fc:	4619      	movcs	r1, r3
200017fe:	f043 0101 	orrcc.w	r1, r3, #1
20001802:	2900      	cmp	r1, #0
20001804:	d130      	bne.n	20001868 <_malloc_r+0x84>
20001806:	4630      	mov	r0, r6
20001808:	f000 fc86 	bl	20002118 <__malloc_lock>
2000180c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20001810:	d22e      	bcs.n	20001870 <_malloc_r+0x8c>
20001812:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20001816:	f642 65b4 	movw	r5, #11956	; 0x2eb4
2000181a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000181e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20001822:	68d3      	ldr	r3, [r2, #12]
20001824:	4293      	cmp	r3, r2
20001826:	f000 8206 	beq.w	20001c36 <_malloc_r+0x452>
2000182a:	685a      	ldr	r2, [r3, #4]
2000182c:	f103 0508 	add.w	r5, r3, #8
20001830:	68d9      	ldr	r1, [r3, #12]
20001832:	4630      	mov	r0, r6
20001834:	f022 0c03 	bic.w	ip, r2, #3
20001838:	689a      	ldr	r2, [r3, #8]
2000183a:	4463      	add	r3, ip
2000183c:	685c      	ldr	r4, [r3, #4]
2000183e:	608a      	str	r2, [r1, #8]
20001840:	f044 0401 	orr.w	r4, r4, #1
20001844:	60d1      	str	r1, [r2, #12]
20001846:	605c      	str	r4, [r3, #4]
20001848:	f000 fc68 	bl	2000211c <__malloc_unlock>
2000184c:	4628      	mov	r0, r5
2000184e:	b003      	add	sp, #12
20001850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001854:	f024 0407 	bic.w	r4, r4, #7
20001858:	0fe3      	lsrs	r3, r4, #31
2000185a:	428c      	cmp	r4, r1
2000185c:	bf2c      	ite	cs
2000185e:	4619      	movcs	r1, r3
20001860:	f043 0101 	orrcc.w	r1, r3, #1
20001864:	2900      	cmp	r1, #0
20001866:	d0ce      	beq.n	20001806 <_malloc_r+0x22>
20001868:	230c      	movs	r3, #12
2000186a:	2500      	movs	r5, #0
2000186c:	6033      	str	r3, [r6, #0]
2000186e:	e7ed      	b.n	2000184c <_malloc_r+0x68>
20001870:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20001874:	bf04      	itt	eq
20001876:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000187a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000187e:	f040 8090 	bne.w	200019a2 <_malloc_r+0x1be>
20001882:	f642 65b4 	movw	r5, #11956	; 0x2eb4
20001886:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000188a:	1828      	adds	r0, r5, r0
2000188c:	68c3      	ldr	r3, [r0, #12]
2000188e:	4298      	cmp	r0, r3
20001890:	d106      	bne.n	200018a0 <_malloc_r+0xbc>
20001892:	e00d      	b.n	200018b0 <_malloc_r+0xcc>
20001894:	2a00      	cmp	r2, #0
20001896:	f280 816f 	bge.w	20001b78 <_malloc_r+0x394>
2000189a:	68db      	ldr	r3, [r3, #12]
2000189c:	4298      	cmp	r0, r3
2000189e:	d007      	beq.n	200018b0 <_malloc_r+0xcc>
200018a0:	6859      	ldr	r1, [r3, #4]
200018a2:	f021 0103 	bic.w	r1, r1, #3
200018a6:	1b0a      	subs	r2, r1, r4
200018a8:	2a0f      	cmp	r2, #15
200018aa:	ddf3      	ble.n	20001894 <_malloc_r+0xb0>
200018ac:	f10e 3eff 	add.w	lr, lr, #4294967295
200018b0:	f10e 0e01 	add.w	lr, lr, #1
200018b4:	f642 67b4 	movw	r7, #11956	; 0x2eb4
200018b8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200018bc:	f107 0108 	add.w	r1, r7, #8
200018c0:	688b      	ldr	r3, [r1, #8]
200018c2:	4299      	cmp	r1, r3
200018c4:	bf08      	it	eq
200018c6:	687a      	ldreq	r2, [r7, #4]
200018c8:	d026      	beq.n	20001918 <_malloc_r+0x134>
200018ca:	685a      	ldr	r2, [r3, #4]
200018cc:	f022 0c03 	bic.w	ip, r2, #3
200018d0:	ebc4 020c 	rsb	r2, r4, ip
200018d4:	2a0f      	cmp	r2, #15
200018d6:	f300 8194 	bgt.w	20001c02 <_malloc_r+0x41e>
200018da:	2a00      	cmp	r2, #0
200018dc:	60c9      	str	r1, [r1, #12]
200018de:	6089      	str	r1, [r1, #8]
200018e0:	f280 8099 	bge.w	20001a16 <_malloc_r+0x232>
200018e4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200018e8:	f080 8165 	bcs.w	20001bb6 <_malloc_r+0x3d2>
200018ec:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200018f0:	f04f 0a01 	mov.w	sl, #1
200018f4:	687a      	ldr	r2, [r7, #4]
200018f6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200018fa:	ea4f 0cac 	mov.w	ip, ip, asr #2
200018fe:	fa0a fc0c 	lsl.w	ip, sl, ip
20001902:	60d8      	str	r0, [r3, #12]
20001904:	f8d0 8008 	ldr.w	r8, [r0, #8]
20001908:	ea4c 0202 	orr.w	r2, ip, r2
2000190c:	607a      	str	r2, [r7, #4]
2000190e:	f8c3 8008 	str.w	r8, [r3, #8]
20001912:	f8c8 300c 	str.w	r3, [r8, #12]
20001916:	6083      	str	r3, [r0, #8]
20001918:	f04f 0c01 	mov.w	ip, #1
2000191c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20001920:	fa0c fc03 	lsl.w	ip, ip, r3
20001924:	4594      	cmp	ip, r2
20001926:	f200 8082 	bhi.w	20001a2e <_malloc_r+0x24a>
2000192a:	ea12 0f0c 	tst.w	r2, ip
2000192e:	d108      	bne.n	20001942 <_malloc_r+0x15e>
20001930:	f02e 0e03 	bic.w	lr, lr, #3
20001934:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001938:	f10e 0e04 	add.w	lr, lr, #4
2000193c:	ea12 0f0c 	tst.w	r2, ip
20001940:	d0f8      	beq.n	20001934 <_malloc_r+0x150>
20001942:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20001946:	46f2      	mov	sl, lr
20001948:	46c8      	mov	r8, r9
2000194a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000194e:	4598      	cmp	r8, r3
20001950:	d107      	bne.n	20001962 <_malloc_r+0x17e>
20001952:	e168      	b.n	20001c26 <_malloc_r+0x442>
20001954:	2a00      	cmp	r2, #0
20001956:	f280 8178 	bge.w	20001c4a <_malloc_r+0x466>
2000195a:	68db      	ldr	r3, [r3, #12]
2000195c:	4598      	cmp	r8, r3
2000195e:	f000 8162 	beq.w	20001c26 <_malloc_r+0x442>
20001962:	6858      	ldr	r0, [r3, #4]
20001964:	f020 0003 	bic.w	r0, r0, #3
20001968:	1b02      	subs	r2, r0, r4
2000196a:	2a0f      	cmp	r2, #15
2000196c:	ddf2      	ble.n	20001954 <_malloc_r+0x170>
2000196e:	461d      	mov	r5, r3
20001970:	191f      	adds	r7, r3, r4
20001972:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20001976:	f044 0e01 	orr.w	lr, r4, #1
2000197a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000197e:	4630      	mov	r0, r6
20001980:	50ba      	str	r2, [r7, r2]
20001982:	f042 0201 	orr.w	r2, r2, #1
20001986:	f8c3 e004 	str.w	lr, [r3, #4]
2000198a:	f8cc 4008 	str.w	r4, [ip, #8]
2000198e:	f8c4 c00c 	str.w	ip, [r4, #12]
20001992:	608f      	str	r7, [r1, #8]
20001994:	60cf      	str	r7, [r1, #12]
20001996:	607a      	str	r2, [r7, #4]
20001998:	60b9      	str	r1, [r7, #8]
2000199a:	60f9      	str	r1, [r7, #12]
2000199c:	f000 fbbe 	bl	2000211c <__malloc_unlock>
200019a0:	e754      	b.n	2000184c <_malloc_r+0x68>
200019a2:	f1be 0f04 	cmp.w	lr, #4
200019a6:	bf9e      	ittt	ls
200019a8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200019ac:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200019b0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200019b4:	f67f af65 	bls.w	20001882 <_malloc_r+0x9e>
200019b8:	f1be 0f14 	cmp.w	lr, #20
200019bc:	bf9c      	itt	ls
200019be:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200019c2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200019c6:	f67f af5c 	bls.w	20001882 <_malloc_r+0x9e>
200019ca:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200019ce:	bf9e      	ittt	ls
200019d0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200019d4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200019d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200019dc:	f67f af51 	bls.w	20001882 <_malloc_r+0x9e>
200019e0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200019e4:	bf9e      	ittt	ls
200019e6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200019ea:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200019ee:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200019f2:	f67f af46 	bls.w	20001882 <_malloc_r+0x9e>
200019f6:	f240 5354 	movw	r3, #1364	; 0x554
200019fa:	459e      	cmp	lr, r3
200019fc:	bf95      	itete	ls
200019fe:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20001a02:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20001a06:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20001a0a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20001a0e:	bf98      	it	ls
20001a10:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001a14:	e735      	b.n	20001882 <_malloc_r+0x9e>
20001a16:	eb03 020c 	add.w	r2, r3, ip
20001a1a:	f103 0508 	add.w	r5, r3, #8
20001a1e:	4630      	mov	r0, r6
20001a20:	6853      	ldr	r3, [r2, #4]
20001a22:	f043 0301 	orr.w	r3, r3, #1
20001a26:	6053      	str	r3, [r2, #4]
20001a28:	f000 fb78 	bl	2000211c <__malloc_unlock>
20001a2c:	e70e      	b.n	2000184c <_malloc_r+0x68>
20001a2e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001a32:	f8d8 3004 	ldr.w	r3, [r8, #4]
20001a36:	f023 0903 	bic.w	r9, r3, #3
20001a3a:	ebc4 0209 	rsb	r2, r4, r9
20001a3e:	454c      	cmp	r4, r9
20001a40:	bf94      	ite	ls
20001a42:	2300      	movls	r3, #0
20001a44:	2301      	movhi	r3, #1
20001a46:	2a0f      	cmp	r2, #15
20001a48:	bfd8      	it	le
20001a4a:	f043 0301 	orrle.w	r3, r3, #1
20001a4e:	2b00      	cmp	r3, #0
20001a50:	f000 80a1 	beq.w	20001b96 <_malloc_r+0x3b2>
20001a54:	f243 2bd0 	movw	fp, #13008	; 0x32d0
20001a58:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20001a5c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20001a60:	f8db 3000 	ldr.w	r3, [fp]
20001a64:	3310      	adds	r3, #16
20001a66:	191b      	adds	r3, r3, r4
20001a68:	f1b2 3fff 	cmp.w	r2, #4294967295
20001a6c:	d006      	beq.n	20001a7c <_malloc_r+0x298>
20001a6e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20001a72:	331f      	adds	r3, #31
20001a74:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20001a78:	f023 031f 	bic.w	r3, r3, #31
20001a7c:	4619      	mov	r1, r3
20001a7e:	4630      	mov	r0, r6
20001a80:	9301      	str	r3, [sp, #4]
20001a82:	f000 fd27 	bl	200024d4 <_sbrk_r>
20001a86:	9b01      	ldr	r3, [sp, #4]
20001a88:	f1b0 3fff 	cmp.w	r0, #4294967295
20001a8c:	4682      	mov	sl, r0
20001a8e:	f000 80f4 	beq.w	20001c7a <_malloc_r+0x496>
20001a92:	eb08 0109 	add.w	r1, r8, r9
20001a96:	4281      	cmp	r1, r0
20001a98:	f200 80ec 	bhi.w	20001c74 <_malloc_r+0x490>
20001a9c:	f8db 2004 	ldr.w	r2, [fp, #4]
20001aa0:	189a      	adds	r2, r3, r2
20001aa2:	4551      	cmp	r1, sl
20001aa4:	f8cb 2004 	str.w	r2, [fp, #4]
20001aa8:	f000 8145 	beq.w	20001d36 <_malloc_r+0x552>
20001aac:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20001ab0:	f642 60b4 	movw	r0, #11956	; 0x2eb4
20001ab4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ab8:	f1b5 3fff 	cmp.w	r5, #4294967295
20001abc:	bf08      	it	eq
20001abe:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20001ac2:	d003      	beq.n	20001acc <_malloc_r+0x2e8>
20001ac4:	4452      	add	r2, sl
20001ac6:	1a51      	subs	r1, r2, r1
20001ac8:	f8cb 1004 	str.w	r1, [fp, #4]
20001acc:	f01a 0507 	ands.w	r5, sl, #7
20001ad0:	4630      	mov	r0, r6
20001ad2:	bf17      	itett	ne
20001ad4:	f1c5 0508 	rsbne	r5, r5, #8
20001ad8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20001adc:	44aa      	addne	sl, r5
20001ade:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20001ae2:	4453      	add	r3, sl
20001ae4:	051b      	lsls	r3, r3, #20
20001ae6:	0d1b      	lsrs	r3, r3, #20
20001ae8:	1aed      	subs	r5, r5, r3
20001aea:	4629      	mov	r1, r5
20001aec:	f000 fcf2 	bl	200024d4 <_sbrk_r>
20001af0:	f1b0 3fff 	cmp.w	r0, #4294967295
20001af4:	f000 812c 	beq.w	20001d50 <_malloc_r+0x56c>
20001af8:	ebca 0100 	rsb	r1, sl, r0
20001afc:	1949      	adds	r1, r1, r5
20001afe:	f041 0101 	orr.w	r1, r1, #1
20001b02:	f8db 2004 	ldr.w	r2, [fp, #4]
20001b06:	f243 23d0 	movw	r3, #13008	; 0x32d0
20001b0a:	f8c7 a008 	str.w	sl, [r7, #8]
20001b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b12:	18aa      	adds	r2, r5, r2
20001b14:	45b8      	cmp	r8, r7
20001b16:	f8cb 2004 	str.w	r2, [fp, #4]
20001b1a:	f8ca 1004 	str.w	r1, [sl, #4]
20001b1e:	d017      	beq.n	20001b50 <_malloc_r+0x36c>
20001b20:	f1b9 0f0f 	cmp.w	r9, #15
20001b24:	f240 80df 	bls.w	20001ce6 <_malloc_r+0x502>
20001b28:	f1a9 010c 	sub.w	r1, r9, #12
20001b2c:	2505      	movs	r5, #5
20001b2e:	f021 0107 	bic.w	r1, r1, #7
20001b32:	eb08 0001 	add.w	r0, r8, r1
20001b36:	290f      	cmp	r1, #15
20001b38:	6085      	str	r5, [r0, #8]
20001b3a:	6045      	str	r5, [r0, #4]
20001b3c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20001b40:	f000 0001 	and.w	r0, r0, #1
20001b44:	ea41 0000 	orr.w	r0, r1, r0
20001b48:	f8c8 0004 	str.w	r0, [r8, #4]
20001b4c:	f200 80ac 	bhi.w	20001ca8 <_malloc_r+0x4c4>
20001b50:	46d0      	mov	r8, sl
20001b52:	f243 23d0 	movw	r3, #13008	; 0x32d0
20001b56:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20001b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b5e:	428a      	cmp	r2, r1
20001b60:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20001b64:	bf88      	it	hi
20001b66:	62da      	strhi	r2, [r3, #44]	; 0x2c
20001b68:	f243 23d0 	movw	r3, #13008	; 0x32d0
20001b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b70:	428a      	cmp	r2, r1
20001b72:	bf88      	it	hi
20001b74:	631a      	strhi	r2, [r3, #48]	; 0x30
20001b76:	e082      	b.n	20001c7e <_malloc_r+0x49a>
20001b78:	185c      	adds	r4, r3, r1
20001b7a:	689a      	ldr	r2, [r3, #8]
20001b7c:	68d9      	ldr	r1, [r3, #12]
20001b7e:	4630      	mov	r0, r6
20001b80:	6866      	ldr	r6, [r4, #4]
20001b82:	f103 0508 	add.w	r5, r3, #8
20001b86:	608a      	str	r2, [r1, #8]
20001b88:	f046 0301 	orr.w	r3, r6, #1
20001b8c:	60d1      	str	r1, [r2, #12]
20001b8e:	6063      	str	r3, [r4, #4]
20001b90:	f000 fac4 	bl	2000211c <__malloc_unlock>
20001b94:	e65a      	b.n	2000184c <_malloc_r+0x68>
20001b96:	eb08 0304 	add.w	r3, r8, r4
20001b9a:	f042 0201 	orr.w	r2, r2, #1
20001b9e:	f044 0401 	orr.w	r4, r4, #1
20001ba2:	4630      	mov	r0, r6
20001ba4:	f8c8 4004 	str.w	r4, [r8, #4]
20001ba8:	f108 0508 	add.w	r5, r8, #8
20001bac:	605a      	str	r2, [r3, #4]
20001bae:	60bb      	str	r3, [r7, #8]
20001bb0:	f000 fab4 	bl	2000211c <__malloc_unlock>
20001bb4:	e64a      	b.n	2000184c <_malloc_r+0x68>
20001bb6:	ea4f 225c 	mov.w	r2, ip, lsr #9
20001bba:	2a04      	cmp	r2, #4
20001bbc:	d954      	bls.n	20001c68 <_malloc_r+0x484>
20001bbe:	2a14      	cmp	r2, #20
20001bc0:	f200 8089 	bhi.w	20001cd6 <_malloc_r+0x4f2>
20001bc4:	325b      	adds	r2, #91	; 0x5b
20001bc6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001bca:	44a8      	add	r8, r5
20001bcc:	f642 67b4 	movw	r7, #11956	; 0x2eb4
20001bd0:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001bd4:	f8d8 0008 	ldr.w	r0, [r8, #8]
20001bd8:	4540      	cmp	r0, r8
20001bda:	d103      	bne.n	20001be4 <_malloc_r+0x400>
20001bdc:	e06f      	b.n	20001cbe <_malloc_r+0x4da>
20001bde:	6880      	ldr	r0, [r0, #8]
20001be0:	4580      	cmp	r8, r0
20001be2:	d004      	beq.n	20001bee <_malloc_r+0x40a>
20001be4:	6842      	ldr	r2, [r0, #4]
20001be6:	f022 0203 	bic.w	r2, r2, #3
20001bea:	4594      	cmp	ip, r2
20001bec:	d3f7      	bcc.n	20001bde <_malloc_r+0x3fa>
20001bee:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20001bf2:	f8c3 c00c 	str.w	ip, [r3, #12]
20001bf6:	6098      	str	r0, [r3, #8]
20001bf8:	687a      	ldr	r2, [r7, #4]
20001bfa:	60c3      	str	r3, [r0, #12]
20001bfc:	f8cc 3008 	str.w	r3, [ip, #8]
20001c00:	e68a      	b.n	20001918 <_malloc_r+0x134>
20001c02:	191f      	adds	r7, r3, r4
20001c04:	4630      	mov	r0, r6
20001c06:	f044 0401 	orr.w	r4, r4, #1
20001c0a:	60cf      	str	r7, [r1, #12]
20001c0c:	605c      	str	r4, [r3, #4]
20001c0e:	f103 0508 	add.w	r5, r3, #8
20001c12:	50ba      	str	r2, [r7, r2]
20001c14:	f042 0201 	orr.w	r2, r2, #1
20001c18:	608f      	str	r7, [r1, #8]
20001c1a:	607a      	str	r2, [r7, #4]
20001c1c:	60b9      	str	r1, [r7, #8]
20001c1e:	60f9      	str	r1, [r7, #12]
20001c20:	f000 fa7c 	bl	2000211c <__malloc_unlock>
20001c24:	e612      	b.n	2000184c <_malloc_r+0x68>
20001c26:	f10a 0a01 	add.w	sl, sl, #1
20001c2a:	f01a 0f03 	tst.w	sl, #3
20001c2e:	d05f      	beq.n	20001cf0 <_malloc_r+0x50c>
20001c30:	f103 0808 	add.w	r8, r3, #8
20001c34:	e689      	b.n	2000194a <_malloc_r+0x166>
20001c36:	f103 0208 	add.w	r2, r3, #8
20001c3a:	68d3      	ldr	r3, [r2, #12]
20001c3c:	429a      	cmp	r2, r3
20001c3e:	bf08      	it	eq
20001c40:	f10e 0e02 	addeq.w	lr, lr, #2
20001c44:	f43f ae36 	beq.w	200018b4 <_malloc_r+0xd0>
20001c48:	e5ef      	b.n	2000182a <_malloc_r+0x46>
20001c4a:	461d      	mov	r5, r3
20001c4c:	1819      	adds	r1, r3, r0
20001c4e:	68da      	ldr	r2, [r3, #12]
20001c50:	4630      	mov	r0, r6
20001c52:	f855 3f08 	ldr.w	r3, [r5, #8]!
20001c56:	684c      	ldr	r4, [r1, #4]
20001c58:	6093      	str	r3, [r2, #8]
20001c5a:	f044 0401 	orr.w	r4, r4, #1
20001c5e:	60da      	str	r2, [r3, #12]
20001c60:	604c      	str	r4, [r1, #4]
20001c62:	f000 fa5b 	bl	2000211c <__malloc_unlock>
20001c66:	e5f1      	b.n	2000184c <_malloc_r+0x68>
20001c68:	ea4f 129c 	mov.w	r2, ip, lsr #6
20001c6c:	3238      	adds	r2, #56	; 0x38
20001c6e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001c72:	e7aa      	b.n	20001bca <_malloc_r+0x3e6>
20001c74:	45b8      	cmp	r8, r7
20001c76:	f43f af11 	beq.w	20001a9c <_malloc_r+0x2b8>
20001c7a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001c7e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20001c82:	f022 0203 	bic.w	r2, r2, #3
20001c86:	4294      	cmp	r4, r2
20001c88:	bf94      	ite	ls
20001c8a:	2300      	movls	r3, #0
20001c8c:	2301      	movhi	r3, #1
20001c8e:	1b12      	subs	r2, r2, r4
20001c90:	2a0f      	cmp	r2, #15
20001c92:	bfd8      	it	le
20001c94:	f043 0301 	orrle.w	r3, r3, #1
20001c98:	2b00      	cmp	r3, #0
20001c9a:	f43f af7c 	beq.w	20001b96 <_malloc_r+0x3b2>
20001c9e:	4630      	mov	r0, r6
20001ca0:	2500      	movs	r5, #0
20001ca2:	f000 fa3b 	bl	2000211c <__malloc_unlock>
20001ca6:	e5d1      	b.n	2000184c <_malloc_r+0x68>
20001ca8:	f108 0108 	add.w	r1, r8, #8
20001cac:	4630      	mov	r0, r6
20001cae:	9301      	str	r3, [sp, #4]
20001cb0:	f000 fe78 	bl	200029a4 <_free_r>
20001cb4:	9b01      	ldr	r3, [sp, #4]
20001cb6:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001cba:	685a      	ldr	r2, [r3, #4]
20001cbc:	e749      	b.n	20001b52 <_malloc_r+0x36e>
20001cbe:	f04f 0a01 	mov.w	sl, #1
20001cc2:	f8d7 8004 	ldr.w	r8, [r7, #4]
20001cc6:	1092      	asrs	r2, r2, #2
20001cc8:	4684      	mov	ip, r0
20001cca:	fa0a f202 	lsl.w	r2, sl, r2
20001cce:	ea48 0202 	orr.w	r2, r8, r2
20001cd2:	607a      	str	r2, [r7, #4]
20001cd4:	e78d      	b.n	20001bf2 <_malloc_r+0x40e>
20001cd6:	2a54      	cmp	r2, #84	; 0x54
20001cd8:	d824      	bhi.n	20001d24 <_malloc_r+0x540>
20001cda:	ea4f 321c 	mov.w	r2, ip, lsr #12
20001cde:	326e      	adds	r2, #110	; 0x6e
20001ce0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001ce4:	e771      	b.n	20001bca <_malloc_r+0x3e6>
20001ce6:	2301      	movs	r3, #1
20001ce8:	46d0      	mov	r8, sl
20001cea:	f8ca 3004 	str.w	r3, [sl, #4]
20001cee:	e7c6      	b.n	20001c7e <_malloc_r+0x49a>
20001cf0:	464a      	mov	r2, r9
20001cf2:	f01e 0f03 	tst.w	lr, #3
20001cf6:	4613      	mov	r3, r2
20001cf8:	f10e 3eff 	add.w	lr, lr, #4294967295
20001cfc:	d033      	beq.n	20001d66 <_malloc_r+0x582>
20001cfe:	f853 2908 	ldr.w	r2, [r3], #-8
20001d02:	429a      	cmp	r2, r3
20001d04:	d0f5      	beq.n	20001cf2 <_malloc_r+0x50e>
20001d06:	687b      	ldr	r3, [r7, #4]
20001d08:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001d0c:	459c      	cmp	ip, r3
20001d0e:	f63f ae8e 	bhi.w	20001a2e <_malloc_r+0x24a>
20001d12:	f1bc 0f00 	cmp.w	ip, #0
20001d16:	f43f ae8a 	beq.w	20001a2e <_malloc_r+0x24a>
20001d1a:	ea1c 0f03 	tst.w	ip, r3
20001d1e:	d027      	beq.n	20001d70 <_malloc_r+0x58c>
20001d20:	46d6      	mov	lr, sl
20001d22:	e60e      	b.n	20001942 <_malloc_r+0x15e>
20001d24:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20001d28:	d815      	bhi.n	20001d56 <_malloc_r+0x572>
20001d2a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20001d2e:	3277      	adds	r2, #119	; 0x77
20001d30:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001d34:	e749      	b.n	20001bca <_malloc_r+0x3e6>
20001d36:	0508      	lsls	r0, r1, #20
20001d38:	0d00      	lsrs	r0, r0, #20
20001d3a:	2800      	cmp	r0, #0
20001d3c:	f47f aeb6 	bne.w	20001aac <_malloc_r+0x2c8>
20001d40:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001d44:	444b      	add	r3, r9
20001d46:	f043 0301 	orr.w	r3, r3, #1
20001d4a:	f8c8 3004 	str.w	r3, [r8, #4]
20001d4e:	e700      	b.n	20001b52 <_malloc_r+0x36e>
20001d50:	2101      	movs	r1, #1
20001d52:	2500      	movs	r5, #0
20001d54:	e6d5      	b.n	20001b02 <_malloc_r+0x31e>
20001d56:	f240 5054 	movw	r0, #1364	; 0x554
20001d5a:	4282      	cmp	r2, r0
20001d5c:	d90d      	bls.n	20001d7a <_malloc_r+0x596>
20001d5e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20001d62:	227e      	movs	r2, #126	; 0x7e
20001d64:	e731      	b.n	20001bca <_malloc_r+0x3e6>
20001d66:	687b      	ldr	r3, [r7, #4]
20001d68:	ea23 030c 	bic.w	r3, r3, ip
20001d6c:	607b      	str	r3, [r7, #4]
20001d6e:	e7cb      	b.n	20001d08 <_malloc_r+0x524>
20001d70:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001d74:	f10a 0a04 	add.w	sl, sl, #4
20001d78:	e7cf      	b.n	20001d1a <_malloc_r+0x536>
20001d7a:	ea4f 429c 	mov.w	r2, ip, lsr #18
20001d7e:	327c      	adds	r2, #124	; 0x7c
20001d80:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001d84:	e721      	b.n	20001bca <_malloc_r+0x3e6>
20001d86:	bf00      	nop

20001d88 <memchr>:
20001d88:	f010 0f03 	tst.w	r0, #3
20001d8c:	b2c9      	uxtb	r1, r1
20001d8e:	b410      	push	{r4}
20001d90:	d010      	beq.n	20001db4 <memchr+0x2c>
20001d92:	2a00      	cmp	r2, #0
20001d94:	d02f      	beq.n	20001df6 <memchr+0x6e>
20001d96:	7803      	ldrb	r3, [r0, #0]
20001d98:	428b      	cmp	r3, r1
20001d9a:	d02a      	beq.n	20001df2 <memchr+0x6a>
20001d9c:	3a01      	subs	r2, #1
20001d9e:	e005      	b.n	20001dac <memchr+0x24>
20001da0:	2a00      	cmp	r2, #0
20001da2:	d028      	beq.n	20001df6 <memchr+0x6e>
20001da4:	7803      	ldrb	r3, [r0, #0]
20001da6:	3a01      	subs	r2, #1
20001da8:	428b      	cmp	r3, r1
20001daa:	d022      	beq.n	20001df2 <memchr+0x6a>
20001dac:	3001      	adds	r0, #1
20001dae:	f010 0f03 	tst.w	r0, #3
20001db2:	d1f5      	bne.n	20001da0 <memchr+0x18>
20001db4:	2a03      	cmp	r2, #3
20001db6:	d911      	bls.n	20001ddc <memchr+0x54>
20001db8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20001dbc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20001dc0:	6803      	ldr	r3, [r0, #0]
20001dc2:	ea84 0303 	eor.w	r3, r4, r3
20001dc6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20001dca:	ea2c 0303 	bic.w	r3, ip, r3
20001dce:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20001dd2:	d103      	bne.n	20001ddc <memchr+0x54>
20001dd4:	3a04      	subs	r2, #4
20001dd6:	3004      	adds	r0, #4
20001dd8:	2a03      	cmp	r2, #3
20001dda:	d8f1      	bhi.n	20001dc0 <memchr+0x38>
20001ddc:	b15a      	cbz	r2, 20001df6 <memchr+0x6e>
20001dde:	7803      	ldrb	r3, [r0, #0]
20001de0:	428b      	cmp	r3, r1
20001de2:	d006      	beq.n	20001df2 <memchr+0x6a>
20001de4:	3a01      	subs	r2, #1
20001de6:	b132      	cbz	r2, 20001df6 <memchr+0x6e>
20001de8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20001dec:	3a01      	subs	r2, #1
20001dee:	428b      	cmp	r3, r1
20001df0:	d1f9      	bne.n	20001de6 <memchr+0x5e>
20001df2:	bc10      	pop	{r4}
20001df4:	4770      	bx	lr
20001df6:	2000      	movs	r0, #0
20001df8:	e7fb      	b.n	20001df2 <memchr+0x6a>
20001dfa:	bf00      	nop

20001dfc <memcpy>:
20001dfc:	2a03      	cmp	r2, #3
20001dfe:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001e02:	d80b      	bhi.n	20001e1c <memcpy+0x20>
20001e04:	b13a      	cbz	r2, 20001e16 <memcpy+0x1a>
20001e06:	2300      	movs	r3, #0
20001e08:	f811 c003 	ldrb.w	ip, [r1, r3]
20001e0c:	f800 c003 	strb.w	ip, [r0, r3]
20001e10:	3301      	adds	r3, #1
20001e12:	4293      	cmp	r3, r2
20001e14:	d1f8      	bne.n	20001e08 <memcpy+0xc>
20001e16:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001e1a:	4770      	bx	lr
20001e1c:	1882      	adds	r2, r0, r2
20001e1e:	460c      	mov	r4, r1
20001e20:	4603      	mov	r3, r0
20001e22:	e003      	b.n	20001e2c <memcpy+0x30>
20001e24:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20001e28:	f803 1c01 	strb.w	r1, [r3, #-1]
20001e2c:	f003 0603 	and.w	r6, r3, #3
20001e30:	4619      	mov	r1, r3
20001e32:	46a4      	mov	ip, r4
20001e34:	3301      	adds	r3, #1
20001e36:	3401      	adds	r4, #1
20001e38:	2e00      	cmp	r6, #0
20001e3a:	d1f3      	bne.n	20001e24 <memcpy+0x28>
20001e3c:	f01c 0403 	ands.w	r4, ip, #3
20001e40:	4663      	mov	r3, ip
20001e42:	bf08      	it	eq
20001e44:	ebc1 0c02 	rsbeq	ip, r1, r2
20001e48:	d068      	beq.n	20001f1c <memcpy+0x120>
20001e4a:	4265      	negs	r5, r4
20001e4c:	f1c4 0a04 	rsb	sl, r4, #4
20001e50:	eb0c 0705 	add.w	r7, ip, r5
20001e54:	4633      	mov	r3, r6
20001e56:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20001e5a:	f85c 6005 	ldr.w	r6, [ip, r5]
20001e5e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20001e62:	1a55      	subs	r5, r2, r1
20001e64:	e008      	b.n	20001e78 <memcpy+0x7c>
20001e66:	f857 4f04 	ldr.w	r4, [r7, #4]!
20001e6a:	4626      	mov	r6, r4
20001e6c:	fa04 f40a 	lsl.w	r4, r4, sl
20001e70:	ea49 0404 	orr.w	r4, r9, r4
20001e74:	50cc      	str	r4, [r1, r3]
20001e76:	3304      	adds	r3, #4
20001e78:	185c      	adds	r4, r3, r1
20001e7a:	2d03      	cmp	r5, #3
20001e7c:	fa26 f908 	lsr.w	r9, r6, r8
20001e80:	f1a5 0504 	sub.w	r5, r5, #4
20001e84:	eb0c 0603 	add.w	r6, ip, r3
20001e88:	dced      	bgt.n	20001e66 <memcpy+0x6a>
20001e8a:	2300      	movs	r3, #0
20001e8c:	e002      	b.n	20001e94 <memcpy+0x98>
20001e8e:	5cf1      	ldrb	r1, [r6, r3]
20001e90:	54e1      	strb	r1, [r4, r3]
20001e92:	3301      	adds	r3, #1
20001e94:	1919      	adds	r1, r3, r4
20001e96:	4291      	cmp	r1, r2
20001e98:	d3f9      	bcc.n	20001e8e <memcpy+0x92>
20001e9a:	e7bc      	b.n	20001e16 <memcpy+0x1a>
20001e9c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20001ea0:	f841 4c40 	str.w	r4, [r1, #-64]
20001ea4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20001ea8:	f841 4c3c 	str.w	r4, [r1, #-60]
20001eac:	f853 4c38 	ldr.w	r4, [r3, #-56]
20001eb0:	f841 4c38 	str.w	r4, [r1, #-56]
20001eb4:	f853 4c34 	ldr.w	r4, [r3, #-52]
20001eb8:	f841 4c34 	str.w	r4, [r1, #-52]
20001ebc:	f853 4c30 	ldr.w	r4, [r3, #-48]
20001ec0:	f841 4c30 	str.w	r4, [r1, #-48]
20001ec4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20001ec8:	f841 4c2c 	str.w	r4, [r1, #-44]
20001ecc:	f853 4c28 	ldr.w	r4, [r3, #-40]
20001ed0:	f841 4c28 	str.w	r4, [r1, #-40]
20001ed4:	f853 4c24 	ldr.w	r4, [r3, #-36]
20001ed8:	f841 4c24 	str.w	r4, [r1, #-36]
20001edc:	f853 4c20 	ldr.w	r4, [r3, #-32]
20001ee0:	f841 4c20 	str.w	r4, [r1, #-32]
20001ee4:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20001ee8:	f841 4c1c 	str.w	r4, [r1, #-28]
20001eec:	f853 4c18 	ldr.w	r4, [r3, #-24]
20001ef0:	f841 4c18 	str.w	r4, [r1, #-24]
20001ef4:	f853 4c14 	ldr.w	r4, [r3, #-20]
20001ef8:	f841 4c14 	str.w	r4, [r1, #-20]
20001efc:	f853 4c10 	ldr.w	r4, [r3, #-16]
20001f00:	f841 4c10 	str.w	r4, [r1, #-16]
20001f04:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20001f08:	f841 4c0c 	str.w	r4, [r1, #-12]
20001f0c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20001f10:	f841 4c08 	str.w	r4, [r1, #-8]
20001f14:	f853 4c04 	ldr.w	r4, [r3, #-4]
20001f18:	f841 4c04 	str.w	r4, [r1, #-4]
20001f1c:	461c      	mov	r4, r3
20001f1e:	460d      	mov	r5, r1
20001f20:	3340      	adds	r3, #64	; 0x40
20001f22:	3140      	adds	r1, #64	; 0x40
20001f24:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20001f28:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20001f2c:	dcb6      	bgt.n	20001e9c <memcpy+0xa0>
20001f2e:	4621      	mov	r1, r4
20001f30:	462b      	mov	r3, r5
20001f32:	1b54      	subs	r4, r2, r5
20001f34:	e00f      	b.n	20001f56 <memcpy+0x15a>
20001f36:	f851 5c10 	ldr.w	r5, [r1, #-16]
20001f3a:	f843 5c10 	str.w	r5, [r3, #-16]
20001f3e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20001f42:	f843 5c0c 	str.w	r5, [r3, #-12]
20001f46:	f851 5c08 	ldr.w	r5, [r1, #-8]
20001f4a:	f843 5c08 	str.w	r5, [r3, #-8]
20001f4e:	f851 5c04 	ldr.w	r5, [r1, #-4]
20001f52:	f843 5c04 	str.w	r5, [r3, #-4]
20001f56:	2c0f      	cmp	r4, #15
20001f58:	460d      	mov	r5, r1
20001f5a:	469c      	mov	ip, r3
20001f5c:	f101 0110 	add.w	r1, r1, #16
20001f60:	f103 0310 	add.w	r3, r3, #16
20001f64:	f1a4 0410 	sub.w	r4, r4, #16
20001f68:	dce5      	bgt.n	20001f36 <memcpy+0x13a>
20001f6a:	ebcc 0102 	rsb	r1, ip, r2
20001f6e:	2300      	movs	r3, #0
20001f70:	e003      	b.n	20001f7a <memcpy+0x17e>
20001f72:	58ec      	ldr	r4, [r5, r3]
20001f74:	f84c 4003 	str.w	r4, [ip, r3]
20001f78:	3304      	adds	r3, #4
20001f7a:	195e      	adds	r6, r3, r5
20001f7c:	2903      	cmp	r1, #3
20001f7e:	eb03 040c 	add.w	r4, r3, ip
20001f82:	f1a1 0104 	sub.w	r1, r1, #4
20001f86:	dcf4      	bgt.n	20001f72 <memcpy+0x176>
20001f88:	e77f      	b.n	20001e8a <memcpy+0x8e>
20001f8a:	bf00      	nop

20001f8c <memmove>:
20001f8c:	4288      	cmp	r0, r1
20001f8e:	468c      	mov	ip, r1
20001f90:	b470      	push	{r4, r5, r6}
20001f92:	4605      	mov	r5, r0
20001f94:	4614      	mov	r4, r2
20001f96:	d90e      	bls.n	20001fb6 <memmove+0x2a>
20001f98:	188b      	adds	r3, r1, r2
20001f9a:	4298      	cmp	r0, r3
20001f9c:	d20b      	bcs.n	20001fb6 <memmove+0x2a>
20001f9e:	b142      	cbz	r2, 20001fb2 <memmove+0x26>
20001fa0:	ebc2 0c03 	rsb	ip, r2, r3
20001fa4:	4601      	mov	r1, r0
20001fa6:	1e53      	subs	r3, r2, #1
20001fa8:	f81c 2003 	ldrb.w	r2, [ip, r3]
20001fac:	54ca      	strb	r2, [r1, r3]
20001fae:	3b01      	subs	r3, #1
20001fb0:	d2fa      	bcs.n	20001fa8 <memmove+0x1c>
20001fb2:	bc70      	pop	{r4, r5, r6}
20001fb4:	4770      	bx	lr
20001fb6:	2a0f      	cmp	r2, #15
20001fb8:	d809      	bhi.n	20001fce <memmove+0x42>
20001fba:	2c00      	cmp	r4, #0
20001fbc:	d0f9      	beq.n	20001fb2 <memmove+0x26>
20001fbe:	2300      	movs	r3, #0
20001fc0:	f81c 2003 	ldrb.w	r2, [ip, r3]
20001fc4:	54ea      	strb	r2, [r5, r3]
20001fc6:	3301      	adds	r3, #1
20001fc8:	42a3      	cmp	r3, r4
20001fca:	d1f9      	bne.n	20001fc0 <memmove+0x34>
20001fcc:	e7f1      	b.n	20001fb2 <memmove+0x26>
20001fce:	ea41 0300 	orr.w	r3, r1, r0
20001fd2:	f013 0f03 	tst.w	r3, #3
20001fd6:	d1f0      	bne.n	20001fba <memmove+0x2e>
20001fd8:	4694      	mov	ip, r2
20001fda:	460c      	mov	r4, r1
20001fdc:	4603      	mov	r3, r0
20001fde:	6825      	ldr	r5, [r4, #0]
20001fe0:	f1ac 0c10 	sub.w	ip, ip, #16
20001fe4:	601d      	str	r5, [r3, #0]
20001fe6:	6865      	ldr	r5, [r4, #4]
20001fe8:	605d      	str	r5, [r3, #4]
20001fea:	68a5      	ldr	r5, [r4, #8]
20001fec:	609d      	str	r5, [r3, #8]
20001fee:	68e5      	ldr	r5, [r4, #12]
20001ff0:	3410      	adds	r4, #16
20001ff2:	60dd      	str	r5, [r3, #12]
20001ff4:	3310      	adds	r3, #16
20001ff6:	f1bc 0f0f 	cmp.w	ip, #15
20001ffa:	d8f0      	bhi.n	20001fde <memmove+0x52>
20001ffc:	3a10      	subs	r2, #16
20001ffe:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20002002:	f10c 0501 	add.w	r5, ip, #1
20002006:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000200a:	012d      	lsls	r5, r5, #4
2000200c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20002010:	eb01 0c05 	add.w	ip, r1, r5
20002014:	1945      	adds	r5, r0, r5
20002016:	2e03      	cmp	r6, #3
20002018:	4634      	mov	r4, r6
2000201a:	d9ce      	bls.n	20001fba <memmove+0x2e>
2000201c:	2300      	movs	r3, #0
2000201e:	f85c 2003 	ldr.w	r2, [ip, r3]
20002022:	50ea      	str	r2, [r5, r3]
20002024:	3304      	adds	r3, #4
20002026:	1af2      	subs	r2, r6, r3
20002028:	2a03      	cmp	r2, #3
2000202a:	d8f8      	bhi.n	2000201e <memmove+0x92>
2000202c:	3e04      	subs	r6, #4
2000202e:	08b3      	lsrs	r3, r6, #2
20002030:	1c5a      	adds	r2, r3, #1
20002032:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20002036:	0092      	lsls	r2, r2, #2
20002038:	4494      	add	ip, r2
2000203a:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000203e:	18ad      	adds	r5, r5, r2
20002040:	e7bb      	b.n	20001fba <memmove+0x2e>
20002042:	bf00      	nop

20002044 <memset>:
20002044:	2a03      	cmp	r2, #3
20002046:	b2c9      	uxtb	r1, r1
20002048:	b430      	push	{r4, r5}
2000204a:	d807      	bhi.n	2000205c <memset+0x18>
2000204c:	b122      	cbz	r2, 20002058 <memset+0x14>
2000204e:	2300      	movs	r3, #0
20002050:	54c1      	strb	r1, [r0, r3]
20002052:	3301      	adds	r3, #1
20002054:	4293      	cmp	r3, r2
20002056:	d1fb      	bne.n	20002050 <memset+0xc>
20002058:	bc30      	pop	{r4, r5}
2000205a:	4770      	bx	lr
2000205c:	eb00 0c02 	add.w	ip, r0, r2
20002060:	4603      	mov	r3, r0
20002062:	e001      	b.n	20002068 <memset+0x24>
20002064:	f803 1c01 	strb.w	r1, [r3, #-1]
20002068:	f003 0403 	and.w	r4, r3, #3
2000206c:	461a      	mov	r2, r3
2000206e:	3301      	adds	r3, #1
20002070:	2c00      	cmp	r4, #0
20002072:	d1f7      	bne.n	20002064 <memset+0x20>
20002074:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20002078:	ebc2 040c 	rsb	r4, r2, ip
2000207c:	fb03 f301 	mul.w	r3, r3, r1
20002080:	e01f      	b.n	200020c2 <memset+0x7e>
20002082:	f842 3c40 	str.w	r3, [r2, #-64]
20002086:	f842 3c3c 	str.w	r3, [r2, #-60]
2000208a:	f842 3c38 	str.w	r3, [r2, #-56]
2000208e:	f842 3c34 	str.w	r3, [r2, #-52]
20002092:	f842 3c30 	str.w	r3, [r2, #-48]
20002096:	f842 3c2c 	str.w	r3, [r2, #-44]
2000209a:	f842 3c28 	str.w	r3, [r2, #-40]
2000209e:	f842 3c24 	str.w	r3, [r2, #-36]
200020a2:	f842 3c20 	str.w	r3, [r2, #-32]
200020a6:	f842 3c1c 	str.w	r3, [r2, #-28]
200020aa:	f842 3c18 	str.w	r3, [r2, #-24]
200020ae:	f842 3c14 	str.w	r3, [r2, #-20]
200020b2:	f842 3c10 	str.w	r3, [r2, #-16]
200020b6:	f842 3c0c 	str.w	r3, [r2, #-12]
200020ba:	f842 3c08 	str.w	r3, [r2, #-8]
200020be:	f842 3c04 	str.w	r3, [r2, #-4]
200020c2:	4615      	mov	r5, r2
200020c4:	3240      	adds	r2, #64	; 0x40
200020c6:	2c3f      	cmp	r4, #63	; 0x3f
200020c8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
200020cc:	dcd9      	bgt.n	20002082 <memset+0x3e>
200020ce:	462a      	mov	r2, r5
200020d0:	ebc5 040c 	rsb	r4, r5, ip
200020d4:	e007      	b.n	200020e6 <memset+0xa2>
200020d6:	f842 3c10 	str.w	r3, [r2, #-16]
200020da:	f842 3c0c 	str.w	r3, [r2, #-12]
200020de:	f842 3c08 	str.w	r3, [r2, #-8]
200020e2:	f842 3c04 	str.w	r3, [r2, #-4]
200020e6:	4615      	mov	r5, r2
200020e8:	3210      	adds	r2, #16
200020ea:	2c0f      	cmp	r4, #15
200020ec:	f1a4 0410 	sub.w	r4, r4, #16
200020f0:	dcf1      	bgt.n	200020d6 <memset+0x92>
200020f2:	462a      	mov	r2, r5
200020f4:	ebc5 050c 	rsb	r5, r5, ip
200020f8:	e001      	b.n	200020fe <memset+0xba>
200020fa:	f842 3c04 	str.w	r3, [r2, #-4]
200020fe:	4614      	mov	r4, r2
20002100:	3204      	adds	r2, #4
20002102:	2d03      	cmp	r5, #3
20002104:	f1a5 0504 	sub.w	r5, r5, #4
20002108:	dcf7      	bgt.n	200020fa <memset+0xb6>
2000210a:	e001      	b.n	20002110 <memset+0xcc>
2000210c:	f804 1b01 	strb.w	r1, [r4], #1
20002110:	4564      	cmp	r4, ip
20002112:	d3fb      	bcc.n	2000210c <memset+0xc8>
20002114:	e7a0      	b.n	20002058 <memset+0x14>
20002116:	bf00      	nop

20002118 <__malloc_lock>:
20002118:	4770      	bx	lr
2000211a:	bf00      	nop

2000211c <__malloc_unlock>:
2000211c:	4770      	bx	lr
2000211e:	bf00      	nop

20002120 <_realloc_r>:
20002120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002124:	4691      	mov	r9, r2
20002126:	b083      	sub	sp, #12
20002128:	4607      	mov	r7, r0
2000212a:	460e      	mov	r6, r1
2000212c:	2900      	cmp	r1, #0
2000212e:	f000 813a 	beq.w	200023a6 <_realloc_r+0x286>
20002132:	f1a1 0808 	sub.w	r8, r1, #8
20002136:	f109 040b 	add.w	r4, r9, #11
2000213a:	f7ff ffed 	bl	20002118 <__malloc_lock>
2000213e:	2c16      	cmp	r4, #22
20002140:	f8d8 1004 	ldr.w	r1, [r8, #4]
20002144:	460b      	mov	r3, r1
20002146:	f200 80a0 	bhi.w	2000228a <_realloc_r+0x16a>
2000214a:	2210      	movs	r2, #16
2000214c:	2500      	movs	r5, #0
2000214e:	4614      	mov	r4, r2
20002150:	454c      	cmp	r4, r9
20002152:	bf38      	it	cc
20002154:	f045 0501 	orrcc.w	r5, r5, #1
20002158:	2d00      	cmp	r5, #0
2000215a:	f040 812a 	bne.w	200023b2 <_realloc_r+0x292>
2000215e:	f021 0a03 	bic.w	sl, r1, #3
20002162:	4592      	cmp	sl, r2
20002164:	bfa2      	ittt	ge
20002166:	4640      	movge	r0, r8
20002168:	4655      	movge	r5, sl
2000216a:	f108 0808 	addge.w	r8, r8, #8
2000216e:	da75      	bge.n	2000225c <_realloc_r+0x13c>
20002170:	f642 63b4 	movw	r3, #11956	; 0x2eb4
20002174:	eb08 000a 	add.w	r0, r8, sl
20002178:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000217c:	f8d3 e008 	ldr.w	lr, [r3, #8]
20002180:	4586      	cmp	lr, r0
20002182:	f000 811a 	beq.w	200023ba <_realloc_r+0x29a>
20002186:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000218a:	f02c 0b01 	bic.w	fp, ip, #1
2000218e:	4483      	add	fp, r0
20002190:	f8db b004 	ldr.w	fp, [fp, #4]
20002194:	f01b 0f01 	tst.w	fp, #1
20002198:	d07c      	beq.n	20002294 <_realloc_r+0x174>
2000219a:	46ac      	mov	ip, r5
2000219c:	4628      	mov	r0, r5
2000219e:	f011 0f01 	tst.w	r1, #1
200021a2:	f040 809b 	bne.w	200022dc <_realloc_r+0x1bc>
200021a6:	f856 1c08 	ldr.w	r1, [r6, #-8]
200021aa:	ebc1 0b08 	rsb	fp, r1, r8
200021ae:	f8db 5004 	ldr.w	r5, [fp, #4]
200021b2:	f025 0503 	bic.w	r5, r5, #3
200021b6:	2800      	cmp	r0, #0
200021b8:	f000 80dd 	beq.w	20002376 <_realloc_r+0x256>
200021bc:	4570      	cmp	r0, lr
200021be:	f000 811f 	beq.w	20002400 <_realloc_r+0x2e0>
200021c2:	eb05 030a 	add.w	r3, r5, sl
200021c6:	eb0c 0503 	add.w	r5, ip, r3
200021ca:	4295      	cmp	r5, r2
200021cc:	bfb8      	it	lt
200021ce:	461d      	movlt	r5, r3
200021d0:	f2c0 80d2 	blt.w	20002378 <_realloc_r+0x258>
200021d4:	6881      	ldr	r1, [r0, #8]
200021d6:	465b      	mov	r3, fp
200021d8:	68c0      	ldr	r0, [r0, #12]
200021da:	f1aa 0204 	sub.w	r2, sl, #4
200021de:	2a24      	cmp	r2, #36	; 0x24
200021e0:	6081      	str	r1, [r0, #8]
200021e2:	60c8      	str	r0, [r1, #12]
200021e4:	f853 1f08 	ldr.w	r1, [r3, #8]!
200021e8:	f8db 000c 	ldr.w	r0, [fp, #12]
200021ec:	6081      	str	r1, [r0, #8]
200021ee:	60c8      	str	r0, [r1, #12]
200021f0:	f200 80d0 	bhi.w	20002394 <_realloc_r+0x274>
200021f4:	2a13      	cmp	r2, #19
200021f6:	469c      	mov	ip, r3
200021f8:	d921      	bls.n	2000223e <_realloc_r+0x11e>
200021fa:	4631      	mov	r1, r6
200021fc:	f10b 0c10 	add.w	ip, fp, #16
20002200:	f851 0b04 	ldr.w	r0, [r1], #4
20002204:	f8cb 0008 	str.w	r0, [fp, #8]
20002208:	6870      	ldr	r0, [r6, #4]
2000220a:	1d0e      	adds	r6, r1, #4
2000220c:	2a1b      	cmp	r2, #27
2000220e:	f8cb 000c 	str.w	r0, [fp, #12]
20002212:	d914      	bls.n	2000223e <_realloc_r+0x11e>
20002214:	6848      	ldr	r0, [r1, #4]
20002216:	1d31      	adds	r1, r6, #4
20002218:	f10b 0c18 	add.w	ip, fp, #24
2000221c:	f8cb 0010 	str.w	r0, [fp, #16]
20002220:	6870      	ldr	r0, [r6, #4]
20002222:	1d0e      	adds	r6, r1, #4
20002224:	2a24      	cmp	r2, #36	; 0x24
20002226:	f8cb 0014 	str.w	r0, [fp, #20]
2000222a:	d108      	bne.n	2000223e <_realloc_r+0x11e>
2000222c:	684a      	ldr	r2, [r1, #4]
2000222e:	f10b 0c20 	add.w	ip, fp, #32
20002232:	f8cb 2018 	str.w	r2, [fp, #24]
20002236:	6872      	ldr	r2, [r6, #4]
20002238:	3608      	adds	r6, #8
2000223a:	f8cb 201c 	str.w	r2, [fp, #28]
2000223e:	4631      	mov	r1, r6
20002240:	4698      	mov	r8, r3
20002242:	4662      	mov	r2, ip
20002244:	4658      	mov	r0, fp
20002246:	f851 3b04 	ldr.w	r3, [r1], #4
2000224a:	f842 3b04 	str.w	r3, [r2], #4
2000224e:	6873      	ldr	r3, [r6, #4]
20002250:	f8cc 3004 	str.w	r3, [ip, #4]
20002254:	684b      	ldr	r3, [r1, #4]
20002256:	6053      	str	r3, [r2, #4]
20002258:	f8db 3004 	ldr.w	r3, [fp, #4]
2000225c:	ebc4 0c05 	rsb	ip, r4, r5
20002260:	f1bc 0f0f 	cmp.w	ip, #15
20002264:	d826      	bhi.n	200022b4 <_realloc_r+0x194>
20002266:	1942      	adds	r2, r0, r5
20002268:	f003 0301 	and.w	r3, r3, #1
2000226c:	ea43 0505 	orr.w	r5, r3, r5
20002270:	6045      	str	r5, [r0, #4]
20002272:	6853      	ldr	r3, [r2, #4]
20002274:	f043 0301 	orr.w	r3, r3, #1
20002278:	6053      	str	r3, [r2, #4]
2000227a:	4638      	mov	r0, r7
2000227c:	4645      	mov	r5, r8
2000227e:	f7ff ff4d 	bl	2000211c <__malloc_unlock>
20002282:	4628      	mov	r0, r5
20002284:	b003      	add	sp, #12
20002286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000228a:	f024 0407 	bic.w	r4, r4, #7
2000228e:	4622      	mov	r2, r4
20002290:	0fe5      	lsrs	r5, r4, #31
20002292:	e75d      	b.n	20002150 <_realloc_r+0x30>
20002294:	f02c 0c03 	bic.w	ip, ip, #3
20002298:	eb0c 050a 	add.w	r5, ip, sl
2000229c:	4295      	cmp	r5, r2
2000229e:	f6ff af7e 	blt.w	2000219e <_realloc_r+0x7e>
200022a2:	6882      	ldr	r2, [r0, #8]
200022a4:	460b      	mov	r3, r1
200022a6:	68c1      	ldr	r1, [r0, #12]
200022a8:	4640      	mov	r0, r8
200022aa:	f108 0808 	add.w	r8, r8, #8
200022ae:	608a      	str	r2, [r1, #8]
200022b0:	60d1      	str	r1, [r2, #12]
200022b2:	e7d3      	b.n	2000225c <_realloc_r+0x13c>
200022b4:	1901      	adds	r1, r0, r4
200022b6:	f003 0301 	and.w	r3, r3, #1
200022ba:	eb01 020c 	add.w	r2, r1, ip
200022be:	ea43 0404 	orr.w	r4, r3, r4
200022c2:	f04c 0301 	orr.w	r3, ip, #1
200022c6:	6044      	str	r4, [r0, #4]
200022c8:	604b      	str	r3, [r1, #4]
200022ca:	4638      	mov	r0, r7
200022cc:	6853      	ldr	r3, [r2, #4]
200022ce:	3108      	adds	r1, #8
200022d0:	f043 0301 	orr.w	r3, r3, #1
200022d4:	6053      	str	r3, [r2, #4]
200022d6:	f000 fb65 	bl	200029a4 <_free_r>
200022da:	e7ce      	b.n	2000227a <_realloc_r+0x15a>
200022dc:	4649      	mov	r1, r9
200022de:	4638      	mov	r0, r7
200022e0:	f7ff fa80 	bl	200017e4 <_malloc_r>
200022e4:	4605      	mov	r5, r0
200022e6:	2800      	cmp	r0, #0
200022e8:	d041      	beq.n	2000236e <_realloc_r+0x24e>
200022ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
200022ee:	f1a0 0208 	sub.w	r2, r0, #8
200022f2:	f023 0101 	bic.w	r1, r3, #1
200022f6:	4441      	add	r1, r8
200022f8:	428a      	cmp	r2, r1
200022fa:	f000 80d7 	beq.w	200024ac <_realloc_r+0x38c>
200022fe:	f1aa 0204 	sub.w	r2, sl, #4
20002302:	4631      	mov	r1, r6
20002304:	2a24      	cmp	r2, #36	; 0x24
20002306:	d878      	bhi.n	200023fa <_realloc_r+0x2da>
20002308:	2a13      	cmp	r2, #19
2000230a:	4603      	mov	r3, r0
2000230c:	d921      	bls.n	20002352 <_realloc_r+0x232>
2000230e:	4634      	mov	r4, r6
20002310:	f854 3b04 	ldr.w	r3, [r4], #4
20002314:	1d21      	adds	r1, r4, #4
20002316:	f840 3b04 	str.w	r3, [r0], #4
2000231a:	1d03      	adds	r3, r0, #4
2000231c:	f8d6 c004 	ldr.w	ip, [r6, #4]
20002320:	2a1b      	cmp	r2, #27
20002322:	f8c5 c004 	str.w	ip, [r5, #4]
20002326:	d914      	bls.n	20002352 <_realloc_r+0x232>
20002328:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000232c:	1d1c      	adds	r4, r3, #4
2000232e:	f101 0c04 	add.w	ip, r1, #4
20002332:	f8c0 e004 	str.w	lr, [r0, #4]
20002336:	6848      	ldr	r0, [r1, #4]
20002338:	f10c 0104 	add.w	r1, ip, #4
2000233c:	6058      	str	r0, [r3, #4]
2000233e:	1d23      	adds	r3, r4, #4
20002340:	2a24      	cmp	r2, #36	; 0x24
20002342:	d106      	bne.n	20002352 <_realloc_r+0x232>
20002344:	f8dc 2004 	ldr.w	r2, [ip, #4]
20002348:	6062      	str	r2, [r4, #4]
2000234a:	684a      	ldr	r2, [r1, #4]
2000234c:	3108      	adds	r1, #8
2000234e:	605a      	str	r2, [r3, #4]
20002350:	3308      	adds	r3, #8
20002352:	4608      	mov	r0, r1
20002354:	461a      	mov	r2, r3
20002356:	f850 4b04 	ldr.w	r4, [r0], #4
2000235a:	f842 4b04 	str.w	r4, [r2], #4
2000235e:	6849      	ldr	r1, [r1, #4]
20002360:	6059      	str	r1, [r3, #4]
20002362:	6843      	ldr	r3, [r0, #4]
20002364:	6053      	str	r3, [r2, #4]
20002366:	4631      	mov	r1, r6
20002368:	4638      	mov	r0, r7
2000236a:	f000 fb1b 	bl	200029a4 <_free_r>
2000236e:	4638      	mov	r0, r7
20002370:	f7ff fed4 	bl	2000211c <__malloc_unlock>
20002374:	e785      	b.n	20002282 <_realloc_r+0x162>
20002376:	4455      	add	r5, sl
20002378:	4295      	cmp	r5, r2
2000237a:	dbaf      	blt.n	200022dc <_realloc_r+0x1bc>
2000237c:	465b      	mov	r3, fp
2000237e:	f8db 000c 	ldr.w	r0, [fp, #12]
20002382:	f1aa 0204 	sub.w	r2, sl, #4
20002386:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000238a:	2a24      	cmp	r2, #36	; 0x24
2000238c:	6081      	str	r1, [r0, #8]
2000238e:	60c8      	str	r0, [r1, #12]
20002390:	f67f af30 	bls.w	200021f4 <_realloc_r+0xd4>
20002394:	4618      	mov	r0, r3
20002396:	4631      	mov	r1, r6
20002398:	4698      	mov	r8, r3
2000239a:	f7ff fdf7 	bl	20001f8c <memmove>
2000239e:	4658      	mov	r0, fp
200023a0:	f8db 3004 	ldr.w	r3, [fp, #4]
200023a4:	e75a      	b.n	2000225c <_realloc_r+0x13c>
200023a6:	4611      	mov	r1, r2
200023a8:	b003      	add	sp, #12
200023aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200023ae:	f7ff ba19 	b.w	200017e4 <_malloc_r>
200023b2:	230c      	movs	r3, #12
200023b4:	2500      	movs	r5, #0
200023b6:	603b      	str	r3, [r7, #0]
200023b8:	e763      	b.n	20002282 <_realloc_r+0x162>
200023ba:	f8de 5004 	ldr.w	r5, [lr, #4]
200023be:	f104 0b10 	add.w	fp, r4, #16
200023c2:	f025 0c03 	bic.w	ip, r5, #3
200023c6:	eb0c 000a 	add.w	r0, ip, sl
200023ca:	4558      	cmp	r0, fp
200023cc:	bfb8      	it	lt
200023ce:	4670      	movlt	r0, lr
200023d0:	f6ff aee5 	blt.w	2000219e <_realloc_r+0x7e>
200023d4:	eb08 0204 	add.w	r2, r8, r4
200023d8:	1b01      	subs	r1, r0, r4
200023da:	f041 0101 	orr.w	r1, r1, #1
200023de:	609a      	str	r2, [r3, #8]
200023e0:	6051      	str	r1, [r2, #4]
200023e2:	4638      	mov	r0, r7
200023e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
200023e8:	4635      	mov	r5, r6
200023ea:	f001 0301 	and.w	r3, r1, #1
200023ee:	431c      	orrs	r4, r3
200023f0:	f8c8 4004 	str.w	r4, [r8, #4]
200023f4:	f7ff fe92 	bl	2000211c <__malloc_unlock>
200023f8:	e743      	b.n	20002282 <_realloc_r+0x162>
200023fa:	f7ff fdc7 	bl	20001f8c <memmove>
200023fe:	e7b2      	b.n	20002366 <_realloc_r+0x246>
20002400:	4455      	add	r5, sl
20002402:	f104 0110 	add.w	r1, r4, #16
20002406:	44ac      	add	ip, r5
20002408:	458c      	cmp	ip, r1
2000240a:	dbb5      	blt.n	20002378 <_realloc_r+0x258>
2000240c:	465d      	mov	r5, fp
2000240e:	f8db 000c 	ldr.w	r0, [fp, #12]
20002412:	f1aa 0204 	sub.w	r2, sl, #4
20002416:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000241a:	2a24      	cmp	r2, #36	; 0x24
2000241c:	6081      	str	r1, [r0, #8]
2000241e:	60c8      	str	r0, [r1, #12]
20002420:	d84c      	bhi.n	200024bc <_realloc_r+0x39c>
20002422:	2a13      	cmp	r2, #19
20002424:	4628      	mov	r0, r5
20002426:	d924      	bls.n	20002472 <_realloc_r+0x352>
20002428:	4631      	mov	r1, r6
2000242a:	f10b 0010 	add.w	r0, fp, #16
2000242e:	f851 eb04 	ldr.w	lr, [r1], #4
20002432:	f8cb e008 	str.w	lr, [fp, #8]
20002436:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000243a:	1d0e      	adds	r6, r1, #4
2000243c:	2a1b      	cmp	r2, #27
2000243e:	f8cb e00c 	str.w	lr, [fp, #12]
20002442:	d916      	bls.n	20002472 <_realloc_r+0x352>
20002444:	f8d1 e004 	ldr.w	lr, [r1, #4]
20002448:	1d31      	adds	r1, r6, #4
2000244a:	f10b 0018 	add.w	r0, fp, #24
2000244e:	f8cb e010 	str.w	lr, [fp, #16]
20002452:	f8d6 e004 	ldr.w	lr, [r6, #4]
20002456:	1d0e      	adds	r6, r1, #4
20002458:	2a24      	cmp	r2, #36	; 0x24
2000245a:	f8cb e014 	str.w	lr, [fp, #20]
2000245e:	d108      	bne.n	20002472 <_realloc_r+0x352>
20002460:	684a      	ldr	r2, [r1, #4]
20002462:	f10b 0020 	add.w	r0, fp, #32
20002466:	f8cb 2018 	str.w	r2, [fp, #24]
2000246a:	6872      	ldr	r2, [r6, #4]
2000246c:	3608      	adds	r6, #8
2000246e:	f8cb 201c 	str.w	r2, [fp, #28]
20002472:	4631      	mov	r1, r6
20002474:	4602      	mov	r2, r0
20002476:	f851 eb04 	ldr.w	lr, [r1], #4
2000247a:	f842 eb04 	str.w	lr, [r2], #4
2000247e:	6876      	ldr	r6, [r6, #4]
20002480:	6046      	str	r6, [r0, #4]
20002482:	6849      	ldr	r1, [r1, #4]
20002484:	6051      	str	r1, [r2, #4]
20002486:	eb0b 0204 	add.w	r2, fp, r4
2000248a:	ebc4 010c 	rsb	r1, r4, ip
2000248e:	f041 0101 	orr.w	r1, r1, #1
20002492:	609a      	str	r2, [r3, #8]
20002494:	6051      	str	r1, [r2, #4]
20002496:	4638      	mov	r0, r7
20002498:	f8db 1004 	ldr.w	r1, [fp, #4]
2000249c:	f001 0301 	and.w	r3, r1, #1
200024a0:	431c      	orrs	r4, r3
200024a2:	f8cb 4004 	str.w	r4, [fp, #4]
200024a6:	f7ff fe39 	bl	2000211c <__malloc_unlock>
200024aa:	e6ea      	b.n	20002282 <_realloc_r+0x162>
200024ac:	6855      	ldr	r5, [r2, #4]
200024ae:	4640      	mov	r0, r8
200024b0:	f108 0808 	add.w	r8, r8, #8
200024b4:	f025 0503 	bic.w	r5, r5, #3
200024b8:	4455      	add	r5, sl
200024ba:	e6cf      	b.n	2000225c <_realloc_r+0x13c>
200024bc:	4631      	mov	r1, r6
200024be:	4628      	mov	r0, r5
200024c0:	9300      	str	r3, [sp, #0]
200024c2:	f8cd c004 	str.w	ip, [sp, #4]
200024c6:	f7ff fd61 	bl	20001f8c <memmove>
200024ca:	f8dd c004 	ldr.w	ip, [sp, #4]
200024ce:	9b00      	ldr	r3, [sp, #0]
200024d0:	e7d9      	b.n	20002486 <_realloc_r+0x366>
200024d2:	bf00      	nop

200024d4 <_sbrk_r>:
200024d4:	b538      	push	{r3, r4, r5, lr}
200024d6:	f243 3454 	movw	r4, #13140	; 0x3354
200024da:	f2c2 0400 	movt	r4, #8192	; 0x2000
200024de:	4605      	mov	r5, r0
200024e0:	4608      	mov	r0, r1
200024e2:	2300      	movs	r3, #0
200024e4:	6023      	str	r3, [r4, #0]
200024e6:	f7fe f8f9 	bl	200006dc <_sbrk>
200024ea:	f1b0 3fff 	cmp.w	r0, #4294967295
200024ee:	d000      	beq.n	200024f2 <_sbrk_r+0x1e>
200024f0:	bd38      	pop	{r3, r4, r5, pc}
200024f2:	6823      	ldr	r3, [r4, #0]
200024f4:	2b00      	cmp	r3, #0
200024f6:	d0fb      	beq.n	200024f0 <_sbrk_r+0x1c>
200024f8:	602b      	str	r3, [r5, #0]
200024fa:	bd38      	pop	{r3, r4, r5, pc}

200024fc <__sclose>:
200024fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002500:	f000 b8c6 	b.w	20002690 <_close_r>

20002504 <__sseek>:
20002504:	b510      	push	{r4, lr}
20002506:	460c      	mov	r4, r1
20002508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000250c:	f000 fb2a 	bl	20002b64 <_lseek_r>
20002510:	89a3      	ldrh	r3, [r4, #12]
20002512:	f1b0 3fff 	cmp.w	r0, #4294967295
20002516:	bf15      	itete	ne
20002518:	6560      	strne	r0, [r4, #84]	; 0x54
2000251a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000251e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20002522:	81a3      	strheq	r3, [r4, #12]
20002524:	bf18      	it	ne
20002526:	81a3      	strhne	r3, [r4, #12]
20002528:	bd10      	pop	{r4, pc}
2000252a:	bf00      	nop

2000252c <__swrite>:
2000252c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002530:	461d      	mov	r5, r3
20002532:	898b      	ldrh	r3, [r1, #12]
20002534:	460c      	mov	r4, r1
20002536:	4616      	mov	r6, r2
20002538:	4607      	mov	r7, r0
2000253a:	f413 7f80 	tst.w	r3, #256	; 0x100
2000253e:	d006      	beq.n	2000254e <__swrite+0x22>
20002540:	2302      	movs	r3, #2
20002542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002546:	2200      	movs	r2, #0
20002548:	f000 fb0c 	bl	20002b64 <_lseek_r>
2000254c:	89a3      	ldrh	r3, [r4, #12]
2000254e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20002552:	4638      	mov	r0, r7
20002554:	81a3      	strh	r3, [r4, #12]
20002556:	4632      	mov	r2, r6
20002558:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000255c:	462b      	mov	r3, r5
2000255e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002562:	f7fe b88d 	b.w	20000680 <_write_r>
20002566:	bf00      	nop

20002568 <__sread>:
20002568:	b510      	push	{r4, lr}
2000256a:	460c      	mov	r4, r1
2000256c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002570:	f000 fb7c 	bl	20002c6c <_read_r>
20002574:	2800      	cmp	r0, #0
20002576:	db03      	blt.n	20002580 <__sread+0x18>
20002578:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000257a:	181b      	adds	r3, r3, r0
2000257c:	6563      	str	r3, [r4, #84]	; 0x54
2000257e:	bd10      	pop	{r4, pc}
20002580:	89a3      	ldrh	r3, [r4, #12]
20002582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20002586:	81a3      	strh	r3, [r4, #12]
20002588:	bd10      	pop	{r4, pc}
2000258a:	bf00      	nop

2000258c <__swsetup_r>:
2000258c:	b570      	push	{r4, r5, r6, lr}
2000258e:	f642 55c0 	movw	r5, #11712	; 0x2dc0
20002592:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002596:	4606      	mov	r6, r0
20002598:	460c      	mov	r4, r1
2000259a:	6828      	ldr	r0, [r5, #0]
2000259c:	b110      	cbz	r0, 200025a4 <__swsetup_r+0x18>
2000259e:	6983      	ldr	r3, [r0, #24]
200025a0:	2b00      	cmp	r3, #0
200025a2:	d036      	beq.n	20002612 <__swsetup_r+0x86>
200025a4:	f642 5324 	movw	r3, #11556	; 0x2d24
200025a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ac:	429c      	cmp	r4, r3
200025ae:	d038      	beq.n	20002622 <__swsetup_r+0x96>
200025b0:	f642 5344 	movw	r3, #11588	; 0x2d44
200025b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025b8:	429c      	cmp	r4, r3
200025ba:	d041      	beq.n	20002640 <__swsetup_r+0xb4>
200025bc:	f642 5364 	movw	r3, #11620	; 0x2d64
200025c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025c4:	429c      	cmp	r4, r3
200025c6:	bf04      	itt	eq
200025c8:	682b      	ldreq	r3, [r5, #0]
200025ca:	68dc      	ldreq	r4, [r3, #12]
200025cc:	89a2      	ldrh	r2, [r4, #12]
200025ce:	4611      	mov	r1, r2
200025d0:	b293      	uxth	r3, r2
200025d2:	f013 0f08 	tst.w	r3, #8
200025d6:	4618      	mov	r0, r3
200025d8:	bf18      	it	ne
200025da:	6922      	ldrne	r2, [r4, #16]
200025dc:	d033      	beq.n	20002646 <__swsetup_r+0xba>
200025de:	b31a      	cbz	r2, 20002628 <__swsetup_r+0x9c>
200025e0:	f013 0101 	ands.w	r1, r3, #1
200025e4:	d007      	beq.n	200025f6 <__swsetup_r+0x6a>
200025e6:	6963      	ldr	r3, [r4, #20]
200025e8:	2100      	movs	r1, #0
200025ea:	60a1      	str	r1, [r4, #8]
200025ec:	425b      	negs	r3, r3
200025ee:	61a3      	str	r3, [r4, #24]
200025f0:	b142      	cbz	r2, 20002604 <__swsetup_r+0x78>
200025f2:	2000      	movs	r0, #0
200025f4:	bd70      	pop	{r4, r5, r6, pc}
200025f6:	f013 0f02 	tst.w	r3, #2
200025fa:	bf08      	it	eq
200025fc:	6961      	ldreq	r1, [r4, #20]
200025fe:	60a1      	str	r1, [r4, #8]
20002600:	2a00      	cmp	r2, #0
20002602:	d1f6      	bne.n	200025f2 <__swsetup_r+0x66>
20002604:	89a3      	ldrh	r3, [r4, #12]
20002606:	f013 0f80 	tst.w	r3, #128	; 0x80
2000260a:	d0f2      	beq.n	200025f2 <__swsetup_r+0x66>
2000260c:	f04f 30ff 	mov.w	r0, #4294967295
20002610:	bd70      	pop	{r4, r5, r6, pc}
20002612:	f7fe fecd 	bl	200013b0 <__sinit>
20002616:	f642 5324 	movw	r3, #11556	; 0x2d24
2000261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000261e:	429c      	cmp	r4, r3
20002620:	d1c6      	bne.n	200025b0 <__swsetup_r+0x24>
20002622:	682b      	ldr	r3, [r5, #0]
20002624:	685c      	ldr	r4, [r3, #4]
20002626:	e7d1      	b.n	200025cc <__swsetup_r+0x40>
20002628:	f403 7120 	and.w	r1, r3, #640	; 0x280
2000262c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20002630:	d0d6      	beq.n	200025e0 <__swsetup_r+0x54>
20002632:	4630      	mov	r0, r6
20002634:	4621      	mov	r1, r4
20002636:	f000 faab 	bl	20002b90 <__smakebuf_r>
2000263a:	89a3      	ldrh	r3, [r4, #12]
2000263c:	6922      	ldr	r2, [r4, #16]
2000263e:	e7cf      	b.n	200025e0 <__swsetup_r+0x54>
20002640:	682b      	ldr	r3, [r5, #0]
20002642:	689c      	ldr	r4, [r3, #8]
20002644:	e7c2      	b.n	200025cc <__swsetup_r+0x40>
20002646:	f013 0f10 	tst.w	r3, #16
2000264a:	d0df      	beq.n	2000260c <__swsetup_r+0x80>
2000264c:	f013 0f04 	tst.w	r3, #4
20002650:	bf08      	it	eq
20002652:	6922      	ldreq	r2, [r4, #16]
20002654:	d017      	beq.n	20002686 <__swsetup_r+0xfa>
20002656:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002658:	b151      	cbz	r1, 20002670 <__swsetup_r+0xe4>
2000265a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000265e:	4299      	cmp	r1, r3
20002660:	d003      	beq.n	2000266a <__swsetup_r+0xde>
20002662:	4630      	mov	r0, r6
20002664:	f000 f99e 	bl	200029a4 <_free_r>
20002668:	89a2      	ldrh	r2, [r4, #12]
2000266a:	b290      	uxth	r0, r2
2000266c:	2300      	movs	r3, #0
2000266e:	6363      	str	r3, [r4, #52]	; 0x34
20002670:	6922      	ldr	r2, [r4, #16]
20002672:	f64f 71db 	movw	r1, #65499	; 0xffdb
20002676:	f2c0 0100 	movt	r1, #0
2000267a:	2300      	movs	r3, #0
2000267c:	ea00 0101 	and.w	r1, r0, r1
20002680:	6063      	str	r3, [r4, #4]
20002682:	81a1      	strh	r1, [r4, #12]
20002684:	6022      	str	r2, [r4, #0]
20002686:	f041 0308 	orr.w	r3, r1, #8
2000268a:	81a3      	strh	r3, [r4, #12]
2000268c:	b29b      	uxth	r3, r3
2000268e:	e7a6      	b.n	200025de <__swsetup_r+0x52>

20002690 <_close_r>:
20002690:	b538      	push	{r3, r4, r5, lr}
20002692:	f243 3454 	movw	r4, #13140	; 0x3354
20002696:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000269a:	4605      	mov	r5, r0
2000269c:	4608      	mov	r0, r1
2000269e:	2300      	movs	r3, #0
200026a0:	6023      	str	r3, [r4, #0]
200026a2:	f7fd ffa1 	bl	200005e8 <_close>
200026a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200026aa:	d000      	beq.n	200026ae <_close_r+0x1e>
200026ac:	bd38      	pop	{r3, r4, r5, pc}
200026ae:	6823      	ldr	r3, [r4, #0]
200026b0:	2b00      	cmp	r3, #0
200026b2:	d0fb      	beq.n	200026ac <_close_r+0x1c>
200026b4:	602b      	str	r3, [r5, #0]
200026b6:	bd38      	pop	{r3, r4, r5, pc}

200026b8 <_fclose_r>:
200026b8:	b570      	push	{r4, r5, r6, lr}
200026ba:	4605      	mov	r5, r0
200026bc:	460c      	mov	r4, r1
200026be:	2900      	cmp	r1, #0
200026c0:	d04b      	beq.n	2000275a <_fclose_r+0xa2>
200026c2:	f7fe fdc1 	bl	20001248 <__sfp_lock_acquire>
200026c6:	b115      	cbz	r5, 200026ce <_fclose_r+0x16>
200026c8:	69ab      	ldr	r3, [r5, #24]
200026ca:	2b00      	cmp	r3, #0
200026cc:	d048      	beq.n	20002760 <_fclose_r+0xa8>
200026ce:	f642 5324 	movw	r3, #11556	; 0x2d24
200026d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026d6:	429c      	cmp	r4, r3
200026d8:	bf08      	it	eq
200026da:	686c      	ldreq	r4, [r5, #4]
200026dc:	d00e      	beq.n	200026fc <_fclose_r+0x44>
200026de:	f642 5344 	movw	r3, #11588	; 0x2d44
200026e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026e6:	429c      	cmp	r4, r3
200026e8:	bf08      	it	eq
200026ea:	68ac      	ldreq	r4, [r5, #8]
200026ec:	d006      	beq.n	200026fc <_fclose_r+0x44>
200026ee:	f642 5364 	movw	r3, #11620	; 0x2d64
200026f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026f6:	429c      	cmp	r4, r3
200026f8:	bf08      	it	eq
200026fa:	68ec      	ldreq	r4, [r5, #12]
200026fc:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20002700:	b33e      	cbz	r6, 20002752 <_fclose_r+0x9a>
20002702:	4628      	mov	r0, r5
20002704:	4621      	mov	r1, r4
20002706:	f000 f83d 	bl	20002784 <_fflush_r>
2000270a:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000270c:	4606      	mov	r6, r0
2000270e:	b13b      	cbz	r3, 20002720 <_fclose_r+0x68>
20002710:	4628      	mov	r0, r5
20002712:	6a21      	ldr	r1, [r4, #32]
20002714:	4798      	blx	r3
20002716:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000271a:	bf28      	it	cs
2000271c:	f04f 36ff 	movcs.w	r6, #4294967295
20002720:	89a3      	ldrh	r3, [r4, #12]
20002722:	f013 0f80 	tst.w	r3, #128	; 0x80
20002726:	d11f      	bne.n	20002768 <_fclose_r+0xb0>
20002728:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000272a:	b141      	cbz	r1, 2000273e <_fclose_r+0x86>
2000272c:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002730:	4299      	cmp	r1, r3
20002732:	d002      	beq.n	2000273a <_fclose_r+0x82>
20002734:	4628      	mov	r0, r5
20002736:	f000 f935 	bl	200029a4 <_free_r>
2000273a:	2300      	movs	r3, #0
2000273c:	6363      	str	r3, [r4, #52]	; 0x34
2000273e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20002740:	b121      	cbz	r1, 2000274c <_fclose_r+0x94>
20002742:	4628      	mov	r0, r5
20002744:	f000 f92e 	bl	200029a4 <_free_r>
20002748:	2300      	movs	r3, #0
2000274a:	64a3      	str	r3, [r4, #72]	; 0x48
2000274c:	f04f 0300 	mov.w	r3, #0
20002750:	81a3      	strh	r3, [r4, #12]
20002752:	f7fe fd7b 	bl	2000124c <__sfp_lock_release>
20002756:	4630      	mov	r0, r6
20002758:	bd70      	pop	{r4, r5, r6, pc}
2000275a:	460e      	mov	r6, r1
2000275c:	4630      	mov	r0, r6
2000275e:	bd70      	pop	{r4, r5, r6, pc}
20002760:	4628      	mov	r0, r5
20002762:	f7fe fe25 	bl	200013b0 <__sinit>
20002766:	e7b2      	b.n	200026ce <_fclose_r+0x16>
20002768:	4628      	mov	r0, r5
2000276a:	6921      	ldr	r1, [r4, #16]
2000276c:	f000 f91a 	bl	200029a4 <_free_r>
20002770:	e7da      	b.n	20002728 <_fclose_r+0x70>
20002772:	bf00      	nop

20002774 <fclose>:
20002774:	f642 53c0 	movw	r3, #11712	; 0x2dc0
20002778:	4601      	mov	r1, r0
2000277a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000277e:	6818      	ldr	r0, [r3, #0]
20002780:	e79a      	b.n	200026b8 <_fclose_r>
20002782:	bf00      	nop

20002784 <_fflush_r>:
20002784:	690b      	ldr	r3, [r1, #16]
20002786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000278a:	460c      	mov	r4, r1
2000278c:	4680      	mov	r8, r0
2000278e:	2b00      	cmp	r3, #0
20002790:	d071      	beq.n	20002876 <_fflush_r+0xf2>
20002792:	b110      	cbz	r0, 2000279a <_fflush_r+0x16>
20002794:	6983      	ldr	r3, [r0, #24]
20002796:	2b00      	cmp	r3, #0
20002798:	d078      	beq.n	2000288c <_fflush_r+0x108>
2000279a:	f642 5324 	movw	r3, #11556	; 0x2d24
2000279e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027a2:	429c      	cmp	r4, r3
200027a4:	bf08      	it	eq
200027a6:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200027aa:	d010      	beq.n	200027ce <_fflush_r+0x4a>
200027ac:	f642 5344 	movw	r3, #11588	; 0x2d44
200027b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027b4:	429c      	cmp	r4, r3
200027b6:	bf08      	it	eq
200027b8:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200027bc:	d007      	beq.n	200027ce <_fflush_r+0x4a>
200027be:	f642 5364 	movw	r3, #11620	; 0x2d64
200027c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027c6:	429c      	cmp	r4, r3
200027c8:	bf08      	it	eq
200027ca:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200027ce:	89a3      	ldrh	r3, [r4, #12]
200027d0:	b21a      	sxth	r2, r3
200027d2:	f012 0f08 	tst.w	r2, #8
200027d6:	d135      	bne.n	20002844 <_fflush_r+0xc0>
200027d8:	6862      	ldr	r2, [r4, #4]
200027da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200027de:	81a3      	strh	r3, [r4, #12]
200027e0:	2a00      	cmp	r2, #0
200027e2:	dd5e      	ble.n	200028a2 <_fflush_r+0x11e>
200027e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200027e6:	2e00      	cmp	r6, #0
200027e8:	d045      	beq.n	20002876 <_fflush_r+0xf2>
200027ea:	b29b      	uxth	r3, r3
200027ec:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200027f0:	bf18      	it	ne
200027f2:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200027f4:	d059      	beq.n	200028aa <_fflush_r+0x126>
200027f6:	f013 0f04 	tst.w	r3, #4
200027fa:	d14a      	bne.n	20002892 <_fflush_r+0x10e>
200027fc:	2300      	movs	r3, #0
200027fe:	4640      	mov	r0, r8
20002800:	6a21      	ldr	r1, [r4, #32]
20002802:	462a      	mov	r2, r5
20002804:	47b0      	blx	r6
20002806:	4285      	cmp	r5, r0
20002808:	d138      	bne.n	2000287c <_fflush_r+0xf8>
2000280a:	89a1      	ldrh	r1, [r4, #12]
2000280c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20002810:	6922      	ldr	r2, [r4, #16]
20002812:	f2c0 0300 	movt	r3, #0
20002816:	ea01 0303 	and.w	r3, r1, r3
2000281a:	2100      	movs	r1, #0
2000281c:	6061      	str	r1, [r4, #4]
2000281e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20002822:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002824:	81a3      	strh	r3, [r4, #12]
20002826:	6022      	str	r2, [r4, #0]
20002828:	bf18      	it	ne
2000282a:	6565      	strne	r5, [r4, #84]	; 0x54
2000282c:	b319      	cbz	r1, 20002876 <_fflush_r+0xf2>
2000282e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002832:	4299      	cmp	r1, r3
20002834:	d002      	beq.n	2000283c <_fflush_r+0xb8>
20002836:	4640      	mov	r0, r8
20002838:	f000 f8b4 	bl	200029a4 <_free_r>
2000283c:	2000      	movs	r0, #0
2000283e:	6360      	str	r0, [r4, #52]	; 0x34
20002840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002844:	6926      	ldr	r6, [r4, #16]
20002846:	b1b6      	cbz	r6, 20002876 <_fflush_r+0xf2>
20002848:	6825      	ldr	r5, [r4, #0]
2000284a:	6026      	str	r6, [r4, #0]
2000284c:	1bad      	subs	r5, r5, r6
2000284e:	f012 0f03 	tst.w	r2, #3
20002852:	bf0c      	ite	eq
20002854:	6963      	ldreq	r3, [r4, #20]
20002856:	2300      	movne	r3, #0
20002858:	60a3      	str	r3, [r4, #8]
2000285a:	e00a      	b.n	20002872 <_fflush_r+0xee>
2000285c:	4632      	mov	r2, r6
2000285e:	462b      	mov	r3, r5
20002860:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20002862:	4640      	mov	r0, r8
20002864:	6a21      	ldr	r1, [r4, #32]
20002866:	47b8      	blx	r7
20002868:	2800      	cmp	r0, #0
2000286a:	ebc0 0505 	rsb	r5, r0, r5
2000286e:	4406      	add	r6, r0
20002870:	dd04      	ble.n	2000287c <_fflush_r+0xf8>
20002872:	2d00      	cmp	r5, #0
20002874:	dcf2      	bgt.n	2000285c <_fflush_r+0xd8>
20002876:	2000      	movs	r0, #0
20002878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000287c:	89a3      	ldrh	r3, [r4, #12]
2000287e:	f04f 30ff 	mov.w	r0, #4294967295
20002882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002886:	81a3      	strh	r3, [r4, #12]
20002888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000288c:	f7fe fd90 	bl	200013b0 <__sinit>
20002890:	e783      	b.n	2000279a <_fflush_r+0x16>
20002892:	6862      	ldr	r2, [r4, #4]
20002894:	6b63      	ldr	r3, [r4, #52]	; 0x34
20002896:	1aad      	subs	r5, r5, r2
20002898:	2b00      	cmp	r3, #0
2000289a:	d0af      	beq.n	200027fc <_fflush_r+0x78>
2000289c:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000289e:	1aed      	subs	r5, r5, r3
200028a0:	e7ac      	b.n	200027fc <_fflush_r+0x78>
200028a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
200028a4:	2a00      	cmp	r2, #0
200028a6:	dc9d      	bgt.n	200027e4 <_fflush_r+0x60>
200028a8:	e7e5      	b.n	20002876 <_fflush_r+0xf2>
200028aa:	2301      	movs	r3, #1
200028ac:	4640      	mov	r0, r8
200028ae:	6a21      	ldr	r1, [r4, #32]
200028b0:	47b0      	blx	r6
200028b2:	f1b0 3fff 	cmp.w	r0, #4294967295
200028b6:	4605      	mov	r5, r0
200028b8:	d002      	beq.n	200028c0 <_fflush_r+0x13c>
200028ba:	89a3      	ldrh	r3, [r4, #12]
200028bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200028be:	e79a      	b.n	200027f6 <_fflush_r+0x72>
200028c0:	f8d8 3000 	ldr.w	r3, [r8]
200028c4:	2b1d      	cmp	r3, #29
200028c6:	d0d6      	beq.n	20002876 <_fflush_r+0xf2>
200028c8:	89a3      	ldrh	r3, [r4, #12]
200028ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200028ce:	81a3      	strh	r3, [r4, #12]
200028d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200028d4 <fflush>:
200028d4:	4601      	mov	r1, r0
200028d6:	b128      	cbz	r0, 200028e4 <fflush+0x10>
200028d8:	f642 53c0 	movw	r3, #11712	; 0x2dc0
200028dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028e0:	6818      	ldr	r0, [r3, #0]
200028e2:	e74f      	b.n	20002784 <_fflush_r>
200028e4:	f642 5318 	movw	r3, #11544	; 0x2d18
200028e8:	f242 7185 	movw	r1, #10117	; 0x2785
200028ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200028f4:	6818      	ldr	r0, [r3, #0]
200028f6:	f7fe bf25 	b.w	20001744 <_fwalk_reent>
200028fa:	bf00      	nop

200028fc <_malloc_trim_r>:
200028fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200028fe:	f642 64b4 	movw	r4, #11956	; 0x2eb4
20002902:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002906:	460f      	mov	r7, r1
20002908:	4605      	mov	r5, r0
2000290a:	f7ff fc05 	bl	20002118 <__malloc_lock>
2000290e:	68a3      	ldr	r3, [r4, #8]
20002910:	685e      	ldr	r6, [r3, #4]
20002912:	f026 0603 	bic.w	r6, r6, #3
20002916:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000291a:	330f      	adds	r3, #15
2000291c:	1bdf      	subs	r7, r3, r7
2000291e:	0b3f      	lsrs	r7, r7, #12
20002920:	3f01      	subs	r7, #1
20002922:	033f      	lsls	r7, r7, #12
20002924:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20002928:	db07      	blt.n	2000293a <_malloc_trim_r+0x3e>
2000292a:	2100      	movs	r1, #0
2000292c:	4628      	mov	r0, r5
2000292e:	f7ff fdd1 	bl	200024d4 <_sbrk_r>
20002932:	68a3      	ldr	r3, [r4, #8]
20002934:	18f3      	adds	r3, r6, r3
20002936:	4283      	cmp	r3, r0
20002938:	d004      	beq.n	20002944 <_malloc_trim_r+0x48>
2000293a:	4628      	mov	r0, r5
2000293c:	f7ff fbee 	bl	2000211c <__malloc_unlock>
20002940:	2000      	movs	r0, #0
20002942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002944:	4279      	negs	r1, r7
20002946:	4628      	mov	r0, r5
20002948:	f7ff fdc4 	bl	200024d4 <_sbrk_r>
2000294c:	f1b0 3fff 	cmp.w	r0, #4294967295
20002950:	d010      	beq.n	20002974 <_malloc_trim_r+0x78>
20002952:	68a2      	ldr	r2, [r4, #8]
20002954:	f243 23d4 	movw	r3, #13012	; 0x32d4
20002958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000295c:	1bf6      	subs	r6, r6, r7
2000295e:	f046 0601 	orr.w	r6, r6, #1
20002962:	4628      	mov	r0, r5
20002964:	6056      	str	r6, [r2, #4]
20002966:	681a      	ldr	r2, [r3, #0]
20002968:	1bd7      	subs	r7, r2, r7
2000296a:	601f      	str	r7, [r3, #0]
2000296c:	f7ff fbd6 	bl	2000211c <__malloc_unlock>
20002970:	2001      	movs	r0, #1
20002972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002974:	2100      	movs	r1, #0
20002976:	4628      	mov	r0, r5
20002978:	f7ff fdac 	bl	200024d4 <_sbrk_r>
2000297c:	68a3      	ldr	r3, [r4, #8]
2000297e:	1ac2      	subs	r2, r0, r3
20002980:	2a0f      	cmp	r2, #15
20002982:	ddda      	ble.n	2000293a <_malloc_trim_r+0x3e>
20002984:	f243 24bc 	movw	r4, #12988	; 0x32bc
20002988:	f243 21d4 	movw	r1, #13012	; 0x32d4
2000298c:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002990:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002994:	f042 0201 	orr.w	r2, r2, #1
20002998:	6824      	ldr	r4, [r4, #0]
2000299a:	1b00      	subs	r0, r0, r4
2000299c:	6008      	str	r0, [r1, #0]
2000299e:	605a      	str	r2, [r3, #4]
200029a0:	e7cb      	b.n	2000293a <_malloc_trim_r+0x3e>
200029a2:	bf00      	nop

200029a4 <_free_r>:
200029a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200029a8:	4605      	mov	r5, r0
200029aa:	460c      	mov	r4, r1
200029ac:	2900      	cmp	r1, #0
200029ae:	f000 8088 	beq.w	20002ac2 <_free_r+0x11e>
200029b2:	f7ff fbb1 	bl	20002118 <__malloc_lock>
200029b6:	f1a4 0208 	sub.w	r2, r4, #8
200029ba:	f642 60b4 	movw	r0, #11956	; 0x2eb4
200029be:	6856      	ldr	r6, [r2, #4]
200029c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029c4:	f026 0301 	bic.w	r3, r6, #1
200029c8:	f8d0 c008 	ldr.w	ip, [r0, #8]
200029cc:	18d1      	adds	r1, r2, r3
200029ce:	458c      	cmp	ip, r1
200029d0:	684f      	ldr	r7, [r1, #4]
200029d2:	f027 0703 	bic.w	r7, r7, #3
200029d6:	f000 8095 	beq.w	20002b04 <_free_r+0x160>
200029da:	f016 0601 	ands.w	r6, r6, #1
200029de:	604f      	str	r7, [r1, #4]
200029e0:	d05f      	beq.n	20002aa2 <_free_r+0xfe>
200029e2:	2600      	movs	r6, #0
200029e4:	19cc      	adds	r4, r1, r7
200029e6:	6864      	ldr	r4, [r4, #4]
200029e8:	f014 0f01 	tst.w	r4, #1
200029ec:	d106      	bne.n	200029fc <_free_r+0x58>
200029ee:	19db      	adds	r3, r3, r7
200029f0:	2e00      	cmp	r6, #0
200029f2:	d07a      	beq.n	20002aea <_free_r+0x146>
200029f4:	688c      	ldr	r4, [r1, #8]
200029f6:	68c9      	ldr	r1, [r1, #12]
200029f8:	608c      	str	r4, [r1, #8]
200029fa:	60e1      	str	r1, [r4, #12]
200029fc:	f043 0101 	orr.w	r1, r3, #1
20002a00:	50d3      	str	r3, [r2, r3]
20002a02:	6051      	str	r1, [r2, #4]
20002a04:	2e00      	cmp	r6, #0
20002a06:	d147      	bne.n	20002a98 <_free_r+0xf4>
20002a08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20002a0c:	d35b      	bcc.n	20002ac6 <_free_r+0x122>
20002a0e:	0a59      	lsrs	r1, r3, #9
20002a10:	2904      	cmp	r1, #4
20002a12:	bf9e      	ittt	ls
20002a14:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20002a18:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20002a1c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002a20:	d928      	bls.n	20002a74 <_free_r+0xd0>
20002a22:	2914      	cmp	r1, #20
20002a24:	bf9c      	itt	ls
20002a26:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20002a2a:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002a2e:	d921      	bls.n	20002a74 <_free_r+0xd0>
20002a30:	2954      	cmp	r1, #84	; 0x54
20002a32:	bf9e      	ittt	ls
20002a34:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20002a38:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20002a3c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002a40:	d918      	bls.n	20002a74 <_free_r+0xd0>
20002a42:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20002a46:	bf9e      	ittt	ls
20002a48:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20002a4c:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20002a50:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002a54:	d90e      	bls.n	20002a74 <_free_r+0xd0>
20002a56:	f240 5c54 	movw	ip, #1364	; 0x554
20002a5a:	4561      	cmp	r1, ip
20002a5c:	bf95      	itete	ls
20002a5e:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20002a62:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20002a66:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20002a6a:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20002a6e:	bf98      	it	ls
20002a70:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002a74:	1904      	adds	r4, r0, r4
20002a76:	68a1      	ldr	r1, [r4, #8]
20002a78:	42a1      	cmp	r1, r4
20002a7a:	d103      	bne.n	20002a84 <_free_r+0xe0>
20002a7c:	e064      	b.n	20002b48 <_free_r+0x1a4>
20002a7e:	6889      	ldr	r1, [r1, #8]
20002a80:	428c      	cmp	r4, r1
20002a82:	d004      	beq.n	20002a8e <_free_r+0xea>
20002a84:	6848      	ldr	r0, [r1, #4]
20002a86:	f020 0003 	bic.w	r0, r0, #3
20002a8a:	4283      	cmp	r3, r0
20002a8c:	d3f7      	bcc.n	20002a7e <_free_r+0xda>
20002a8e:	68cb      	ldr	r3, [r1, #12]
20002a90:	60d3      	str	r3, [r2, #12]
20002a92:	6091      	str	r1, [r2, #8]
20002a94:	60ca      	str	r2, [r1, #12]
20002a96:	609a      	str	r2, [r3, #8]
20002a98:	4628      	mov	r0, r5
20002a9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002a9e:	f7ff bb3d 	b.w	2000211c <__malloc_unlock>
20002aa2:	f854 4c08 	ldr.w	r4, [r4, #-8]
20002aa6:	f100 0c08 	add.w	ip, r0, #8
20002aaa:	1b12      	subs	r2, r2, r4
20002aac:	191b      	adds	r3, r3, r4
20002aae:	6894      	ldr	r4, [r2, #8]
20002ab0:	4564      	cmp	r4, ip
20002ab2:	d047      	beq.n	20002b44 <_free_r+0x1a0>
20002ab4:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20002ab8:	f8cc 4008 	str.w	r4, [ip, #8]
20002abc:	f8c4 c00c 	str.w	ip, [r4, #12]
20002ac0:	e790      	b.n	200029e4 <_free_r+0x40>
20002ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002ac6:	08db      	lsrs	r3, r3, #3
20002ac8:	f04f 0c01 	mov.w	ip, #1
20002acc:	6846      	ldr	r6, [r0, #4]
20002ace:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20002ad2:	109b      	asrs	r3, r3, #2
20002ad4:	fa0c f303 	lsl.w	r3, ip, r3
20002ad8:	60d1      	str	r1, [r2, #12]
20002ada:	688c      	ldr	r4, [r1, #8]
20002adc:	ea46 0303 	orr.w	r3, r6, r3
20002ae0:	6043      	str	r3, [r0, #4]
20002ae2:	6094      	str	r4, [r2, #8]
20002ae4:	60e2      	str	r2, [r4, #12]
20002ae6:	608a      	str	r2, [r1, #8]
20002ae8:	e7d6      	b.n	20002a98 <_free_r+0xf4>
20002aea:	688c      	ldr	r4, [r1, #8]
20002aec:	4f1c      	ldr	r7, [pc, #112]	; (20002b60 <_free_r+0x1bc>)
20002aee:	42bc      	cmp	r4, r7
20002af0:	d181      	bne.n	200029f6 <_free_r+0x52>
20002af2:	50d3      	str	r3, [r2, r3]
20002af4:	f043 0301 	orr.w	r3, r3, #1
20002af8:	60e2      	str	r2, [r4, #12]
20002afa:	60a2      	str	r2, [r4, #8]
20002afc:	6053      	str	r3, [r2, #4]
20002afe:	6094      	str	r4, [r2, #8]
20002b00:	60d4      	str	r4, [r2, #12]
20002b02:	e7c9      	b.n	20002a98 <_free_r+0xf4>
20002b04:	18fb      	adds	r3, r7, r3
20002b06:	f016 0f01 	tst.w	r6, #1
20002b0a:	d107      	bne.n	20002b1c <_free_r+0x178>
20002b0c:	f854 1c08 	ldr.w	r1, [r4, #-8]
20002b10:	1a52      	subs	r2, r2, r1
20002b12:	185b      	adds	r3, r3, r1
20002b14:	68d4      	ldr	r4, [r2, #12]
20002b16:	6891      	ldr	r1, [r2, #8]
20002b18:	60a1      	str	r1, [r4, #8]
20002b1a:	60cc      	str	r4, [r1, #12]
20002b1c:	f243 21c0 	movw	r1, #12992	; 0x32c0
20002b20:	6082      	str	r2, [r0, #8]
20002b22:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002b26:	f043 0001 	orr.w	r0, r3, #1
20002b2a:	6050      	str	r0, [r2, #4]
20002b2c:	680a      	ldr	r2, [r1, #0]
20002b2e:	4293      	cmp	r3, r2
20002b30:	d3b2      	bcc.n	20002a98 <_free_r+0xf4>
20002b32:	f243 23d0 	movw	r3, #13008	; 0x32d0
20002b36:	4628      	mov	r0, r5
20002b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b3c:	6819      	ldr	r1, [r3, #0]
20002b3e:	f7ff fedd 	bl	200028fc <_malloc_trim_r>
20002b42:	e7a9      	b.n	20002a98 <_free_r+0xf4>
20002b44:	2601      	movs	r6, #1
20002b46:	e74d      	b.n	200029e4 <_free_r+0x40>
20002b48:	2601      	movs	r6, #1
20002b4a:	6844      	ldr	r4, [r0, #4]
20002b4c:	ea4f 0cac 	mov.w	ip, ip, asr #2
20002b50:	460b      	mov	r3, r1
20002b52:	fa06 fc0c 	lsl.w	ip, r6, ip
20002b56:	ea44 040c 	orr.w	r4, r4, ip
20002b5a:	6044      	str	r4, [r0, #4]
20002b5c:	e798      	b.n	20002a90 <_free_r+0xec>
20002b5e:	bf00      	nop
20002b60:	20002ebc 	.word	0x20002ebc

20002b64 <_lseek_r>:
20002b64:	b538      	push	{r3, r4, r5, lr}
20002b66:	f243 3454 	movw	r4, #13140	; 0x3354
20002b6a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002b6e:	4605      	mov	r5, r0
20002b70:	4608      	mov	r0, r1
20002b72:	4611      	mov	r1, r2
20002b74:	461a      	mov	r2, r3
20002b76:	2300      	movs	r3, #0
20002b78:	6023      	str	r3, [r4, #0]
20002b7a:	f7fd fd65 	bl	20000648 <_lseek>
20002b7e:	f1b0 3fff 	cmp.w	r0, #4294967295
20002b82:	d000      	beq.n	20002b86 <_lseek_r+0x22>
20002b84:	bd38      	pop	{r3, r4, r5, pc}
20002b86:	6823      	ldr	r3, [r4, #0]
20002b88:	2b00      	cmp	r3, #0
20002b8a:	d0fb      	beq.n	20002b84 <_lseek_r+0x20>
20002b8c:	602b      	str	r3, [r5, #0]
20002b8e:	bd38      	pop	{r3, r4, r5, pc}

20002b90 <__smakebuf_r>:
20002b90:	898b      	ldrh	r3, [r1, #12]
20002b92:	b5f0      	push	{r4, r5, r6, r7, lr}
20002b94:	460c      	mov	r4, r1
20002b96:	b29a      	uxth	r2, r3
20002b98:	b091      	sub	sp, #68	; 0x44
20002b9a:	f012 0f02 	tst.w	r2, #2
20002b9e:	4605      	mov	r5, r0
20002ba0:	d141      	bne.n	20002c26 <__smakebuf_r+0x96>
20002ba2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002ba6:	2900      	cmp	r1, #0
20002ba8:	db18      	blt.n	20002bdc <__smakebuf_r+0x4c>
20002baa:	aa01      	add	r2, sp, #4
20002bac:	f000 f874 	bl	20002c98 <_fstat_r>
20002bb0:	2800      	cmp	r0, #0
20002bb2:	db11      	blt.n	20002bd8 <__smakebuf_r+0x48>
20002bb4:	9b02      	ldr	r3, [sp, #8]
20002bb6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20002bba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20002bbe:	bf14      	ite	ne
20002bc0:	2700      	movne	r7, #0
20002bc2:	2701      	moveq	r7, #1
20002bc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20002bc8:	d040      	beq.n	20002c4c <__smakebuf_r+0xbc>
20002bca:	89a3      	ldrh	r3, [r4, #12]
20002bcc:	f44f 6680 	mov.w	r6, #1024	; 0x400
20002bd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20002bd4:	81a3      	strh	r3, [r4, #12]
20002bd6:	e00b      	b.n	20002bf0 <__smakebuf_r+0x60>
20002bd8:	89a3      	ldrh	r3, [r4, #12]
20002bda:	b29a      	uxth	r2, r3
20002bdc:	f012 0f80 	tst.w	r2, #128	; 0x80
20002be0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20002be4:	bf0c      	ite	eq
20002be6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20002bea:	2640      	movne	r6, #64	; 0x40
20002bec:	2700      	movs	r7, #0
20002bee:	81a3      	strh	r3, [r4, #12]
20002bf0:	4628      	mov	r0, r5
20002bf2:	4631      	mov	r1, r6
20002bf4:	f7fe fdf6 	bl	200017e4 <_malloc_r>
20002bf8:	b170      	cbz	r0, 20002c18 <__smakebuf_r+0x88>
20002bfa:	89a1      	ldrh	r1, [r4, #12]
20002bfc:	f241 2291 	movw	r2, #4753	; 0x1291
20002c00:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002c04:	6120      	str	r0, [r4, #16]
20002c06:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20002c0a:	6166      	str	r6, [r4, #20]
20002c0c:	62aa      	str	r2, [r5, #40]	; 0x28
20002c0e:	81a1      	strh	r1, [r4, #12]
20002c10:	6020      	str	r0, [r4, #0]
20002c12:	b97f      	cbnz	r7, 20002c34 <__smakebuf_r+0xa4>
20002c14:	b011      	add	sp, #68	; 0x44
20002c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
20002c18:	89a3      	ldrh	r3, [r4, #12]
20002c1a:	f413 7f00 	tst.w	r3, #512	; 0x200
20002c1e:	d1f9      	bne.n	20002c14 <__smakebuf_r+0x84>
20002c20:	f043 0302 	orr.w	r3, r3, #2
20002c24:	81a3      	strh	r3, [r4, #12]
20002c26:	f104 0347 	add.w	r3, r4, #71	; 0x47
20002c2a:	6123      	str	r3, [r4, #16]
20002c2c:	6023      	str	r3, [r4, #0]
20002c2e:	2301      	movs	r3, #1
20002c30:	6163      	str	r3, [r4, #20]
20002c32:	e7ef      	b.n	20002c14 <__smakebuf_r+0x84>
20002c34:	4628      	mov	r0, r5
20002c36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20002c3a:	f000 f843 	bl	20002cc4 <_isatty_r>
20002c3e:	2800      	cmp	r0, #0
20002c40:	d0e8      	beq.n	20002c14 <__smakebuf_r+0x84>
20002c42:	89a3      	ldrh	r3, [r4, #12]
20002c44:	f043 0301 	orr.w	r3, r3, #1
20002c48:	81a3      	strh	r3, [r4, #12]
20002c4a:	e7e3      	b.n	20002c14 <__smakebuf_r+0x84>
20002c4c:	f242 5305 	movw	r3, #9477	; 0x2505
20002c50:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20002c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c56:	429a      	cmp	r2, r3
20002c58:	d1b7      	bne.n	20002bca <__smakebuf_r+0x3a>
20002c5a:	89a2      	ldrh	r2, [r4, #12]
20002c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20002c60:	461e      	mov	r6, r3
20002c62:	6523      	str	r3, [r4, #80]	; 0x50
20002c64:	ea42 0303 	orr.w	r3, r2, r3
20002c68:	81a3      	strh	r3, [r4, #12]
20002c6a:	e7c1      	b.n	20002bf0 <__smakebuf_r+0x60>

20002c6c <_read_r>:
20002c6c:	b538      	push	{r3, r4, r5, lr}
20002c6e:	f243 3454 	movw	r4, #13140	; 0x3354
20002c72:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002c76:	4605      	mov	r5, r0
20002c78:	4608      	mov	r0, r1
20002c7a:	4611      	mov	r1, r2
20002c7c:	461a      	mov	r2, r3
20002c7e:	2300      	movs	r3, #0
20002c80:	6023      	str	r3, [r4, #0]
20002c82:	f7fd fcef 	bl	20000664 <_read>
20002c86:	f1b0 3fff 	cmp.w	r0, #4294967295
20002c8a:	d000      	beq.n	20002c8e <_read_r+0x22>
20002c8c:	bd38      	pop	{r3, r4, r5, pc}
20002c8e:	6823      	ldr	r3, [r4, #0]
20002c90:	2b00      	cmp	r3, #0
20002c92:	d0fb      	beq.n	20002c8c <_read_r+0x20>
20002c94:	602b      	str	r3, [r5, #0]
20002c96:	bd38      	pop	{r3, r4, r5, pc}

20002c98 <_fstat_r>:
20002c98:	b538      	push	{r3, r4, r5, lr}
20002c9a:	f243 3454 	movw	r4, #13140	; 0x3354
20002c9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002ca2:	4605      	mov	r5, r0
20002ca4:	4608      	mov	r0, r1
20002ca6:	4611      	mov	r1, r2
20002ca8:	2300      	movs	r3, #0
20002caa:	6023      	str	r3, [r4, #0]
20002cac:	f7fd fcae 	bl	2000060c <_fstat>
20002cb0:	f1b0 3fff 	cmp.w	r0, #4294967295
20002cb4:	d000      	beq.n	20002cb8 <_fstat_r+0x20>
20002cb6:	bd38      	pop	{r3, r4, r5, pc}
20002cb8:	6823      	ldr	r3, [r4, #0]
20002cba:	2b00      	cmp	r3, #0
20002cbc:	d0fb      	beq.n	20002cb6 <_fstat_r+0x1e>
20002cbe:	602b      	str	r3, [r5, #0]
20002cc0:	bd38      	pop	{r3, r4, r5, pc}
20002cc2:	bf00      	nop

20002cc4 <_isatty_r>:
20002cc4:	b538      	push	{r3, r4, r5, lr}
20002cc6:	f243 3454 	movw	r4, #13140	; 0x3354
20002cca:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002cce:	4605      	mov	r5, r0
20002cd0:	4608      	mov	r0, r1
20002cd2:	2300      	movs	r3, #0
20002cd4:	6023      	str	r3, [r4, #0]
20002cd6:	f7fd fcab 	bl	20000630 <_isatty>
20002cda:	f1b0 3fff 	cmp.w	r0, #4294967295
20002cde:	d000      	beq.n	20002ce2 <_isatty_r+0x1e>
20002ce0:	bd38      	pop	{r3, r4, r5, pc}
20002ce2:	6823      	ldr	r3, [r4, #0]
20002ce4:	2b00      	cmp	r3, #0
20002ce6:	d0fb      	beq.n	20002ce0 <_isatty_r+0x1c>
20002ce8:	602b      	str	r3, [r5, #0]
20002cea:	bd38      	pop	{r3, r4, r5, pc}
20002cec:	70616548 	.word	0x70616548
20002cf0:	646e6120 	.word	0x646e6120
20002cf4:	61747320 	.word	0x61747320
20002cf8:	63206b63 	.word	0x63206b63
20002cfc:	696c6c6f 	.word	0x696c6c6f
20002d00:	6e6f6973 	.word	0x6e6f6973
20002d04:	0000000a 	.word	0x0000000a

20002d08 <C.18.2576>:
20002d08:	00000001 00000002 00000004 00000001     ................

20002d18 <_global_impure_ptr>:
20002d18:	20002dc4 00000043 0000000a              .-. C.......

20002d24 <__sf_fake_stdin>:
	...

20002d44 <__sf_fake_stdout>:
	...

20002d64 <__sf_fake_stderr>:
	...

20002d84 <_init>:
20002d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002d86:	bf00      	nop
20002d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002d8a:	bc08      	pop	{r3}
20002d8c:	469e      	mov	lr, r3
20002d8e:	4770      	bx	lr

20002d90 <_fini>:
20002d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002d92:	bf00      	nop
20002d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002d96:	bc08      	pop	{r3}
20002d98:	469e      	mov	lr, r3
20002d9a:	4770      	bx	lr

20002d9c <__frame_dummy_init_array_entry>:
20002d9c:	0485 2000                                   ... 

20002da0 <__do_global_dtors_aux_fini_array_entry>:
20002da0:	0471 2000                                   q.. 
