Analysis & Synthesis report for main
Mon Dec 03 12:40:29 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated
 14. Source assignments for VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated
 15. Source assignments for VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated
 16. Source assignments for VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated
 17. Source assignments for VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component
 28. altsyncram Parameter Settings by Entity Instance
 29. altpll Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "VGAcontrol:VGA0|drawdatapath:comb_40"
 31. Port Connectivity Checks: "VGAcontrol:VGA0|ROMbackground:ROM0"
 32. Port Connectivity Checks: "VGAcontrol:VGA0|ROMnumbers:ROM3"
 33. Port Connectivity Checks: "VGAcontrol:VGA0|ROMnumbers:ROM2"
 34. Port Connectivity Checks: "VGAcontrol:VGA0|ROMnumbers:ROM1"
 35. Port Connectivity Checks: "VGAcontrol:VGA0|numberSelect:l3"
 36. Port Connectivity Checks: "VGAcontrol:VGA0|numberSelect:l2"
 37. Port Connectivity Checks: "VGAcontrol:VGA0|numberSelect:l1"
 38. Port Connectivity Checks: "VGAcontrol:VGA0"
 39. Port Connectivity Checks: "datapath:d0"
 40. Port Connectivity Checks: "controller:c0"
 41. Port Connectivity Checks: "motorFSM:m0"
 42. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 43. Port Connectivity Checks: "vga_adapter:VGA"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 03 12:40:28 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; maingamecontrol                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 406                                         ;
; Total pins                      ; 61                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,476,800                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; maingamecontrol    ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-16       ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; VGAcontrol.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v                           ;         ;
; maingamecontrol.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v                      ;         ;
; vga_pll.v                              ; yes             ; User Wizard-Generated File             ; C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v                              ;         ;
; vga_controller.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Bob/Desktop/ECE241/Github/Project/vga_controller.v                       ;         ;
; vga_address_translator.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Bob/Desktop/ECE241/Github/Project/vga_address_translator.v               ;         ;
; vga_adapter.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v                          ;         ;
; motorcontrol.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v                         ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal180.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc             ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_bmn1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf                 ;         ;
; startingbackground.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Bob/Desktop/ECE241/Github/Project/startingbackground.mif                 ;         ;
; db/decode_7la.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_7la.tdf                      ;         ;
; db/decode_01a.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_01a.tdf                      ;         ;
; db/mux_5hb.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/mux_5hb.tdf                         ;         ;
; altpll.tdf                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; stratix_pll.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/altpll_80u.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/altpll_80u.tdf                      ;         ;
; romnumbers.v                           ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Bob/Desktop/ECE241/Github/Project/romnumbers.v                           ;         ;
; db/altsyncram_ujh1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_ujh1.tdf                 ;         ;
; project pictures/monoinv0-9.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Bob/Desktop/ECE241/Github/Project/project pictures/monoinv0-9.mif        ;         ;
; rombackground.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Bob/Desktop/ECE241/Github/Project/rombackground.v                        ;         ;
; db/altsyncram_bji1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bji1.tdf                 ;         ;
; project pictures/backgrounds_short.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Bob/Desktop/ECE241/Github/Project/project pictures/backgrounds_short.mif ;         ;
; db/decode_g2a.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_g2a.tdf                      ;         ;
; db/mux_lib.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bob/Desktop/ECE241/Github/Project/db/mux_lib.tdf                         ;         ;
+----------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 511            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 878            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 139            ;
;     -- 5 input functions                    ; 104            ;
;     -- 4 input functions                    ; 99             ;
;     -- <=3 input functions                  ; 533            ;
;                                             ;                ;
; Dedicated logic registers                   ; 406            ;
;                                             ;                ;
; I/O pins                                    ; 61             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2476800        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 705            ;
; Total fan-out                               ; 10565          ;
; Average fan-out                             ; 6.06           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |maingamecontrol                                        ; 878 (1)             ; 406 (0)                   ; 2476800           ; 0          ; 61   ; 0            ; |maingamecontrol                                                                                                                          ; maingamecontrol        ; work         ;
;    |VGAcontrol:VGA0|                                    ; 364 (84)            ; 108 (0)                   ; 2016000           ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0                                                                                                          ; VGAcontrol             ; work         ;
;       |ROMbackground:ROM0|                              ; 18 (0)              ; 8 (0)                     ; 1920000           ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMbackground:ROM0                                                                                       ; ROMbackground          ; work         ;
;          |altsyncram:altsyncram_component|              ; 18 (0)              ; 8 (0)                     ; 1920000           ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_bji1:auto_generated|            ; 18 (0)              ; 8 (8)                     ; 1920000           ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated                        ; altsyncram_bji1        ; work         ;
;                |decode_g2a:rden_decode|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|decode_g2a:rden_decode ; decode_g2a             ; work         ;
;                |mux_lib:mux2|                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|mux_lib:mux2           ; mux_lib                ; work         ;
;       |ROMnumbers:ROM1|                                 ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM1                                                                                          ; ROMnumbers             ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component                                                          ; altsyncram             ; work         ;
;             |altsyncram_ujh1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated                           ; altsyncram_ujh1        ; work         ;
;       |ROMnumbers:ROM2|                                 ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM2                                                                                          ; ROMnumbers             ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component                                                          ; altsyncram             ; work         ;
;             |altsyncram_ujh1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated                           ; altsyncram_ujh1        ; work         ;
;       |ROMnumbers:ROM3|                                 ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM3                                                                                          ; ROMnumbers             ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component                                                          ; altsyncram             ; work         ;
;             |altsyncram_ujh1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32000             ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated                           ; altsyncram_ujh1        ; work         ;
;       |countdown_2:cd3|                                 ; 53 (53)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|countdown_2:cd3                                                                                          ; countdown_2            ; work         ;
;       |drawcontrol:dc|                                  ; 31 (31)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc                                                                                           ; drawcontrol            ; work         ;
;       |drawdatapath:comb_40|                            ; 178 (178)           ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40                                                                                     ; drawdatapath           ; work         ;
;    |controller:c0|                                      ; 22 (22)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|controller:c0                                                                                                            ; controller             ; work         ;
;    |countdown_four:c6|                                  ; 52 (52)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|countdown_four:c6                                                                                                        ; countdown_four         ; work         ;
;    |countdown_one:c8|                                   ; 53 (53)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|countdown_one:c8                                                                                                         ; countdown_one          ; work         ;
;    |countdown_quarter:c3|                               ; 53 (53)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|countdown_quarter:c3                                                                                                     ; countdown_quarter      ; work         ;
;    |countdown_seven:c4|                                 ; 53 (53)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|countdown_seven:c4                                                                                                       ; countdown_seven        ; work         ;
;    |countdown_two:c7|                                   ; 53 (53)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|countdown_two:c7                                                                                                         ; countdown_two          ; work         ;
;    |datapath:d0|                                        ; 19 (19)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|datapath:d0                                                                                                              ; datapath               ; work         ;
;    |motorFSM:m0|                                        ; 56 (0)              ; 44 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|motorFSM:m0                                                                                                              ; motorFSM               ; work         ;
;       |controlMotor:controlMotor1|                      ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|motorFSM:m0|controlMotor:controlMotor1                                                                                   ; controlMotor           ; work         ;
;       |countdown_motor:countdown_motor|                 ; 40 (40)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|motorFSM:m0|countdown_motor:countdown_motor                                                                              ; countdown_motor        ; work         ;
;       |datapathMotor:datapathMotor1|                    ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|motorFSM:m0|datapathMotor:datapathMotor1                                                                                 ; datapathMotor          ; work         ;
;    |randomnumberlookup:r1|                              ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|randomnumberlookup:r1                                                                                                    ; randomnumberlookup     ; work         ;
;    |rng:r0|                                             ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|rng:r0                                                                                                                   ; rng                    ; work         ;
;    |rngcountdown:c1|                                    ; 41 (41)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|rngcountdown:c1                                                                                                          ; rngcountdown           ; work         ;
;    |vga_adapter:VGA|                                    ; 84 (2)              ; 30 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA                                                                                                          ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 30 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|altsyncram:VideoMemory                                                                                   ; altsyncram             ; work         ;
;          |altsyncram_bmn1:auto_generated|               ; 30 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated                                                    ; altsyncram_bmn1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|decode_01a:rden_decode_b                           ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|decode_7la:decode2                                 ; decode_7la             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|mux_5hb:mux3                                       ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|vga_address_translator:user_input_translator                                                             ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|vga_controller:controller                                                                                ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                   ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|vga_pll:mypll                                                                                            ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                    ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |maingamecontrol|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                          ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                       ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+
; VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 80000        ; 24           ; --           ; --           ; 1920000 ; ../Project Pictures/Backgrounds_short.mif ;
; VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 4000         ; 8            ; --           ; --           ; 32000   ; ../Project Pictures/monoinv0-9.mif        ;
; VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 4000         ; 8            ; --           ; --           ; 32000   ; ../Project Pictures/monoinv0-9.mif        ;
; VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 4000         ; 8            ; --           ; --           ; 32000   ; ../Project Pictures/monoinv0-9.mif        ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 19200        ; 24           ; 19200        ; 24           ; 460800  ; StartingBackground.mif                    ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                         ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; motorFSM:m0|controlMotor:controlMotor1|next[0]      ; motorFSM:m0|controlMotor:controlMotor1|Mux2 ; yes                    ;
; motorFSM:m0|controlMotor:controlMotor1|next[1]      ; motorFSM:m0|controlMotor:controlMotor1|Mux2 ; yes                    ;
; VGAcontrol:VGA0|drawcontrol:dc|next[3]              ; VGAcontrol:VGA0|drawcontrol:dc|Mux0         ; yes                    ;
; VGAcontrol:VGA0|drawcontrol:dc|next[2]              ; VGAcontrol:VGA0|drawcontrol:dc|Mux0         ; yes                    ;
; VGAcontrol:VGA0|drawcontrol:dc|next[1]              ; VGAcontrol:VGA0|drawcontrol:dc|Mux0         ; yes                    ;
; VGAcontrol:VGA0|drawcontrol:dc|next[0]              ; VGAcontrol:VGA0|drawcontrol:dc|Mux0         ; yes                    ;
; controller:c0|next_state[2]                         ; controller:c0|Mux0                          ; yes                    ;
; controller:c0|next_state[1]                         ; controller:c0|Mux0                          ; yes                    ;
; controller:c0|next_state[0]                         ; controller:c0|Mux0                          ; yes                    ;
; controller:c0|next_state[3]                         ; controller:c0|Mux0                          ; yes                    ;
; datapath:d0|hand_out                                ; datapath:d0|hand_out                        ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                             ;                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+-----------------------------------------------------+-------------------------------------------------------+
; Register name                                       ; Reason for Removal                                    ;
+-----------------------------------------------------+-------------------------------------------------------+
; motorFSM:m0|controlMotor:controlMotor1|current[2,3] ; Stuck at GND due to stuck port data_in                ;
; VGAcontrol:VGA0|drawdatapath:comb_40|y[1,3,5,6]     ; Merged with VGAcontrol:VGA0|drawdatapath:comb_40|y[0] ;
; VGAcontrol:VGA0|drawdatapath:comb_40|y[4]           ; Merged with VGAcontrol:VGA0|drawdatapath:comb_40|y[2] ;
; VGAcontrol:VGA0|drawdatapath:comb_40|x[1]           ; Merged with VGAcontrol:VGA0|drawdatapath:comb_40|x[0] ;
; VGAcontrol:VGA0|drawdatapath:comb_40|y[0]           ; Stuck at GND due to stuck port data_in                ;
; VGAcontrol:VGA0|drawdatapath:comb_40|x[0]           ; Stuck at GND due to stuck port data_in                ;
; datapath:d0|score3[4]                               ; Lost fanout                                           ;
; datapath:d0|score1[4]                               ; Stuck at GND due to stuck port data_in                ;
; datapath:d0|score2[4]                               ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 13              ;                                                       ;
+-----------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 406   ;
; Number of registers using Synchronous Clear  ; 228   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 290   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40|x_out[5]                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |maingamecontrol|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |maingamecontrol|datapath:d0|score3[3]                                                                              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|countdown_2:cd3|countVal[10]                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|countdown_2:cd3|countVal[14]                                                       ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |maingamecontrol|countdown_one:c8|countVal[16]                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |maingamecontrol|countdown_one:c8|countVal[7]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |maingamecontrol|rngcountdown:c1|countVal[2]                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |maingamecontrol|rngcountdown:c1|countVal[28]                                                                       ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |maingamecontrol|countdown_quarter:c3|countVal[28]                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |maingamecontrol|countdown_quarter:c3|countVal[20]                                                                  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |maingamecontrol|countdown_two:c7|countVal[5]                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |maingamecontrol|countdown_two:c7|countVal[8]                                                                       ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |maingamecontrol|countdown_seven:c4|countVal[15]                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |maingamecontrol|countdown_seven:c4|countVal[21]                                                                    ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |maingamecontrol|countdown_four:c6|countVal[3]                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |maingamecontrol|countdown_four:c6|countVal[16]                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |maingamecontrol|motorFSM:m0|datapathMotor:datapathMotor1|pin[3]                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40|y_counter[0]                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |maingamecontrol|datapath:d0|score1[0]                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |maingamecontrol|datapath:d0|score2[4]                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40|x[7]                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40|y_counter[3]                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40|x_counter[4]                                                  ;
; 18:1               ; 16 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40|colour_out[20]                                                ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40|colour_out[1]                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |maingamecontrol|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|mux_5hb:mux3|result_node[16] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |maingamecontrol|controller:c0|Mux1                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA      ;
+-------------------------+------------------------+----------------+
; Parameter Name          ; Value                  ; Type           ;
+-------------------------+------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 8                      ; Signed Integer ;
; MONOCHROME              ; FALSE                  ; String         ;
; RESOLUTION              ; 160x120                ; String         ;
; BACKGROUND_IMAGE        ; StartingBackground.mif ; String         ;
+-------------------------+------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+------------------------+-----------------------+
; Parameter Name                     ; Value                  ; Type                  ;
+------------------------------------+------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT              ; Untyped               ;
; WIDTH_A                            ; 24                     ; Signed Integer        ;
; WIDTHAD_A                          ; 15                     ; Signed Integer        ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped               ;
; WIDTH_B                            ; 24                     ; Signed Integer        ;
; WIDTHAD_B                          ; 15                     ; Signed Integer        ;
; NUMWORDS_B                         ; 19200                  ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped               ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped               ;
; BYTE_SIZE                          ; 8                      ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped               ;
; INIT_FILE                          ; StartingBackground.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped               ;
; ENABLE_ECC                         ; FALSE                  ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_bmn1        ; Untyped               ;
+------------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------------+
; Parameter Name                     ; Value                              ; Type                               ;
+------------------------------------+------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                ; Untyped                            ;
; WIDTH_A                            ; 8                                  ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                                 ; Signed Integer                     ;
; NUMWORDS_A                         ; 4000                               ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WIDTH_B                            ; 1                                  ; Untyped                            ;
; WIDTHAD_B                          ; 1                                  ; Untyped                            ;
; NUMWORDS_B                         ; 1                                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                            ;
; BYTE_SIZE                          ; 8                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; INIT_FILE                          ; ../Project Pictures/monoinv0-9.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ujh1                    ; Untyped                            ;
+------------------------------------+------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------------+
; Parameter Name                     ; Value                              ; Type                               ;
+------------------------------------+------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                ; Untyped                            ;
; WIDTH_A                            ; 8                                  ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                                 ; Signed Integer                     ;
; NUMWORDS_A                         ; 4000                               ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WIDTH_B                            ; 1                                  ; Untyped                            ;
; WIDTHAD_B                          ; 1                                  ; Untyped                            ;
; NUMWORDS_B                         ; 1                                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                            ;
; BYTE_SIZE                          ; 8                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; INIT_FILE                          ; ../Project Pictures/monoinv0-9.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ujh1                    ; Untyped                            ;
+------------------------------------+------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------------+
; Parameter Name                     ; Value                              ; Type                               ;
+------------------------------------+------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                ; Untyped                            ;
; WIDTH_A                            ; 8                                  ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                                 ; Signed Integer                     ;
; NUMWORDS_A                         ; 4000                               ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WIDTH_B                            ; 1                                  ; Untyped                            ;
; WIDTHAD_B                          ; 1                                  ; Untyped                            ;
; NUMWORDS_B                         ; 1                                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                            ;
; BYTE_SIZE                          ; 8                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; INIT_FILE                          ; ../Project Pictures/monoinv0-9.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ujh1                    ; Untyped                            ;
+------------------------------------+------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                     ; Type                           ;
+------------------------------------+-------------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                        ;
; WIDTH_A                            ; 24                                        ; Signed Integer                 ;
; WIDTHAD_A                          ; 17                                        ; Signed Integer                 ;
; NUMWORDS_A                         ; 80000                                     ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0                                    ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                        ;
; WIDTH_B                            ; 1                                         ; Untyped                        ;
; WIDTHAD_B                          ; 1                                         ; Untyped                        ;
; NUMWORDS_B                         ; 1                                         ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                        ;
; BYTE_SIZE                          ; 8                                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                        ;
; INIT_FILE                          ; ../Project Pictures/Backgrounds_short.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_bji1                           ; Untyped                        ;
+------------------------------------+-------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                  ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 19200                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 24                                                                 ;
;     -- NUMWORDS_B                         ; 19200                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 4000                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; VGAcontrol:VGA0|ROMnumbers:ROM2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 4000                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; VGAcontrol:VGA0|ROMnumbers:ROM3|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 4000                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 80000                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|drawdatapath:comb_40"                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address        ; Output ; Warning  ; Output or bidir port (17 bits) is smaller than the port expression (18 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; address[16..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|ROMbackground:ROM0"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|ROMnumbers:ROM3"                                                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|ROMnumbers:ROM2"                                                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|ROMnumbers:ROM1"                                                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|numberSelect:l3"                                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; num_select ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "num_select[4..4]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|numberSelect:l2"                                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; num_select ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "num_select[4..4]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0|numberSelect:l1"                                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; num_select ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "num_select[4..4]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAcontrol:VGA0"                                                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; score1 ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; score2 ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; score3 ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; draw   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; score1[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; score2[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; score3[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:c0"                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; gameover ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "motorFSM:m0"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; jaw_is_open   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jaw_is_closed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; current       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plot     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 406                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 89                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 158                         ;
;     ENA SLD           ; 33                          ;
;     SCLR              ; 50                          ;
;     SLD               ; 1                           ;
;     plain             ; 55                          ;
; arriav_lcell_comb     ; 879                         ;
;     arith             ; 382                         ;
;         1 data inputs ; 331                         ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 15                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 466                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 58                          ;
;         4 data inputs ; 88                          ;
;         5 data inputs ; 89                          ;
;         6 data inputs ; 139                         ;
;     shared            ; 28                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 6                           ;
; boundary_port         ; 61                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 336                         ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 03 12:40:16 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (125092): Tcl Script File ROMnumbers.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMnumbers.qip
Warning (125092): Tcl Script File ROMbackground.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMbackground.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file vgacontrol.v
    Info (12023): Found entity 1: VGAcontrol File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 3
    Info (12023): Found entity 2: drawcontrol File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 117
    Info (12023): Found entity 3: drawdatapath File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 305
    Info (12023): Found entity 4: backSelect File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 440
    Info (12023): Found entity 5: numberSelect File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 468
    Info (12023): Found entity 6: countdown_2 File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 492
Info (12021): Found 12 design units, including 12 entities, in source file maingamecontrol.v
    Info (12023): Found entity 1: maingamecontrol File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 3
    Info (12023): Found entity 2: controller File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 226
    Info (12023): Found entity 3: datapath File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 498
    Info (12023): Found entity 4: randomnumberlookup File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 563
    Info (12023): Found entity 5: rng File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 590
    Info (12023): Found entity 6: rngcountdown File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 597
    Info (12023): Found entity 7: countdown_one File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 630
    Info (12023): Found entity 8: countdown_half File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 657
    Info (12023): Found entity 9: countdown_quarter File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 680
    Info (12023): Found entity 10: countdown_two File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 703
    Info (12023): Found entity 11: countdown_four File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 727
    Info (12023): Found entity 12: countdown_seven File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 751
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v Line: 78
Info (12021): Found 4 design units, including 4 entities, in source file motorcontrol.v
    Info (12023): Found entity 1: motorFSM File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 12
    Info (12023): Found entity 2: controlMotor File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 60
    Info (12023): Found entity 3: datapathMotor File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 148
    Info (12023): Found entity 4: countdown_motor File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 207
Warning (10236): Verilog HDL Implicit Net warning at maingamecontrol.v(148): created implicit net for "check" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 148
Critical Warning (10846): Verilog HDL Instantiation warning at VGAcontrol.v(107): instance has no name File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 107
Info (12127): Elaborating entity "maingamecontrol" for the top level hierarchy
Warning (10034): Output port "GPIO_1[20..4]" at maingamecontrol.v(22) has no driver File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 93
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "StartingBackground.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bmn1.tdf
    Info (12023): Found entity 1: altsyncram_bmn1 File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bmn1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|decode_7la:decode2" File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bmn1:auto_generated|mux_5hb:mux3" File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v Line: 262
Info (12128): Elaborating entity "motorFSM" for hierarchy "motorFSM:m0" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 111
Info (12128): Elaborating entity "countdown_motor" for hierarchy "motorFSM:m0|countdown_motor:countdown_motor" File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 23
Info (12128): Elaborating entity "controlMotor" for hierarchy "motorFSM:m0|controlMotor:controlMotor1" File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at motorcontrol.v(81): inferring latch(es) for variable "next", which holds its previous value in one or more paths through the always construct File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 81
Warning (10270): Verilog HDL Case Statement warning at motorcontrol.v(106): incomplete case statement has no default case item File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 106
Info (10041): Inferred latch for "next[0]" at motorcontrol.v(81) File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 81
Info (10041): Inferred latch for "next[1]" at motorcontrol.v(81) File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 81
Info (10041): Inferred latch for "next[2]" at motorcontrol.v(81) File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 81
Info (10041): Inferred latch for "next[3]" at motorcontrol.v(81) File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 81
Info (12128): Elaborating entity "datapathMotor" for hierarchy "motorFSM:m0|datapathMotor:datapathMotor1" File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 42
Warning (10230): Verilog HDL assignment warning at motorcontrol.v(159): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 159
Info (12128): Elaborating entity "controller" for hierarchy "controller:c0" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 140
Warning (10240): Verilog HDL Always Construct warning at maingamecontrol.v(257): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
Warning (10270): Verilog HDL Case Statement warning at maingamecontrol.v(322): incomplete case statement has no default case item File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 322
Warning (10034): Output port "gameover" at maingamecontrol.v(233) has no driver File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 233
Info (10041): Inferred latch for "next_state[0]" at maingamecontrol.v(257) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
Info (10041): Inferred latch for "next_state[1]" at maingamecontrol.v(257) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
Info (10041): Inferred latch for "next_state[2]" at maingamecontrol.v(257) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
Info (10041): Inferred latch for "next_state[3]" at maingamecontrol.v(257) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 154
Warning (10230): Verilog HDL assignment warning at maingamecontrol.v(534): truncated value with size 32 to match size of target (5) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 534
Warning (10230): Verilog HDL assignment warning at maingamecontrol.v(537): truncated value with size 32 to match size of target (5) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 537
Warning (10230): Verilog HDL assignment warning at maingamecontrol.v(540): truncated value with size 32 to match size of target (5) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 540
Warning (10240): Verilog HDL Always Construct warning at maingamecontrol.v(550): inferring latch(es) for variable "hand_out", which holds its previous value in one or more paths through the always construct File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 550
Info (10041): Inferred latch for "hand_out" at maingamecontrol.v(550) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 550
Info (12128): Elaborating entity "VGAcontrol" for hierarchy "VGAcontrol:VGA0" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 169
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(51): truncated value with size 32 to match size of target (9) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 51
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(74): truncated value with size 32 to match size of target (18) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 74
Info (12128): Elaborating entity "numberSelect" for hierarchy "VGAcontrol:VGA0|numberSelect:l1" File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 54
Warning (12125): Using design file romnumbers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ROMnumbers File: C:/Users/Bob/Desktop/ECE241/Github/Project/romnumbers.v Line: 39
Info (12128): Elaborating entity "ROMnumbers" for hierarchy "VGAcontrol:VGA0|ROMnumbers:ROM1" File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component" File: C:/Users/Bob/Desktop/ECE241/Github/Project/ROMnumbers.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component" File: C:/Users/Bob/Desktop/ECE241/Github/Project/ROMnumbers.v Line: 81
Info (12133): Instantiated megafunction "VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Bob/Desktop/ECE241/Github/Project/ROMnumbers.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Project Pictures/monoinv0-9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujh1.tdf
    Info (12023): Found entity 1: altsyncram_ujh1 File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_ujh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ujh1" for hierarchy "VGAcontrol:VGA0|ROMnumbers:ROM1|altsyncram:altsyncram_component|altsyncram_ujh1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "backSelect" for hierarchy "VGAcontrol:VGA0|backSelect:back1" File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 71
Warning (12125): Using design file rombackground.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ROMbackground File: C:/Users/Bob/Desktop/ECE241/Github/Project/rombackground.v Line: 39
Info (12128): Elaborating entity "ROMbackground" for hierarchy "VGAcontrol:VGA0|ROMbackground:ROM0" File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component" File: C:/Users/Bob/Desktop/ECE241/Github/Project/ROMbackground.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component" File: C:/Users/Bob/Desktop/ECE241/Github/Project/ROMbackground.v Line: 81
Info (12133): Instantiated megafunction "VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Bob/Desktop/ECE241/Github/Project/ROMbackground.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Project Pictures/Backgrounds_short.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "80000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bji1.tdf
    Info (12023): Found entity 1: altsyncram_bji1 File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bji1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_bji1" for hierarchy "VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|decode_g2a:rden_decode" File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bji1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lib.tdf
    Info (12023): Found entity 1: mux_lib File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/mux_lib.tdf Line: 22
Info (12128): Elaborating entity "mux_lib" for hierarchy "VGAcontrol:VGA0|ROMbackground:ROM0|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|mux_lib:mux2" File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bji1.tdf Line: 41
Info (12128): Elaborating entity "drawcontrol" for hierarchy "VGAcontrol:VGA0|drawcontrol:dc" File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 89
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(162): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 162
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(163): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 163
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(166): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 166
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(167): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 167
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(170): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 170
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(171): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 171
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(172): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 172
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(175): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 175
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(176): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 176
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(179): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 179
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(180): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 180
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(181): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 181
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(184): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 184
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(185): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 185
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(188): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 188
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(189): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 189
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(192): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 192
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(195): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 195
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(196): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 196
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(197): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 197
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(200): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 200
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(203): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 203
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(204): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 204
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(205): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 205
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(208): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 208
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(211): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 211
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(213): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 213
Warning (10240): Verilog HDL Always Construct warning at VGAcontrol.v(160): inferring latch(es) for variable "next", which holds its previous value in one or more paths through the always construct File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
Warning (10270): Verilog HDL Case Statement warning at VGAcontrol.v(224): incomplete case statement has no default case item File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 224
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(296): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 296
Info (10041): Inferred latch for "next[0]" at VGAcontrol.v(160) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
Info (10041): Inferred latch for "next[1]" at VGAcontrol.v(160) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
Info (10041): Inferred latch for "next[2]" at VGAcontrol.v(160) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
Info (10041): Inferred latch for "next[3]" at VGAcontrol.v(160) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
Info (12128): Elaborating entity "drawdatapath" for hierarchy "VGAcontrol:VGA0|drawdatapath:comb_40" File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 107
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(383): truncated value with size 32 to match size of target (8) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 383
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(387): truncated value with size 32 to match size of target (7) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 387
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(391): truncated value with size 32 to match size of target (8) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 391
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(408): truncated value with size 32 to match size of target (8) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 408
Warning (10230): Verilog HDL assignment warning at VGAcontrol.v(412): truncated value with size 32 to match size of target (7) File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 412
Warning (10034): Output port "address" at VGAcontrol.v(333) has no driver File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 333
Info (12128): Elaborating entity "countdown_2" for hierarchy "VGAcontrol:VGA0|countdown_2:cd3" File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 110
Info (12128): Elaborating entity "rng" for hierarchy "rng:r0" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 175
Warning (10230): Verilog HDL assignment warning at maingamecontrol.v(592): truncated value with size 32 to match size of target (4) File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 592
Info (12128): Elaborating entity "randomnumberlookup" for hierarchy "randomnumberlookup:r1" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 180
Info (12128): Elaborating entity "rngcountdown" for hierarchy "rngcountdown:c1" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 187
Info (12128): Elaborating entity "countdown_half" for hierarchy "countdown_half:c2" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 193
Info (12128): Elaborating entity "countdown_quarter" for hierarchy "countdown_quarter:c3" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 198
Info (12128): Elaborating entity "countdown_seven" for hierarchy "countdown_seven:c4" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 203
Info (12128): Elaborating entity "countdown_four" for hierarchy "countdown_four:c6" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 208
Info (12128): Elaborating entity "countdown_two" for hierarchy "countdown_two:c7" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 213
Info (12128): Elaborating entity "countdown_one" for hierarchy "countdown_one:c8" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 218
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[23]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[22]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[21]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[20]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[19]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[18]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[17]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[16]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[15]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[14]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[13]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[12]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[11]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[10]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[9]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata1[8]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[23]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[22]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[21]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[20]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[19]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[18]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[17]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[16]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[15]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[14]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[13]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[12]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[11]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[10]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[9]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata2[8]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[23]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[22]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[21]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[20]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[19]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[18]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[17]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[16]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[15]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[14]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[13]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[12]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[11]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[10]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[9]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
    Warning (12110): Net "VGAcontrol:VGA0|numberdata3[8]" is missing source, defaulting to GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 37
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch motorFSM:m0|controlMotor:controlMotor1|next[0] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 81
    Warning (13013): Ports D and ENA on the latch are fed by the same signal motorFSM:m0|controlMotor:controlMotor1|current[1] File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 138
Warning (13012): Latch motorFSM:m0|controlMotor:controlMotor1|next[1] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 81
    Warning (13013): Ports D and ENA on the latch are fed by the same signal motorFSM:m0|controlMotor:controlMotor1|current[1] File: C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v Line: 138
Warning (13012): Latch VGAcontrol:VGA0|drawcontrol:dc|next[3] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0|drawcontrol:dc|current[3] File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 293
Warning (13012): Latch VGAcontrol:VGA0|drawcontrol:dc|next[2] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0|drawcontrol:dc|current[1] File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 293
Warning (13012): Latch VGAcontrol:VGA0|drawcontrol:dc|next[1] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0|drawcontrol:dc|current[1] File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 293
Warning (13012): Latch VGAcontrol:VGA0|drawcontrol:dc|next[0] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 160
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0|drawcontrol:dc|current[1] File: C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v Line: 293
Warning (13012): Latch controller:c0|next_state[2] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c0|current_state[3] File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 486
Warning (13012): Latch controller:c0|next_state[1] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c0|current_state[0] File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 486
Warning (13012): Latch controller:c0|next_state[0] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c0|current_state[0] File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 486
Warning (13012): Latch controller:c0|next_state[3] has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 257
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c0|current_state[2] File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 486
Warning (13012): Latch datapath:d0|hand_out has unsafe behavior File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 519
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal controller:c0|current_state[2] File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 486
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_1[4]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[8]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[9]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[10]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[11]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[12]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[13]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[14]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[15]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[18]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[19]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "GPIO_1[20]" is stuck at GND File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 22
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Bob/Desktop/ECE241/Github/Project/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Bob/Desktop/ECE241/Github/Project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 20
    Warning (15610): No output dependent on input pin "GPIO_0[3]" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 21
    Warning (15610): No output dependent on input pin "GPIO_0[4]" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 21
    Warning (15610): No output dependent on input pin "GPIO_0[5]" File: C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v Line: 21
Info (21057): Implemented 1313 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 915 logic cells
    Info (21064): Implemented 336 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings
    Info: Peak virtual memory: 4962 megabytes
    Info: Processing ended: Mon Dec 03 12:40:29 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Bob/Desktop/ECE241/Github/Project/output_files/main.map.smsg.


