<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p77" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_77{left:110px;bottom:946px;letter-spacing:-0.24px;word-spacing:3.95px;}
#t2_77{left:110px;bottom:852px;letter-spacing:-0.2px;word-spacing:5px;}
#t3_77{left:110px;bottom:765px;letter-spacing:-0.17px;word-spacing:2.9px;}
#t4_77{left:110px;bottom:744px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t5_77{left:152px;bottom:699px;word-spacing:1.29px;}
#t6_77{left:152px;bottom:681px;letter-spacing:0.04px;word-spacing:2.89px;}
#t7_77{left:739px;bottom:681px;letter-spacing:0.09px;word-spacing:2.71px;}
#t8_77{left:152px;bottom:663px;letter-spacing:0.02px;word-spacing:2.89px;}
#t9_77{left:152px;bottom:645px;letter-spacing:0.01px;word-spacing:0.58px;}
#ta_77{left:152px;bottom:626px;letter-spacing:0.1px;word-spacing:0.78px;}
#tb_77{left:152px;bottom:608px;letter-spacing:0.05px;word-spacing:0.8px;}
#tc_77{left:152px;bottom:590px;word-spacing:1.87px;}
#td_77{left:110px;bottom:519px;letter-spacing:-0.04px;}
#te_77{left:166px;bottom:519px;letter-spacing:0.01px;word-spacing:2.63px;}
#tf_77{left:110px;bottom:469px;letter-spacing:-0.17px;word-spacing:1.42px;}
#tg_77{left:152px;bottom:424px;letter-spacing:0.04px;word-spacing:1.75px;}
#th_77{left:152px;bottom:406px;letter-spacing:0.04px;word-spacing:2.37px;}
#ti_77{left:152px;bottom:388px;letter-spacing:0.04px;word-spacing:1.74px;}
#tj_77{left:177px;bottom:370px;letter-spacing:0.05px;word-spacing:1.33px;}
#tk_77{left:152px;bottom:351px;letter-spacing:0.04px;word-spacing:1.76px;}
#tl_77{left:110px;bottom:290px;letter-spacing:0.12px;}
#tm_77{left:173px;bottom:290px;letter-spacing:0.16px;word-spacing:2.23px;}
#tn_77{left:429px;bottom:290px;letter-spacing:0.14px;}
#to_77{left:110px;bottom:244px;letter-spacing:-0.19px;}
#tp_77{left:144px;bottom:244px;letter-spacing:-0.17px;}
#tq_77{left:211px;bottom:244px;letter-spacing:-0.16px;word-spacing:1.4px;}
#tr_77{left:760px;bottom:244px;letter-spacing:-0.14px;}
#ts_77{left:787px;bottom:244px;letter-spacing:-0.19px;}
#tt_77{left:110px;bottom:223px;letter-spacing:-0.18px;word-spacing:1.12px;}
#tu_77{left:285px;bottom:223px;letter-spacing:-0.14px;}
#tv_77{left:312px;bottom:223px;letter-spacing:-0.19px;word-spacing:2.15px;}
#tw_77{left:487px;bottom:223px;letter-spacing:-0.18px;}
#tx_77{left:553px;bottom:223px;letter-spacing:-0.16px;word-spacing:1.16px;}
#ty_77{left:110px;bottom:203px;letter-spacing:-0.14px;word-spacing:1.38px;}
#tz_77{left:110px;bottom:167px;letter-spacing:-0.16px;word-spacing:1.45px;}
#t10_77{left:110px;bottom:146px;letter-spacing:-0.14px;word-spacing:1.11px;}
#t11_77{left:110px;bottom:125px;letter-spacing:-0.16px;word-spacing:2.76px;}
#t12_77{left:417px;bottom:125px;letter-spacing:-0.14px;}
#t13_77{left:451px;bottom:125px;letter-spacing:-0.15px;word-spacing:2.8px;}
#t14_77{left:459px;bottom:67px;letter-spacing:-0.17px;}

.s1_77{font-size:32px;font-family:CMBX12_1fi;color:#000;}
.s2_77{font-size:38px;font-family:CMBX12_1fi;color:#000;}
.s3_77{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s4_77{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_77{font-size:22px;font-family:CMBX12_1fi;color:#000;}
.s6_77{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s7_77{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s8_77{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s9_77{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts77" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg77Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg77" style="-webkit-user-select: none;"><object width="935" height="1210" data="77/77.svg" type="image/svg+xml" id="pdf77" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_77" class="t s1_77">Chapter 4 </span>
<span id="t2_77" class="t s2_77">Supervisor-Level ISA, Version 1.12 </span>
<span id="t3_77" class="t s3_77">This chapter describes the RISC-V supervisor-level architecture, which contains a common core </span>
<span id="t4_77" class="t s3_77">that is used with various supervisor-level address translation and protection schemes. </span>
<span id="t5_77" class="t s4_77">Supervisor mode is deliberately restricted in terms of interactions with underlying physical hard- </span>
<span id="t6_77" class="t s4_77">ware, such as physical memory and device interrupts, to support clean virtualization. </span><span id="t7_77" class="t s4_77">In this </span>
<span id="t8_77" class="t s4_77">spirit, certain supervisor-level facilities, including requests for timer and interprocessor inter- </span>
<span id="t9_77" class="t s4_77" data-mappings='[[43,"fi"]]'>rupts, are provided by implementation-speciﬁc mechanisms. In some systems, a supervisor execu- </span>
<span id="ta_77" class="t s4_77" data-mappings='[[65,"fi"]]'>tion environment (SEE) providesthese facilities in a manner speciﬁed by a supervisor binary in- </span>
<span id="tb_77" class="t s4_77">terface (SBI). Other systems supply these facilities directly, through some other implementation- </span>
<span id="tc_77" class="t s4_77" data-mappings='[[2,"fi"]]'>deﬁned mechanism. </span>
<span id="td_77" class="t s5_77">4.1 </span><span id="te_77" class="t s5_77">Supervisor CSRs </span>
<span id="tf_77" class="t s3_77">A number of CSRs are provided for the supervisor. </span>
<span id="tg_77" class="t s4_77">The supervisor should only view CSR state that should be visible to a supervisor-level operating </span>
<span id="th_77" class="t s4_77">system. In particular, there is no information about the existence (or non-existence) of higher </span>
<span id="ti_77" class="t s4_77">privilege levels (machine level or other) visible in the CSRs accessible by the supervisor. </span>
<span id="tj_77" class="t s4_77">Many supervisor CSRs are a subset of the equivalent machine-mode CSR, and the machine- </span>
<span id="tk_77" class="t s4_77" data-mappings='[[28,"fi"]]'>mode chapter should be read ﬁrst to help understand the supervisor-level CSR descriptions. </span>
<span id="tl_77" class="t s6_77">4.1.1 </span><span id="tm_77" class="t s6_77">Supervisor Status Register (</span><span id="tn_77" class="t s7_77">sstatus) </span>
<span id="to_77" class="t s3_77">The </span><span id="tp_77" class="t s8_77">sstatus </span><span id="tq_77" class="t s3_77">register is an SXLEN-bit read/write register formatted as shown in Figure </span><span id="tr_77" class="t s9_77">4.1 </span><span id="ts_77" class="t s3_77">when </span>
<span id="tt_77" class="t s3_77">SXLEN=32 and Figure </span><span id="tu_77" class="t s9_77">4.2 </span><span id="tv_77" class="t s3_77">when SXLEN=64. The </span><span id="tw_77" class="t s8_77">sstatus </span><span id="tx_77" class="t s3_77">register keeps track of the processor’s </span>
<span id="ty_77" class="t s3_77">current operating state. </span>
<span id="tz_77" class="t s3_77">The SPP bit indicates the privilege level at which a hart was executing before entering supervisor </span>
<span id="t10_77" class="t s3_77">mode. When a trap is taken, SPP is set to 0 if the trap originated from user mode, or 1 otherwise. </span>
<span id="t11_77" class="t s3_77">When an SRET instruction (see Section </span><span id="t12_77" class="t s9_77">3.3.2</span><span id="t13_77" class="t s3_77">) is executed to return from the trap handler, the </span>
<span id="t14_77" class="t s3_77">63 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
