// Seed: 1884673619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_10;
  logic [7:0] id_11;
  assign id_3 = 1;
  wire id_12;
  assign id_10 = id_11[1];
  assign id_10[1] = 1;
  wand id_13 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  module_0(
      id_2, id_7, id_5, id_9, id_9, id_6, id_11, id_8, id_3
  );
endmodule
