/*
 * Copyright (c) 2019 Huawei Technologies Co., Ltd.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _HI6526_H_
#define _HI6526_H_

#include <linux/i2c.h>
#include "include/std_tcpci_v10.h"

/*
 * vendor defined
 */
#define REG_PD_VDM_CFG_0		0x7A
#define PD_DA_FRS_ENABLE		(1 << 0)
#define REG_PD_VDM_ENABLE		0x7B
#define REG_PD_VDM_CFG_1		0x7C
#define PD_SNK_DISC_BY_CC		(1 << 4)
#define PD_RX_PHY_SOFT_RESET		(1 << 3)
#define PD_TX_PHY_SOFT_RESET		(1 << 2)
#define PD_FSM_RESET			(1 << 1)
#define TC_FSM_RESET			1
#define PD_TC_ALL_RESET			(PD_RX_PHY_SOFT_RESET | \
					PD_TX_PHY_SOFT_RESET | \
					PD_FSM_RESET | TC_FSM_RESET)

#define REG_PD_DBG_RDATA_CFG		0x7D

#define PD_DBG_RDATA_MACHINE_STATUS	(0x80)
#define PD_DBG_RDATA_CC_STATUS		(0x82)
#define PD_DBG_RDATA_VBUS_STATUS	(0x83)
#define DA_VBUS_5V_EN_STATUS		(1 << 6)
#define PD_DBG_RDATA_RX_TX_STATUS	(0x91)

#define PD_DBG_MODULE_SEL(x)		(((x) & 0x7) << 4)
#define PD_DBG_RDATA_SEL(x)		((x) & 0xf)
#define REG_PD_DBG_RDATA		0x7E
#define TCPC_DBG_ACC			(1 << 6)
#define TCPC_PD_STATE			(1 << 5)
#define TCPC_TYPEC_STATE		(1 << 4)
#define PD_PHY_RX_STAT			(0x1 << 3)
#define REG_VDM_PAGE_SELECT 		0x7F

/*
 * PAGE0
 */
#define REG_PD_CDR_CFG_0	(0x80 + 0x58)
#define MASK_SNK_VBUS_DETECT	(0x1 << 6)
#define REG_PD_CDR_CFG_1	(0x80 + 0x59)
#define REG_PD_DBG_CFG_0	(0x80 + 0x5A)
#define REG_PD_DBG_CFG_1	(0x80 + 0x5B)
#define MASK_WDT_RST_PD_BIT	(0x1 << 6)
#define REG_IRQ_FLAG		(0x80 + 0x62)
#define REG_IRQ_FLAG_5		(0x80 + 0x68)
#define REG_SC_BUCK_EN		(0x80 + 0x7E)
#define BIT_SC_BUCK_EN		(1 << 0)

/*
 * PAGE1
 */
#define REG_IRQ_MASK		(0x180 + 0x48)
#define BIT_IRQ_MASK_GLB	(1 << 7)
#define BIT_IRQ_MASK_SRC	(1 << 6)
#define BIT_IRQ_MASK_PD		(1 << 2)

#define REG_IRQ_MASK5		(0x180 + 0x4E)
#define BIT_IRQ_MASK_CC_OVP	(1 << 7)

/*
 * PAGE2
 */
#define REG_TCPC_CFG_REG_1	(0x280 + 0x0E)
#define PD_FRS_DETECT		(1 << 6)

#define CHIP_VERSION_V610	0xF3F6

int hisi_tcpc_block_read(u32 reg, int len, void *dst);
int hisi_tcpc_block_write(u32 reg, int len, void *src);
s32 hisi_tcpc_i2c_read8(struct i2c_client *client, u32 reg);
int hisi_tcpc_i2c_write8(struct i2c_client *client, u32 reg, u8 value);
s32 hisi_tcpc_i2c_read16(struct i2c_client *client, u32 reg);
int hisi_tcpc_i2c_write16(struct i2c_client *client, u32 reg, u16 value);
bool hisi_tcpc_get_vusb_uv_det_sts(void);
unsigned int hisi_tcpc_get_chip_version(void);
struct i2c_client *hi6526_get_i2c_client(void);
int hi6526_get_irq_gpio(void);

#endif
