library ieee;
use ieee.std_logic_1164.all;

entity ProcessorMIPS is
port(
	ValueSelect : in std_logic_vector(2 downto 0);
	GClock, GResetBar : in std_logic;
	
	MuxOut : out std_logic_vector(7 downto 0);
	InstructionOut : out std_logic_vector(31 downto 0);
	BranchOut,ZeroOut,MemWriteOut,RegWriteOut : out std_logic
	);
end;

architecture rtl of ProcessorMIPS is

signal instruction,PC,Branch,Jump: std_logic_vector(31 downto 0);
	
signal ReadReg1,ReadReg2,WriteReg : std_logic_vector(4 downto 0);

signal Read1Data,Read2Data, ALUResult,WriteData,MemData : std_logic_vector(7 downto 0);