Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 390 ns : File "F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sim_1/new/lock_test.v" Line 101
