INFO-FLOW: Workspace /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1 opened at Sun Nov 10 20:56:17 CST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 6 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.2 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   set_clock_uncertainty 6 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Stream.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Stream.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Stream.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "Stream.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E Stream.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp
Command       clang done; 1.25 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.73 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp"  -o "/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/useless.bc
Command       clang done; 2.09 sec.
INFO-FLOW: Done: GCC PP time: 4.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.95 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.8 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/xilinx-dataflow-lawyer.Stream.pp.0.cpp.diag.yml /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/xilinx-dataflow-lawyer.Stream.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/xilinx-dataflow-lawyer.Stream.pp.0.cpp.err.log 
Command       ap_eval done; 0.44 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Stream.cpp:10:15
Execute       send_msg_by_id WARNING @200-471@%s%s 1 Stream.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Stream.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/tidy-3.1.Stream.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/tidy-3.1.Stream.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/tidy-3.1.Stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.58 sec.
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/xilinx-legacy-rewriter.Stream.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/xilinx-legacy-rewriter.Stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.58 sec.
Command       tidy_31 done; 1.16 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.82 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.bc" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.bc
Command       clang done; 1.42 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Stream.g.bc -hls-opt -except-internalize Simulate_HW -L/opt/vivado2018/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.55 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 442.008 ; gain = 0.137 ; free physical = 2281 ; free virtual = 9744
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 442.008 ; gain = 0.137 ; free physical = 2281 ; free virtual = 9744
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.pp.bc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/vivado2018/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.56 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Simulate_HW -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.0.bc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 442.008 ; gain = 0.137 ; free physical = 2276 ; free virtual = 9743
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.1.bc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 442.008 ; gain = 0.137 ; free physical = 2275 ; free virtual = 9742
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.g.1.bc to /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.o.1.bc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ROW_LOOP' (Stream.cpp:32) in function 'Simulate_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'READ_V_LOOP' (Stream.cpp:42) in function 'Simulate_HW' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CALCULATE_LOOP_1' (Stream.cpp:53) in function 'Simulate_HW' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CALCULATE_LOOP_2' (Stream.cpp:56) in function 'Simulate_HW' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'nextSavedData'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'savedData'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F_acc'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_acc'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'Simulate_HW', detected/extracted 1 process function(s): 
	 'Loop_ROW_LOOP_proc19'.
Command         transform done; 0.75 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Stream.cpp:57:5) to (Stream.cpp:75:2) in function 'Loop_ROW_LOOP_proc19'... converting 17 basic blocks.
Command         transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 569.871 ; gain = 128.000 ; free physical = 2250 ; free virtual = 9719
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.o.2.bc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.59 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 569.871 ; gain = 128.000 ; free physical = 2250 ; free virtual = 9717
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.41 sec.
Command     elaborate done; 12.73 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Simulate_HW' ...
Execute       ap_set_top_model Simulate_HW 
Execute       get_model_list Simulate_HW -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Simulate_HW 
Execute       preproc_iomode -model Loop_ROW_LOOP_proc19 
Execute       get_model_list Simulate_HW -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_ROW_LOOP_proc19 Simulate_HW
INFO-FLOW: Configuring Module : Loop_ROW_LOOP_proc19 ...
Execute       set_default_model Loop_ROW_LOOP_proc19 
Execute       apply_spec_resource_limit Loop_ROW_LOOP_proc19 
INFO-FLOW: Configuring Module : Simulate_HW ...
Execute       set_default_model Simulate_HW 
Execute       apply_spec_resource_limit Simulate_HW 
INFO-FLOW: Model list for preprocess: Loop_ROW_LOOP_proc19 Simulate_HW
INFO-FLOW: Preprocessing Module: Loop_ROW_LOOP_proc19 ...
Execute       set_default_model Loop_ROW_LOOP_proc19 
Execute       cdfg_preprocess -model Loop_ROW_LOOP_proc19 
Execute       rtl_gen_preprocess Loop_ROW_LOOP_proc19 
INFO-FLOW: Preprocessing Module: Simulate_HW ...
Execute       set_default_model Simulate_HW 
Execute       cdfg_preprocess -model Simulate_HW 
Execute       rtl_gen_preprocess Simulate_HW 
INFO-FLOW: Model list for synthesis: Loop_ROW_LOOP_proc19 Simulate_HW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_ROW_LOOP_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_ROW_LOOP_proc19 
Execute       schedule -model Loop_ROW_LOOP_proc19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_LOOP'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'I_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_ROW_LOOP_proc19': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (Stream.cpp:83) of variable 'tmp_8', Stream.cpp:83 on static variable 'vertical' and 'load' operation ('vertical_load_2', Stream.cpp:83) on static variable 'vertical'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.49 sec.
INFO: [HLS 200-111]  Elapsed time: 15.77 seconds; current allocated memory: 90.593 MB.
Execute       report -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command       report done; 3.82 sec.
Execute       db_write -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling Loop_ROW_LOOP_proc19.
Execute       set_default_model Loop_ROW_LOOP_proc19 
Execute       bind -model Loop_ROW_LOOP_proc19 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Loop_ROW_LOOP_proc19
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.57 sec.
INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 102.567 MB.
Execute       report -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.verbose.bind.rpt -verbose -f 
Command       report done; 3.33 sec.
Execute       db_write -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding Loop_ROW_LOOP_proc19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Simulate_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Simulate_HW 
Execute       schedule -model Simulate_HW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.55 seconds; current allocated memory: 102.744 MB.
Execute       report -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.sched.adb -f 
INFO-FLOW: Finish scheduling Simulate_HW.
Execute       set_default_model Simulate_HW 
Execute       bind -model Simulate_HW 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Simulate_HW
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 102.905 MB.
Execute       report -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.verbose.bind.rpt -verbose -f 
Command       report done; 0.22 sec.
Execute       db_write -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.bind.adb -f 
INFO-FLOW: Finish binding Simulate_HW.
Execute       get_model_list Simulate_HW -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Loop_ROW_LOOP_proc19 
Execute       rtl_gen_preprocess Simulate_HW 
INFO-FLOW: Model list for RTL generation: Loop_ROW_LOOP_proc19 Simulate_HW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_ROW_LOOP_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Loop_ROW_LOOP_proc19 -vendor xilinx -mg_file /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'blockNumber' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'savedData_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vertical' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextSavedData_7' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fptrunc_64ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_ROW_LOOP_proc19'.
Command       create_rtl_model done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 115.038 MB.
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_ROW_LOOP_proc19 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/systemc/Loop_ROW_LOOP_proc19 -synmodules Loop_ROW_LOOP_proc19 Simulate_HW 
Execute       gen_rtl Loop_ROW_LOOP_proc19 -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/vhdl/Loop_ROW_LOOP_proc19 
Execute       gen_rtl Loop_ROW_LOOP_proc19 -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/verilog/Loop_ROW_LOOP_proc19 
Execute       gen_tb_info Loop_ROW_LOOP_proc19 -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19 -p /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db 
Execute       report -model Loop_ROW_LOOP_proc19 -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/report/Loop_ROW_LOOP_proc19_csynth.rpt -f 
Execute       report -model Loop_ROW_LOOP_proc19 -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/report/Loop_ROW_LOOP_proc19_csynth.xml -f -x 
Execute       report -model Loop_ROW_LOOP_proc19 -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.verbose.rpt -verbose -f 
Command       report done; 3.43 sec.
Execute       db_write -model Loop_ROW_LOOP_proc19 -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.adb -f 
Command       db_write done; 0.43 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Simulate_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Simulate_HW -vendor xilinx -mg_file /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/input_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/output_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/size' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'Simulate_HW' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'size' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Simulate_HW'.
INFO: [HLS 200-111]  Elapsed time: 4.38 seconds; current allocated memory: 134.414 MB.
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.rtl_wrap.cfg.tcl 
Execute       gen_rtl Simulate_HW -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/systemc/Simulate_HW -synmodules Loop_ROW_LOOP_proc19 Simulate_HW 
Execute       gen_rtl Simulate_HW -istop -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/vhdl/Simulate_HW 
Execute       gen_rtl Simulate_HW -istop -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/verilog/Simulate_HW 
Execute       export_constraint_db -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.constraint.tcl -f -tool general 
Execute       report -model Simulate_HW -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.design.xml -verbose -f -dv 
Command       report done; 0.18 sec.
Execute       report -model Simulate_HW -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info Simulate_HW -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW -p /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db 
Execute       report -model Simulate_HW -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/report/Simulate_HW_csynth.rpt -f 
Execute       report -model Simulate_HW -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/syn/report/Simulate_HW_csynth.xml -f -x 
Execute       report -model Simulate_HW -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.verbose.rpt -verbose -f 
Command       report done; 0.21 sec.
Execute       db_write -model Simulate_HW -o /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.adb -f 
Execute       sc_get_clocks Simulate_HW 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain Simulate_HW 
INFO-FLOW: Model list for RTL component generation: Loop_ROW_LOOP_proc19 Simulate_HW
INFO-FLOW: Handling components in module [Loop_ROW_LOOP_proc19] ... 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.compgen.tcl 
INFO-FLOW: Found component Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1.
INFO-FLOW: Append model Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1
INFO-FLOW: Found component Simulate_HW_fptrunc_64ns_32_5_1.
INFO-FLOW: Append model Simulate_HW_fptrunc_64ns_32_5_1
INFO-FLOW: Found component Simulate_HW_fpext_32ns_64_3_1.
INFO-FLOW: Append model Simulate_HW_fpext_32ns_64_3_1
INFO-FLOW: Found component Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1.
INFO-FLOW: Append model Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1
INFO-FLOW: Found component Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1.
INFO-FLOW: Append model Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1
INFO-FLOW: Found component Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1.
INFO-FLOW: Append model Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1
INFO-FLOW: Found component Simulate_HW_mux_83_32_1_1.
INFO-FLOW: Append model Simulate_HW_mux_83_32_1_1
INFO-FLOW: Handling components in module [Simulate_HW] ... 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.compgen.tcl 
INFO-FLOW: Found component Simulate_HW_AXILiteS_s_axi.
INFO-FLOW: Append model Simulate_HW_AXILiteS_s_axi
INFO-FLOW: Append model Loop_ROW_LOOP_proc19
INFO-FLOW: Append model Simulate_HW
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1 Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1 Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1 Simulate_HW_fptrunc_64ns_32_5_1 Simulate_HW_fpext_32ns_64_3_1 Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1 Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1 Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1 Simulate_HW_mux_83_32_1_1 Simulate_HW_AXILiteS_s_axi Loop_ROW_LOOP_proc19 Simulate_HW
INFO-FLOW: To file: write model Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1
INFO-FLOW: To file: write model Simulate_HW_fptrunc_64ns_32_5_1
INFO-FLOW: To file: write model Simulate_HW_fpext_32ns_64_3_1
INFO-FLOW: To file: write model Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1
INFO-FLOW: To file: write model Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1
INFO-FLOW: To file: write model Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1
INFO-FLOW: To file: write model Simulate_HW_mux_83_32_1_1
INFO-FLOW: To file: write model Simulate_HW_AXILiteS_s_axi
INFO-FLOW: To file: write model Loop_ROW_LOOP_proc19
INFO-FLOW: To file: write model Simulate_HW
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.compgen.tcl 
Command       ap_source done; 0.14 sec.
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.compgen.tcl 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Simulate_HW xml_exists=0
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.rtl_wrap.cfg.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.rtl_wrap.cfg.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.rtl_wrap.cfg.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.tbgen.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.compgen.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.compgen.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Loop_ROW_LOOP_proc19.compgen.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.compgen.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.constraint.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=12 #gSsdmPorts=8
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.tbgen.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.tbgen.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/Simulate_HW.constraint.tcl 
Execute       sc_get_clocks Simulate_HW 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_dadd_14_full_dsp_64_ip.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_dmul_15_max_dsp_64_ip.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_faddfsub_8_full_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_fexp_29_full_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_fmul_5_max_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_fpext_1_no_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_fptrunc_3_no_dsp_64_ip.tcl 
Execute       source /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/impl/misc/Simulate_HW_ap_fsub_8_full_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/marco/Documents/tesis/project_again/2018_HLS/solution1/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 633.871 ; gain = 192.000 ; free physical = 2299 ; free virtual = 9660
INFO: [SYSC 207-301] Generating SystemC RTL for Simulate_HW.
INFO: [VHDL 208-304] Generating VHDL RTL for Simulate_HW.
INFO: [VLOG 209-307] Generating Verilog RTL for Simulate_HW.
Command     autosyn done; 17.21 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 29.96 sec.
Command ap_source done; 30.22 sec.
Execute cleanup_all 
