#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1789ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178a180 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17939d0 .functor NOT 1, L_0x17bd660, C4<0>, C4<0>, C4<0>;
L_0x17bd3f0 .functor XOR 1, L_0x17bd2b0, L_0x17bd350, C4<0>, C4<0>;
L_0x17bd550 .functor XOR 1, L_0x17bd3f0, L_0x17bd4b0, C4<0>, C4<0>;
v0x17ba030_0 .net *"_ivl_10", 0 0, L_0x17bd4b0;  1 drivers
v0x17ba130_0 .net *"_ivl_12", 0 0, L_0x17bd550;  1 drivers
v0x17ba210_0 .net *"_ivl_2", 0 0, L_0x17bd210;  1 drivers
v0x17ba2d0_0 .net *"_ivl_4", 0 0, L_0x17bd2b0;  1 drivers
v0x17ba3b0_0 .net *"_ivl_6", 0 0, L_0x17bd350;  1 drivers
v0x17ba4e0_0 .net *"_ivl_8", 0 0, L_0x17bd3f0;  1 drivers
v0x17ba5c0_0 .net "a", 0 0, v0x17b7f20_0;  1 drivers
v0x17ba660_0 .net "b", 0 0, v0x17b7fc0_0;  1 drivers
v0x17ba700_0 .net "c", 0 0, v0x17b8060_0;  1 drivers
v0x17ba7a0_0 .var "clk", 0 0;
v0x17ba840_0 .net "d", 0 0, v0x17b81d0_0;  1 drivers
v0x17ba8e0_0 .net "out_dut", 0 0, L_0x17bd080;  1 drivers
v0x17ba980_0 .net "out_ref", 0 0, L_0x17bb950;  1 drivers
v0x17baa20_0 .var/2u "stats1", 159 0;
v0x17baac0_0 .var/2u "strobe", 0 0;
v0x17bab60_0 .net "tb_match", 0 0, L_0x17bd660;  1 drivers
v0x17bac20_0 .net "tb_mismatch", 0 0, L_0x17939d0;  1 drivers
v0x17badf0_0 .net "wavedrom_enable", 0 0, v0x17b82c0_0;  1 drivers
v0x17bae90_0 .net "wavedrom_title", 511 0, v0x17b8360_0;  1 drivers
L_0x17bd210 .concat [ 1 0 0 0], L_0x17bb950;
L_0x17bd2b0 .concat [ 1 0 0 0], L_0x17bb950;
L_0x17bd350 .concat [ 1 0 0 0], L_0x17bd080;
L_0x17bd4b0 .concat [ 1 0 0 0], L_0x17bb950;
L_0x17bd660 .cmp/eeq 1, L_0x17bd210, L_0x17bd550;
S_0x178a310 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x178a180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x178aa90 .functor NOT 1, v0x17b8060_0, C4<0>, C4<0>, C4<0>;
L_0x1794260 .functor NOT 1, v0x17b7fc0_0, C4<0>, C4<0>, C4<0>;
L_0x17bb0a0 .functor AND 1, L_0x178aa90, L_0x1794260, C4<1>, C4<1>;
L_0x17bb140 .functor NOT 1, v0x17b81d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bb270 .functor NOT 1, v0x17b7f20_0, C4<0>, C4<0>, C4<0>;
L_0x17bb370 .functor AND 1, L_0x17bb140, L_0x17bb270, C4<1>, C4<1>;
L_0x17bb450 .functor OR 1, L_0x17bb0a0, L_0x17bb370, C4<0>, C4<0>;
L_0x17bb510 .functor AND 1, v0x17b7f20_0, v0x17b8060_0, C4<1>, C4<1>;
L_0x17bb5d0 .functor AND 1, L_0x17bb510, v0x17b81d0_0, C4<1>, C4<1>;
L_0x17bb690 .functor OR 1, L_0x17bb450, L_0x17bb5d0, C4<0>, C4<0>;
L_0x17bb800 .functor AND 1, v0x17b7fc0_0, v0x17b8060_0, C4<1>, C4<1>;
L_0x17bb870 .functor AND 1, L_0x17bb800, v0x17b81d0_0, C4<1>, C4<1>;
L_0x17bb950 .functor OR 1, L_0x17bb690, L_0x17bb870, C4<0>, C4<0>;
v0x1793c40_0 .net *"_ivl_0", 0 0, L_0x178aa90;  1 drivers
v0x1793ce0_0 .net *"_ivl_10", 0 0, L_0x17bb370;  1 drivers
v0x17b6710_0 .net *"_ivl_12", 0 0, L_0x17bb450;  1 drivers
v0x17b67d0_0 .net *"_ivl_14", 0 0, L_0x17bb510;  1 drivers
v0x17b68b0_0 .net *"_ivl_16", 0 0, L_0x17bb5d0;  1 drivers
v0x17b69e0_0 .net *"_ivl_18", 0 0, L_0x17bb690;  1 drivers
v0x17b6ac0_0 .net *"_ivl_2", 0 0, L_0x1794260;  1 drivers
v0x17b6ba0_0 .net *"_ivl_20", 0 0, L_0x17bb800;  1 drivers
v0x17b6c80_0 .net *"_ivl_22", 0 0, L_0x17bb870;  1 drivers
v0x17b6d60_0 .net *"_ivl_4", 0 0, L_0x17bb0a0;  1 drivers
v0x17b6e40_0 .net *"_ivl_6", 0 0, L_0x17bb140;  1 drivers
v0x17b6f20_0 .net *"_ivl_8", 0 0, L_0x17bb270;  1 drivers
v0x17b7000_0 .net "a", 0 0, v0x17b7f20_0;  alias, 1 drivers
v0x17b70c0_0 .net "b", 0 0, v0x17b7fc0_0;  alias, 1 drivers
v0x17b7180_0 .net "c", 0 0, v0x17b8060_0;  alias, 1 drivers
v0x17b7240_0 .net "d", 0 0, v0x17b81d0_0;  alias, 1 drivers
v0x17b7300_0 .net "out", 0 0, L_0x17bb950;  alias, 1 drivers
S_0x17b7460 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x178a180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17b7f20_0 .var "a", 0 0;
v0x17b7fc0_0 .var "b", 0 0;
v0x17b8060_0 .var "c", 0 0;
v0x17b8130_0 .net "clk", 0 0, v0x17ba7a0_0;  1 drivers
v0x17b81d0_0 .var "d", 0 0;
v0x17b82c0_0 .var "wavedrom_enable", 0 0;
v0x17b8360_0 .var "wavedrom_title", 511 0;
S_0x17b7700 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17b7460;
 .timescale -12 -12;
v0x17b7960_0 .var/2s "count", 31 0;
E_0x1784e60/0 .event negedge, v0x17b8130_0;
E_0x1784e60/1 .event posedge, v0x17b8130_0;
E_0x1784e60 .event/or E_0x1784e60/0, E_0x1784e60/1;
E_0x17850b0 .event negedge, v0x17b8130_0;
E_0x176f9f0 .event posedge, v0x17b8130_0;
S_0x17b7a60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17b7460;
 .timescale -12 -12;
v0x17b7c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b7d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17b7460;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17b84c0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x178a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17bbbf0 .functor AND 1, L_0x17bbab0, L_0x17bbb50, C4<1>, C4<1>;
L_0x17bbd00 .functor AND 1, L_0x17bbbf0, v0x17b8060_0, C4<1>, C4<1>;
L_0x17bbe60 .functor AND 1, v0x17b7f20_0, L_0x17bbdc0, C4<1>, C4<1>;
L_0x17bc100 .functor AND 1, L_0x17bbe60, L_0x17bbf20, C4<1>, C4<1>;
L_0x17bc240 .functor AND 1, L_0x17bc100, v0x17b81d0_0, C4<1>, C4<1>;
L_0x17bc300 .functor OR 1, L_0x17bbd00, L_0x17bc240, C4<0>, C4<0>;
L_0x17bc450 .functor AND 1, v0x17b7f20_0, v0x17b7fc0_0, C4<1>, C4<1>;
L_0x17bc6e0 .functor AND 1, L_0x17bc450, v0x17b8060_0, C4<1>, C4<1>;
L_0x17bc7f0 .functor OR 1, L_0x17bc300, L_0x17bc6e0, C4<0>, C4<0>;
L_0x17bc9a0 .functor AND 1, L_0x17bc900, v0x17b7fc0_0, C4<1>, C4<1>;
L_0x17bccb0 .functor AND 1, L_0x17bc9a0, L_0x17bcac0, C4<1>, C4<1>;
L_0x17bcd70 .functor OR 1, L_0x17bc7f0, L_0x17bccb0, C4<0>, C4<0>;
v0x17b87b0_0 .net *"_ivl_1", 0 0, L_0x17bbab0;  1 drivers
v0x17b8870_0 .net *"_ivl_11", 0 0, L_0x17bbe60;  1 drivers
v0x17b8930_0 .net *"_ivl_13", 0 0, L_0x17bbf20;  1 drivers
v0x17b8a00_0 .net *"_ivl_15", 0 0, L_0x17bc100;  1 drivers
v0x17b8ac0_0 .net *"_ivl_17", 0 0, L_0x17bc240;  1 drivers
v0x17b8bd0_0 .net *"_ivl_19", 0 0, L_0x17bc300;  1 drivers
v0x17b8c90_0 .net *"_ivl_21", 0 0, L_0x17bc450;  1 drivers
v0x17b8d50_0 .net *"_ivl_23", 0 0, L_0x17bc6e0;  1 drivers
v0x17b8e10_0 .net *"_ivl_25", 0 0, L_0x17bc7f0;  1 drivers
v0x17b8ed0_0 .net *"_ivl_27", 0 0, L_0x17bc900;  1 drivers
v0x17b8f90_0 .net *"_ivl_29", 0 0, L_0x17bc9a0;  1 drivers
v0x17b9050_0 .net *"_ivl_3", 0 0, L_0x17bbb50;  1 drivers
v0x17b9110_0 .net *"_ivl_31", 0 0, L_0x17bcac0;  1 drivers
v0x17b91d0_0 .net *"_ivl_33", 0 0, L_0x17bccb0;  1 drivers
v0x17b9290_0 .net *"_ivl_35", 0 0, L_0x17bcd70;  1 drivers
L_0x7fa8b3970018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x17b9350_0 .net/2s *"_ivl_36", 1 0, L_0x7fa8b3970018;  1 drivers
L_0x7fa8b3970060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17b9430_0 .net/2s *"_ivl_38", 1 0, L_0x7fa8b3970060;  1 drivers
v0x17b9620_0 .net *"_ivl_40", 1 0, L_0x17bcef0;  1 drivers
v0x17b9700_0 .net *"_ivl_5", 0 0, L_0x17bbbf0;  1 drivers
v0x17b97c0_0 .net *"_ivl_7", 0 0, L_0x17bbd00;  1 drivers
v0x17b9880_0 .net *"_ivl_9", 0 0, L_0x17bbdc0;  1 drivers
v0x17b9940_0 .net "a", 0 0, v0x17b7f20_0;  alias, 1 drivers
v0x17b99e0_0 .net "b", 0 0, v0x17b7fc0_0;  alias, 1 drivers
v0x17b9ad0_0 .net "c", 0 0, v0x17b8060_0;  alias, 1 drivers
v0x17b9bc0_0 .net "d", 0 0, v0x17b81d0_0;  alias, 1 drivers
v0x17b9cb0_0 .net "out", 0 0, L_0x17bd080;  alias, 1 drivers
L_0x17bbab0 .reduce/nor v0x17b7f20_0;
L_0x17bbb50 .reduce/nor v0x17b7fc0_0;
L_0x17bbdc0 .reduce/nor v0x17b7fc0_0;
L_0x17bbf20 .reduce/nor v0x17b8060_0;
L_0x17bc900 .reduce/nor v0x17b7f20_0;
L_0x17bcac0 .reduce/nor v0x17b81d0_0;
L_0x17bcef0 .functor MUXZ 2, L_0x7fa8b3970060, L_0x7fa8b3970018, L_0x17bcd70, C4<>;
L_0x17bd080 .part L_0x17bcef0, 0, 1;
S_0x17b9e10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x178a180;
 .timescale -12 -12;
E_0x1784c00 .event anyedge, v0x17baac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17baac0_0;
    %nor/r;
    %assign/vec4 v0x17baac0_0, 0;
    %wait E_0x1784c00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b7460;
T_3 ;
    %fork t_1, S_0x17b7700;
    %jmp t_0;
    .scope S_0x17b7700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b7960_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b81d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b8060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b7fc0_0, 0;
    %assign/vec4 v0x17b7f20_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x176f9f0;
    %load/vec4 v0x17b7960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17b7960_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17b81d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b8060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b7fc0_0, 0;
    %assign/vec4 v0x17b7f20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17850b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17b7d40;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1784e60;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17b7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b7fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b8060_0, 0;
    %assign/vec4 v0x17b81d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17b7460;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x178a180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ba7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17baac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x178a180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17ba7a0_0;
    %inv;
    %store/vec4 v0x17ba7a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x178a180;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b8130_0, v0x17bac20_0, v0x17ba5c0_0, v0x17ba660_0, v0x17ba700_0, v0x17ba840_0, v0x17ba980_0, v0x17ba8e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x178a180;
T_7 ;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x178a180;
T_8 ;
    %wait E_0x1784e60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17baa20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17baa20_0, 4, 32;
    %load/vec4 v0x17bab60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17baa20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17baa20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17baa20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17ba980_0;
    %load/vec4 v0x17ba980_0;
    %load/vec4 v0x17ba8e0_0;
    %xor;
    %load/vec4 v0x17ba980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17baa20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17baa20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17baa20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/kmap2/iter1/response3/top_module.sv";
