{
    "name": "ReonV",
    "folder": "ReonV",
    "sim_files": [
        "lib/opencores/ge_1000baseX/ge_1000baseX_test.v",
        "designs/leon3-ahbfile/testbench.vhd",
        "designs/leon3-altera-c5ekit/testbench.vhd",
        "designs/leon3-altera-de2-ep2c35/testbench.vhd",
        "designs/leon3-altera-ep2s60-ddr/testbench.vhd",
        "designs/leon3-altera-ep2s60-sdr/testbench.vhd",
        "designs/leon3-altera-ep3c25-eek/testbench.vhd",
        "designs/leon3-altera-ep3c25/testbench.vhd",
        "designs/leon3-altera-ep3sl150/testbench.vhd",
        "designs/leon3-arrow-bemicro-sdk/testbench.vhd",
        "designs/leon3-asic/testbench.vhd",
        "designs/leon3-asic/testbench_netlist.vhd",
        "designs/leon3-avnet-3s1500/testbench.vhd",
        "designs/leon3-avnet-eval-xc4vlx25/testbench.vhd",
        "designs/leon3-avnet-eval-xc4vlx60/testbench.vhd",
        "designs/leon3-clock-gate/testbench.vhd",
        "designs/leon3-digilent-anvyl/testbench.vhd",
        "designs/leon3-digilent-atlys/testbench.vhd",
        "designs/leon3-digilent-basys3/testbench.vhd",
        "designs/leon3-digilent-nexys-video/testbench.vhd",
        "designs/leon3-digilent-nexys3/testbench.vhd",
        "designs/leon3-digilent-nexys4/testbench.vhd",
        "designs/leon3-digilent-nexys4ddr/testbench.vhd",
        "designs/leon3-digilent-xc3s1000/testbench.vhd",
        "designs/leon3-digilent-xc3s1600e/testbench.vhd",
        "designs/leon3-digilent-xc7z020/testbench.vhd",
        "designs/leon3-digilent-xup/testbench.vhd",
        "designs/leon3-gr-cpci-xc4v/testbench.vhd",
        "designs/leon3-gr-pci-xc5v/testbench.vhd",
        "designs/leon3-gr-xc3s-1500/testbench.vhd",
        "designs/leon3-gr-xc6s/testbench.vhd",
        "designs/leon3-minimal/testbench.vhd",
        "designs/leon3-nuhorizons-3s1500/testbench.vhd",
        "designs/leon3-terasic-de0-nano/testbench.vhd",
        "designs/leon3-terasic-de2-115/testbench.vhd",
        "designs/leon3-terasic-de4/testbench.vhd",
        "designs/leon3-terasic-s5gs-dsp/testbench.vhd",
        "designs/leon3-xilinx-ac701/testbench.vhd",
        "designs/leon3-xilinx-kc705/testbench.vhd",
        "designs/leon3-xilinx-ml403/testbench.vhd",
        "designs/leon3-xilinx-ml40x/testbench.vhd",
        "designs/leon3-xilinx-ml501/testbench.vhd",
        "designs/leon3-xilinx-ml50x/testbench.vhd",
        "designs/leon3-xilinx-ml510/testbench.vhd",
        "designs/leon3-xilinx-ml605/testbench.vhd",
        "designs/leon3-xilinx-sp601/testbench.vhd",
        "designs/leon3-xilinx-sp605/testbench.vhd",
        "designs/leon3-xilinx-vc707/testbench.vhd",
        "designs/leon3-xilinx-xc3sd-1800/testbench.vhd",
        "designs/leon3-xilinx-zc702/testbench.vhd",
        "designs/leon3-ztex-ufm-111/testbench.vhd",
        "designs/leon3-ztex-ufm-115/testbench.vhd",
        "designs/leon3mp/testbench.vhd",
        "lib/gaisler/ambatest/ahbtbm.vhd",
        "lib/gaisler/ambatest/ahbtbp.vhd",
        "lib/gaisler/ambatest/ahbtbs.vhd",
        "lib/gaisler/leon3v3/tbufmem.vhd",
        "lib/gaisler/leon3v3/tbufmem_2p.vhd",
        "lib/gaisler/sim/ahbram_sim.vhd",
        "lib/gaisler/sim/ahbrep.vhd",
        "lib/gaisler/sim/aximem.vhd",
        "lib/gaisler/sim/axirep.vhd",
        "lib/gaisler/sim/ddr2ram.vhd",
        "lib/gaisler/sim/ddr3ram.vhd",
        "lib/gaisler/sim/ddrram.vhd",
        "lib/gaisler/sim/delay_wire.vhd",
        "lib/gaisler/sim/phy.vhd",
        "lib/gaisler/sim/pwm_check.vhd",
        "lib/gaisler/sim/sdrtestmod.vhd",
        "lib/gaisler/sim/ser_phy.vhd",
        "lib/gaisler/sim/sim.vhd",
        "lib/gaisler/sim/sram.vhd",
        "lib/gaisler/sim/sram16.vhd",
        "lib/grlib/dftlib/synciotest.vhd",
        "lib/grlib/stdlib/stdio_tb.vhd",
        "lib/grlib/stdlib/testlib.vhd",
        "lib/tech/dware/simprims/DW_Foundation_arith.vhd",
        "lib/tech/dware/simprims/DW_Foundation_comp.vhd",
        "lib/tech/dware/simprims/DW_Foundation_comp_arith.vhd",
        "lib/tech/dware/simprims/DWpackages.vhd",
        "lib/tech/eclipsee/simprims/eclipse.vhd",
        "lib/tech/simprim/vcomponents/vcomponents.vhd",
        "lib/tech/virage/simprims/virage_simprims.vhd",
        "lib/techmap/unisim/buffer_unisim.vhd",
        "lib/techmap/unisim/clkgen_unisim.vhd",
        "lib/techmap/unisim/ddr_phy_unisim.vhd",
        "lib/techmap/unisim/ddr_unisim.vhd",
        "lib/techmap/unisim/memory_unisim.vhd",
        "lib/techmap/unisim/mul_unisim.vhd",
        "lib/techmap/unisim/pads_unisim.vhd",
        "lib/techmap/unisim/spictrl_unisim.vhd",
        "lib/techmap/unisim/sysmon_unisim.vhd",
        "lib/techmap/unisim/tap_unisim.vhd",
        "lib/testgrouppolito/pr/async_dprc.vhd",
        "lib/testgrouppolito/pr/d2prc.vhd",
        "lib/testgrouppolito/pr/d2prc_edac.vhd",
        "lib/testgrouppolito/pr/dprc.vhd",
        "lib/testgrouppolito/pr/dprc_pkg.vhd",
        "lib/testgrouppolito/pr/pr.in.vhd",
        "lib/testgrouppolito/pr/sync_dprc.vhd",
        "lib/work/debug/grtestmod.vhd"
    ],
    "files": [
        "designs/leon3-xilinx-vc707/mig_interface_model.v",
        "lib/gaisler/ddr/mig_interface_model.v",
        "lib/gaisler/i2c/i2c_slave_model.v",
        "lib/micron/sdram/mobile_sdr.v",
        "lib/opencores/ge_1000baseX/clean_rst.v",
        "lib/opencores/ge_1000baseX/decoder_8b10b.v",
        "lib/opencores/ge_1000baseX/encoder_8b10b.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX_an.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX_constants.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX_regs.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX_rx.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX_sync.v",
        "lib/opencores/ge_1000baseX/ge_1000baseX_tx.v",
        "lib/opencores/ge_1000baseX/timescale.v",
        "bin/altera/altera_mf.vhd",
        "boards/altera-c5ekit/ddr3ctrl1.vhd",
        "boards/altera-c5ekit/lpddr2ctrl1.vhd",
        "boards/altera-c5ekit/syspll1.vhd",
        "boards/terasic-de4/ddr2ctrl.vhd",
        "boards/terasic-de4/uniphy_266.vhd",
        "boards/terasic-de4/uniphy_333.vhd",
        "boards/terasic-sockit/ddr3controller.vhd",
        "designs/leon3-ahbfile/ahbfile.vhd",
        "designs/leon3-ahbfile/config.vhd",
        "designs/leon3-ahbfile/leon3mp.vhd",
        "designs/leon3-altera-c5ekit/ahbrom.vhd",
        "designs/leon3-altera-c5ekit/clkgen_c5ekit.vhd",
        "designs/leon3-altera-c5ekit/config.vhd",
        "designs/leon3-altera-c5ekit/ddr3if.vhd",
        "designs/leon3-altera-c5ekit/leon3mp.vhd",
        "designs/leon3-altera-c5ekit/lpddr2if.vhd",
        "designs/leon3-altera-c5ekit/memifsim.vhd",
        "designs/leon3-altera-c5ekit/pllsim.vhd",
        "designs/leon3-altera-de2-ep2c35/apblcd.vhd",
        "designs/leon3-altera-de2-ep2c35/clkgen_de2.vhd",
        "designs/leon3-altera-de2-ep2c35/config.vhd",
        "designs/leon3-altera-de2-ep2c35/leon3mp.vhd",
        "designs/leon3-altera-de2-ep2c35/mt48lc16m16a2.vhd",
        "designs/leon3-altera-de2-ep2c35/mypackage.vhd",
        "designs/leon3-altera-de2-ep2c35/sdctrl16.vhd",
        "designs/leon3-altera-ep2s60-ddr/ahbrom.vhd",
        "designs/leon3-altera-ep2s60-ddr/config.vhd",
        "designs/leon3-altera-ep2s60-ddr/leon3mp.vhd",
        "designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd",
        "designs/leon3-altera-ep2s60-sdr/ahbrom.vhd",
        "designs/leon3-altera-ep2s60-sdr/config.vhd",
        "designs/leon3-altera-ep2s60-sdr/leon3mp.vhd",
        "designs/leon3-altera-ep2s60-sdr/smc_mctrl.vhd",
        "designs/leon3-altera-ep3c25-eek/ahbrom.vhd",
        "designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd",
        "designs/leon3-altera-ep3c25-eek/config.vhd",
        "designs/leon3-altera-ep3c25-eek/lcd.in.vhd",
        "designs/leon3-altera-ep3c25-eek/leon3mp.vhd",
        "designs/leon3-altera-ep3c25-eek/serializer.vhd",
        "designs/leon3-altera-ep3c25/ahbrom.vhd",
        "designs/leon3-altera-ep3c25/config.vhd",
        "designs/leon3-altera-ep3c25/leon3mp.vhd",
        "designs/leon3-altera-ep3sl150/ahbrom.vhd",
        "designs/leon3-altera-ep3sl150/config.vhd",
        "designs/leon3-altera-ep3sl150/leon3mp.vhd",
        "designs/leon3-arrow-bemicro-sdk/ahbrom.vhd",
        "designs/leon3-arrow-bemicro-sdk/config.vhd",
        "designs/leon3-arrow-bemicro-sdk/leon3mp.vhd",
        "designs/leon3-asic/bschain.vhd",
        "designs/leon3-asic/config.vhd",
        "designs/leon3-asic/core.vhd",
        "designs/leon3-asic/core_clock_mux.vhd",
        "designs/leon3-asic/leon3core.vhd",
        "designs/leon3-asic/leon3mp.vhd",
        "designs/leon3-asic/pads.vhd",
        "designs/leon3-asic/spw_lvttl_pads.vhd",
        "designs/leon3-avnet-3s1500/config.vhd",
        "designs/leon3-avnet-3s1500/leon3mp.vhd",
        "designs/leon3-avnet-3s1500/mctrl_avnet.vhd",
        "designs/leon3-avnet-eval-xc4vlx25/ahbrom.vhd",
        "designs/leon3-avnet-eval-xc4vlx25/config.vhd",
        "designs/leon3-avnet-eval-xc4vlx25/leon3mp.vhd",
        "designs/leon3-avnet-eval-xc4vlx60/ahb2mig_avnet_eval.vhd",
        "designs/leon3-avnet-eval-xc4vlx60/ahbrom.vhd",
        "designs/leon3-avnet-eval-xc4vlx60/config.vhd",
        "designs/leon3-avnet-eval-xc4vlx60/leon3mp.vhd",
        "designs/leon3-clock-gate/ahbrom.vhd",
        "designs/leon3-clock-gate/clkgate.vhd",
        "designs/leon3-clock-gate/config.vhd",
        "designs/leon3-clock-gate/leon3mp.vhd",
        "designs/leon3-digilent-anvyl/ahbrom.vhd",
        "designs/leon3-digilent-anvyl/config.vhd",
        "designs/leon3-digilent-anvyl/leon3mp.vhd",
        "designs/leon3-digilent-atlys/ahbrom.vhd",
        "designs/leon3-digilent-atlys/config.vhd",
        "designs/leon3-digilent-atlys/leon3mp.vhd",
        "designs/leon3-digilent-atlys/vga2tmds.vhd",
        "designs/leon3-digilent-atlys/vga_clkgen.vhd",
        "designs/leon3-digilent-basys3/ahbrom.vhd",
        "designs/leon3-digilent-basys3/config.vhd",
        "designs/leon3-digilent-basys3/leon3mp.vhd",
        "designs/leon3-digilent-nexys-video/ahbrom.vhd",
        "designs/leon3-digilent-nexys-video/config.vhd",
        "designs/leon3-digilent-nexys-video/leon3mp.vhd",
        "designs/leon3-digilent-nexys3/ahbrom.vhd",
        "designs/leon3-digilent-nexys3/config.vhd",
        "designs/leon3-digilent-nexys3/leon3mp.vhd",
        "designs/leon3-digilent-nexys4/ahbrom.vhd",
        "designs/leon3-digilent-nexys4/config.vhd",
        "designs/leon3-digilent-nexys4/leon3mp.vhd",
        "designs/leon3-digilent-nexys4ddr/ahbrom.vhd",
        "designs/leon3-digilent-nexys4ddr/config.vhd",
        "designs/leon3-digilent-nexys4ddr/leon3mp.vhd",
        "designs/leon3-digilent-nexys4ddr/dprc_fir_demo/fir_ahb_dma_apb.vhd",
        "designs/leon3-digilent-nexys4ddr/dprc_fir_demo/fir_v1.vhd",
        "designs/leon3-digilent-nexys4ddr/dprc_fir_demo/fir_v2.vhd",
        "designs/leon3-digilent-xc3s1000/ahbrom.vhd",
        "designs/leon3-digilent-xc3s1000/config.vhd",
        "designs/leon3-digilent-xc3s1000/leon3mp.vhd",
        "designs/leon3-digilent-xc3s1000/vga_clkgen.vhd",
        "designs/leon3-digilent-xc3s1600e/ahbrom.vhd",
        "designs/leon3-digilent-xc3s1600e/config.vhd",
        "designs/leon3-digilent-xc3s1600e/leon3mp.vhd",
        "designs/leon3-digilent-xc7z020/ahb2axi.vhd",
        "designs/leon3-digilent-xc7z020/ahbrom.vhd",
        "designs/leon3-digilent-xc7z020/config.vhd",
        "designs/leon3-digilent-xc7z020/leon3_zedboard_stub_sim.vhd",
        "designs/leon3-digilent-xc7z020/leon3mp.vhd",
        "designs/leon3-digilent-xup/ahbrom.vhd",
        "designs/leon3-digilent-xup/config.vhd",
        "designs/leon3-digilent-xup/leon3mp.vhd",
        "designs/leon3-gr-cpci-xc4v/config.vhd",
        "designs/leon3-gr-cpci-xc4v/leon3mp.vhd",
        "designs/leon3-gr-cpci-xc4v/dprc_fir_demo/fir_ahb_dma_apb.vhd",
        "designs/leon3-gr-cpci-xc4v/dprc_fir_demo/fir_v1.vhd",
        "designs/leon3-gr-cpci-xc4v/dprc_fir_demo/fir_v2.vhd",
        "designs/leon3-gr-pci-xc5v/config.vhd",
        "designs/leon3-gr-pci-xc5v/leon3mp.vhd",
        "designs/leon3-gr-pci-xc5v/lfclkgen.vhd",
        "designs/leon3-gr-xc3s-1500/ahbrom.vhd",
        "designs/leon3-gr-xc3s-1500/config.vhd",
        "designs/leon3-gr-xc3s-1500/leon3mp.vhd",
        "designs/leon3-gr-xc3s-1500/vga_clkgen.vhd",
        "designs/leon3-gr-xc6s/ahb2mig_grxc6s_2p.vhd",
        "designs/leon3-gr-xc6s/ahbrom.vhd",
        "designs/leon3-gr-xc6s/config.vhd",
        "designs/leon3-gr-xc6s/leon3mp.vhd",
        "designs/leon3-gr-xc6s/svga2ch7301c.vhd",
        "designs/leon3-gr-xc6s/vga_clkgen.vhd",
        "designs/leon3-minimal/ahbrom.vhd",
        "designs/leon3-minimal/config.vhd",
        "designs/leon3-minimal/leon3mp.vhd",
        "designs/leon3-nuhorizons-3s1500/ahbrom.vhd",
        "designs/leon3-nuhorizons-3s1500/config.vhd",
        "designs/leon3-nuhorizons-3s1500/leon3mp.vhd",
        "designs/leon3-nuhorizons-3s1500/nuhosp3.vhd",
        "designs/leon3-nuhorizons-3s1500/smc_mctrl.vhd",
        "designs/leon3-terasic-de0-nano/ahbrom.vhd",
        "designs/leon3-terasic-de0-nano/clkgen_de0.vhd",
        "designs/leon3-terasic-de0-nano/config.vhd",
        "designs/leon3-terasic-de0-nano/leon3mp.vhd",
        "designs/leon3-terasic-de0-nano/mt48lc16m16a2.vhd",
        "designs/leon3-terasic-de0-nano/sdctrl16.vhd",
        "designs/leon3-terasic-de2-115/config.vhd",
        "designs/leon3-terasic-de2-115/leon3mp.vhd",
        "designs/leon3-terasic-de4/config.vhd",
        "designs/leon3-terasic-de4/grlib_config.vhd",
        "designs/leon3-terasic-de4/leon3mp.vhd",
        "designs/leon3-terasic-de4/pll_125.vhd",
        "designs/leon3-terasic-s5gs-dsp/config.vhd",
        "designs/leon3-terasic-s5gs-dsp/ddr3ctrl.vhd",
        "designs/leon3-terasic-s5gs-dsp/ddr3if.vhd",
        "designs/leon3-terasic-s5gs-dsp/grlib_config.vhd",
        "designs/leon3-terasic-s5gs-dsp/leon3mp.vhd",
        "designs/leon3-terasic-s5gs-dsp/memifsim.vhd",
        "designs/leon3-xilinx-ac701/ahbrom.vhd",
        "designs/leon3-xilinx-ac701/config.vhd",
        "designs/leon3-xilinx-ac701/ddr_dummy.vhd",
        "designs/leon3-xilinx-ac701/leon3mp.vhd",
        "designs/leon3-xilinx-kc705/ahbrom.vhd",
        "designs/leon3-xilinx-kc705/config.vhd",
        "designs/leon3-xilinx-kc705/ddr_dummy.vhd",
        "designs/leon3-xilinx-kc705/leon3mp.vhd",
        "designs/leon3-xilinx-ml403/ahbrom.vhd",
        "designs/leon3-xilinx-ml403/config.vhd",
        "designs/leon3-xilinx-ml403/leon3mp.vhd",
        "designs/leon3-xilinx-ml40x/ahbrom.vhd",
        "designs/leon3-xilinx-ml40x/config.vhd",
        "designs/leon3-xilinx-ml40x/leon3mp.vhd",
        "designs/leon3-xilinx-ml501/ahb2mig_ml50x.vhd",
        "designs/leon3-xilinx-ml501/ahbrom.vhd",
        "designs/leon3-xilinx-ml501/config.vhd",
        "designs/leon3-xilinx-ml501/leon3mp.vhd",
        "designs/leon3-xilinx-ml501/svga2ch7301c.vhd",
        "designs/leon3-xilinx-ml50x/ahb2mig_ml50x.vhd",
        "designs/leon3-xilinx-ml50x/ahbrom.vhd",
        "designs/leon3-xilinx-ml50x/config.vhd",
        "designs/leon3-xilinx-ml50x/leon3mp.vhd",
        "designs/leon3-xilinx-ml50x/svga2ch7301c.vhd",
        "designs/leon3-xilinx-ml510/ahbrom.vhd",
        "designs/leon3-xilinx-ml510/config.vhd",
        "designs/leon3-xilinx-ml510/leon3mp.vhd",
        "designs/leon3-xilinx-ml510/svga2ch7301c.vhd",
        "designs/leon3-xilinx-ml605/ahb2mig_ml605.vhd",
        "designs/leon3-xilinx-ml605/ahbrom.vhd",
        "designs/leon3-xilinx-ml605/config.vhd",
        "designs/leon3-xilinx-ml605/gtxclk.vhd",
        "designs/leon3-xilinx-ml605/leon3mp.vhd",
        "designs/leon3-xilinx-ml605/svga2ch7301c.vhd",
        "designs/leon3-xilinx-sp601/ahb2mig_sp601.vhd",
        "designs/leon3-xilinx-sp601/ahbrom.vhd",
        "designs/leon3-xilinx-sp601/config.vhd",
        "designs/leon3-xilinx-sp601/leon3mp.vhd",
        "designs/leon3-xilinx-sp605/ahb2mig_sp605.vhd",
        "designs/leon3-xilinx-sp605/ahbrom.vhd",
        "designs/leon3-xilinx-sp605/config.vhd",
        "designs/leon3-xilinx-sp605/dmactrl.vhd",
        "designs/leon3-xilinx-sp605/leon3mp.vhd",
        "designs/leon3-xilinx-sp605/pciahbmst.vhd",
        "designs/leon3-xilinx-sp605/pcie.vhd",
        "designs/leon3-xilinx-sp605/svga2ch7301c.vhd",
        "designs/leon3-xilinx-sp605/vga_clkgen.vhd",
        "designs/leon3-xilinx-vc707/ahbrom.vhd",
        "designs/leon3-xilinx-vc707/axi_mig_7series.vhd",
        "designs/leon3-xilinx-vc707/config.vhd",
        "designs/leon3-xilinx-vc707/ddr_dummy.vhd",
        "designs/leon3-xilinx-vc707/leon3mp.vhd",
        "designs/leon3-xilinx-vc707/sgmii_vc707.vhd",
        "designs/leon3-xilinx-xc3sd-1800/ahbrom.vhd",
        "designs/leon3-xilinx-xc3sd-1800/config.vhd",
        "designs/leon3-xilinx-xc3sd-1800/leon3mp.vhd",
        "designs/leon3-xilinx-zc702/ahbrom.vhd",
        "designs/leon3-xilinx-zc702/config.vhd",
        "designs/leon3-xilinx-zc702/leon3_zc702_stub_sim.vhd",
        "designs/leon3-xilinx-zc702/leon3mp.vhd",
        "designs/leon3-ztex-ufm-111/ahb2mig_ztex.vhd",
        "designs/leon3-ztex-ufm-111/ahbrom.vhd",
        "designs/leon3-ztex-ufm-111/config.vhd",
        "designs/leon3-ztex-ufm-111/leon3mp.vhd",
        "designs/leon3-ztex-ufm-115/ahb2mig_ztex.vhd",
        "designs/leon3-ztex-ufm-115/ahbrom.vhd",
        "designs/leon3-ztex-ufm-115/config.vhd",
        "designs/leon3-ztex-ufm-115/leon3mp.vhd",
        "designs/leon3mp/ahbrom.vhd",
        "designs/leon3mp/config.vhd",
        "designs/leon3mp/leon3mp.vhd",
        "lib/contrib/devices/devices_con.vhd",
        "lib/cypress/ssram/components.vhd",
        "lib/cypress/ssram/cy7c1354b.vhd",
        "lib/cypress/ssram/cy7c1380d.vhd",
        "lib/cypress/ssram/package_utility.vhd",
        "lib/esa/memoryctrl/mctrl.in.vhd",
        "lib/esa/memoryctrl/mctrl.vhd",
        "lib/esa/memoryctrl/memoryctrl.vhd",
        "lib/esa/pci/pci_arb.in.vhd",
        "lib/esa/pci/pci_arb.vhd",
        "lib/esa/pci/pci_arb_pkg.vhd",
        "lib/esa/pci/pciarb.vhd",
        "lib/esa/pci/pcicomp.vhd",
        "lib/eth/comp/ethcomp.vhd",
        "lib/eth/core/eth_ahb_mst.vhd",
        "lib/eth/core/eth_edcl_ahb_mst.vhd",
        "lib/eth/core/eth_rstgen.vhd",
        "lib/eth/core/greth_pkg.vhd",
        "lib/eth/core/greth_rx.vhd",
        "lib/eth/core/greth_tx.vhd",
        "lib/eth/core/grethc.vhd",
        "lib/eth/wrapper/greth_gbit_gen.vhd",
        "lib/eth/wrapper/greth_gen.vhd",
        "lib/fmf/fifo/idt7202.vhd",
        "lib/fmf/flash/flash.vhd",
        "lib/fmf/flash/m25p80.vhd",
        "lib/fmf/flash/s25fl064a.vhd",
        "lib/fmf/utilities/conversions.vhd",
        "lib/fmf/utilities/gen_utils.vhd",
        "lib/gaisler/arith/arith.vhd",
        "lib/gaisler/arith/div32.vhd",
        "lib/gaisler/arith/mul32.vhd",
        "lib/gaisler/axi/ahb2axi3b.vhd",
        "lib/gaisler/axi/ahb2axi4b.vhd",
        "lib/gaisler/axi/ahb2axi_l.vhd",
        "lib/gaisler/axi/ahb2axib.vhd",
        "lib/gaisler/axi/ahbm2axi.vhd",
        "lib/gaisler/axi/ahbm2axi3.vhd",
        "lib/gaisler/axi/ahbm2axi4.vhd",
        "lib/gaisler/axi/axi.vhd",
        "lib/gaisler/axi/axinullslv.vhd",
        "lib/gaisler/can/can.vhd",
        "lib/gaisler/can/can_mc.in.vhd",
        "lib/gaisler/can/can_mc.vhd",
        "lib/gaisler/can/can_mod.vhd",
        "lib/gaisler/can/can_oc.in.vhd",
        "lib/gaisler/can/can_oc.vhd",
        "lib/gaisler/can/can_rd.vhd",
        "lib/gaisler/can/canmux.vhd",
        "lib/gaisler/can/grcan.in.vhd",
        "lib/gaisler/ddr/ahb2avl_async.vhd",
        "lib/gaisler/ddr/ahb2avl_async_be.vhd",
        "lib/gaisler/ddr/ahb2axi_mig_7series.vhd",
        "lib/gaisler/ddr/ahb2mig_7series.vhd",
        "lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd",
        "lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd",
        "lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd",
        "lib/gaisler/ddr/ahb2mig_7series_pkg.vhd",
        "lib/gaisler/ddr/ddr1spax.vhd",
        "lib/gaisler/ddr/ddr1spax_ddr.vhd",
        "lib/gaisler/ddr/ddr2buf.vhd",
        "lib/gaisler/ddr/ddr2sp.in.vhd",
        "lib/gaisler/ddr/ddr2spa.vhd",
        "lib/gaisler/ddr/ddr2spax.vhd",
        "lib/gaisler/ddr/ddr2spax_ahb.vhd",
        "lib/gaisler/ddr/ddr2spax_ddr.vhd",
        "lib/gaisler/ddr/ddrintpkg.vhd",
        "lib/gaisler/ddr/ddrphy_wrap.vhd",
        "lib/gaisler/ddr/ddrpkg.vhd",
        "lib/gaisler/ddr/ddrsp.in.vhd",
        "lib/gaisler/ddr/ddrspa.vhd",
        "lib/gaisler/ddr/mig.in.vhd",
        "lib/gaisler/ddr/mig_7series.in.vhd",
        "lib/gaisler/gr1553b/gr1553b.in.vhd",
        "lib/gaisler/gr1553b/gr1553b_2.in.vhd",
        "lib/gaisler/gr1553b/gr1553b_nlw.vhd",
        "lib/gaisler/gr1553b/gr1553b_pads.vhd",
        "lib/gaisler/gr1553b/gr1553b_pkg.vhd",
        "lib/gaisler/gr1553b/gr1553b_stdlogic.vhd",
        "lib/gaisler/gr1553b/simtrans1553.vhd",
        "lib/gaisler/grdmac/apbmem.vhd",
        "lib/gaisler/grdmac/grdmac.vhd",
        "lib/gaisler/grdmac/grdmac_1p.vhd",
        "lib/gaisler/grdmac/grdmac_ahbmst.vhd",
        "lib/gaisler/grdmac/grdmac_alignram.vhd",
        "lib/gaisler/grdmac/grdmac_pkg.vhd",
        "lib/gaisler/greth/ethernet_mac.vhd",
        "lib/gaisler/greth/greth.in.vhd",
        "lib/gaisler/greth/greth.vhd",
        "lib/gaisler/greth/greth2.in.vhd",
        "lib/gaisler/greth/greth_gbit.vhd",
        "lib/gaisler/greth/greth_gbit_mb.vhd",
        "lib/gaisler/greth/greth_mb.vhd",
        "lib/gaisler/greth/grethm.vhd",
        "lib/gaisler/greth/grethm_mb.vhd",
        "lib/gaisler/greth/greths.vhd",
        "lib/gaisler/greth/greths_mb.vhd",
        "lib/gaisler/greth/adapters/comma_detect.vhd",
        "lib/gaisler/greth/adapters/elastic_buffer.vhd",
        "lib/gaisler/greth/adapters/gmii_to_mii.vhd",
        "lib/gaisler/greth/adapters/rgmii.vhd",
        "lib/gaisler/greth/adapters/sgmii.vhd",
        "lib/gaisler/greth/adapters/word_aligner.vhd",
        "lib/gaisler/i2c/i2c.in.vhd",
        "lib/gaisler/i2c/i2c.vhd",
        "lib/gaisler/i2c/i2c2ahb.in.vhd",
        "lib/gaisler/i2c/i2c2ahb.vhd",
        "lib/gaisler/i2c/i2c2ahb_apb.vhd",
        "lib/gaisler/i2c/i2c2ahb_apb_gen.vhd",
        "lib/gaisler/i2c/i2c2ahb_gen.vhd",
        "lib/gaisler/i2c/i2c2ahbx.vhd",
        "lib/gaisler/i2c/i2cmst.vhd",
        "lib/gaisler/i2c/i2cmst_gen.vhd",
        "lib/gaisler/i2c/i2cslv.in.vhd",
        "lib/gaisler/i2c/i2cslv.vhd",
        "lib/gaisler/irqmp/irqmp.in.vhd",
        "lib/gaisler/irqmp/irqmp.vhd",
        "lib/gaisler/jtag/ahbjtag.vhd",
        "lib/gaisler/jtag/ahbjtag_bsd.vhd",
        "lib/gaisler/jtag/bscan.in.vhd",
        "lib/gaisler/jtag/bscanregs.vhd",
        "lib/gaisler/jtag/bscanregsbd.vhd",
        "lib/gaisler/jtag/jtag.in.vhd",
        "lib/gaisler/jtag/jtag.vhd",
        "lib/gaisler/jtag/jtag2.in.vhd",
        "lib/gaisler/jtag/jtagcom.vhd",
        "lib/gaisler/jtag/jtagcom2.vhd",
        "lib/gaisler/jtag/jtagtst.vhd",
        "lib/gaisler/jtag/libjtagcom.vhd",
        "lib/gaisler/l2cache/l2c.in.vhd",
        "lib/gaisler/l2cache/pkg/l2cache.vhd",
        "lib/gaisler/leon3/cpu_disasx.vhd",
        "lib/gaisler/leon3/grfpushwx.vhd",
        "lib/gaisler/leon3/l3stat.in.vhd",
        "lib/gaisler/leon3/leon3.in.vhd",
        "lib/gaisler/leon3/leon3.vhd",
        "lib/gaisler/leon3v3/cachemem.vhd",
        "lib/gaisler/leon3v3/cmvalidbits.vhd",
        "lib/gaisler/leon3v3/dsu3.vhd",
        "lib/gaisler/leon3v3/dsu3_mb.vhd",
        "lib/gaisler/leon3v3/dsu3x.vhd",
        "lib/gaisler/leon3v3/grfpwx.vhd",
        "lib/gaisler/leon3v3/grfpwxsh.vhd",
        "lib/gaisler/leon3v3/grlfpwx.vhd",
        "lib/gaisler/leon3v3/iu3.vhd",
        "lib/gaisler/leon3v3/l3stat.vhd",
        "lib/gaisler/leon3v3/leon3cg.vhd",
        "lib/gaisler/leon3v3/leon3s.vhd",
        "lib/gaisler/leon3v3/leon3sh.vhd",
        "lib/gaisler/leon3v3/leon3x.vhd",
        "lib/gaisler/leon3v3/libcache.vhd",
        "lib/gaisler/leon3v3/libfpu.vhd",
        "lib/gaisler/leon3v3/libiu.vhd",
        "lib/gaisler/leon3v3/libleon3.vhd",
        "lib/gaisler/leon3v3/mmu_acache.vhd",
        "lib/gaisler/leon3v3/mmu_cache.vhd",
        "lib/gaisler/leon3v3/mmu_dcache.vhd",
        "lib/gaisler/leon3v3/mmu_icache.vhd",
        "lib/gaisler/leon3v3/proc3.vhd",
        "lib/gaisler/leon3v3/regfile_3p_l3.vhd",
        "lib/gaisler/leon4/l4stat.in.vhd",
        "lib/gaisler/leon4/leon4.in.vhd",
        "lib/gaisler/leon4/leon4.vhd",
        "lib/gaisler/memctrl/ftmctrl.in.vhd",
        "lib/gaisler/memctrl/ftsdctrl.in.vhd",
        "lib/gaisler/memctrl/ftsrctrl.in.vhd",
        "lib/gaisler/memctrl/memctrl.vhd",
        "lib/gaisler/memctrl/sdctrl.in.vhd",
        "lib/gaisler/memctrl/sdctrl.vhd",
        "lib/gaisler/memctrl/sdctrl64.vhd",
        "lib/gaisler/memctrl/sdmctrl.vhd",
        "lib/gaisler/memctrl/srctrl.in.vhd",
        "lib/gaisler/memctrl/srctrl.vhd",
        "lib/gaisler/memctrl/ssrctrl.in.vhd",
        "lib/gaisler/misc/ahb_mst_iface.vhd",
        "lib/gaisler/misc/ahbdma.vhd",
        "lib/gaisler/misc/ahbdpram.vhd",
        "lib/gaisler/misc/ahbmmux.vhd",
        "lib/gaisler/misc/ahbram.in.vhd",
        "lib/gaisler/misc/ahbram.vhd",
        "lib/gaisler/misc/ahbrom.in.vhd",
        "lib/gaisler/misc/ahbsmux.vhd",
        "lib/gaisler/misc/ahbstat.in.vhd",
        "lib/gaisler/misc/ahbstat.vhd",
        "lib/gaisler/misc/ahbtrace.vhd",
        "lib/gaisler/misc/ahbtrace_mb.vhd",
        "lib/gaisler/misc/ahbtrace_mmb.vhd",
        "lib/gaisler/misc/apb3cdc.vhd",
        "lib/gaisler/misc/apbps2.vhd",
        "lib/gaisler/misc/apbvga.vhd",
        "lib/gaisler/misc/charrom.vhd",
        "lib/gaisler/misc/charrom_package.vhd",
        "lib/gaisler/misc/ftahbram.in.vhd",
        "lib/gaisler/misc/gptimer.in.vhd",
        "lib/gaisler/misc/gptimer.vhd",
        "lib/gaisler/misc/gracectrl.in.vhd",
        "lib/gaisler/misc/gracectrl.vhd",
        "lib/gaisler/misc/grgpio.in.vhd",
        "lib/gaisler/misc/grgpio.vhd",
        "lib/gaisler/misc/grgpio2.in.vhd",
        "lib/gaisler/misc/grgprbank.vhd",
        "lib/gaisler/misc/grgpreg.vhd",
        "lib/gaisler/misc/grsysmon.in.vhd",
        "lib/gaisler/misc/grsysmon.vhd",
        "lib/gaisler/misc/logan.vhd",
        "lib/gaisler/misc/misc.vhd",
        "lib/gaisler/misc/ps2.in.vhd",
        "lib/gaisler/misc/ps2vga.in.vhd",
        "lib/gaisler/misc/rstgen.vhd",
        "lib/gaisler/misc/svgactrl.in.vhd",
        "lib/gaisler/misc/svgactrl.vhd",
        "lib/gaisler/net/edcl.in.vhd",
        "lib/gaisler/net/net.vhd",
        "lib/gaisler/pci/pci.vhd",
        "lib/gaisler/pci/pcipads.vhd",
        "lib/gaisler/pci/grpci1/pci.in.vhd",
        "lib/gaisler/pci/grpci2/grpci2.in.vhd",
        "lib/gaisler/pci/grpci2/grpci2.vhd",
        "lib/gaisler/pci/grpci2/grpci2_ahb_mst.vhd",
        "lib/gaisler/pci/grpci2/grpci2_phy.vhd",
        "lib/gaisler/pci/grpci2/grpci2_phy_wrapper.vhd",
        "lib/gaisler/pci/grpci2/pcilib2.vhd",
        "lib/gaisler/pci/grpci2/wrapper/grpci2_gen.vhd",
        "lib/gaisler/pci/pcitrace/pcitrace.in.vhd",
        "lib/gaisler/pci/ptf/pt_pci_arb.vhd",
        "lib/gaisler/pci/ptf/pt_pci_master.vhd",
        "lib/gaisler/pci/ptf/pt_pci_monitor.vhd",
        "lib/gaisler/pci/ptf/pt_pci_target.vhd",
        "lib/gaisler/pci/ptf/pt_pkg.vhd",
        "lib/gaisler/pcie/pcie.in.vhd",
        "lib/gaisler/pcie/pcie.vhd",
        "lib/gaisler/spacewire/router.in.vhd",
        "lib/gaisler/spacewire/spacewire.in.vhd",
        "lib/gaisler/spacewire/spacewire.vhd",
        "lib/gaisler/spi/spi.vhd",
        "lib/gaisler/spi/spi2ahb.in.vhd",
        "lib/gaisler/spi/spi2ahb.vhd",
        "lib/gaisler/spi/spi2ahb_apb.vhd",
        "lib/gaisler/spi/spi2ahbx.vhd",
        "lib/gaisler/spi/spi_flash.vhd",
        "lib/gaisler/spi/spictrl.in.vhd",
        "lib/gaisler/spi/spictrl.vhd",
        "lib/gaisler/spi/spictrlx.vhd",
        "lib/gaisler/spi/spimctrl.in.vhd",
        "lib/gaisler/spi/spimctrl.vhd",
        "lib/gaisler/srmmu/libmmu.vhd",
        "lib/gaisler/srmmu/mmu.vhd",
        "lib/gaisler/srmmu/mmuconfig.vhd",
        "lib/gaisler/srmmu/mmuiface.vhd",
        "lib/gaisler/srmmu/mmulru.vhd",
        "lib/gaisler/srmmu/mmulrue.vhd",
        "lib/gaisler/srmmu/mmutlb.vhd",
        "lib/gaisler/srmmu/mmutlbcam.vhd",
        "lib/gaisler/srmmu/mmutw.vhd",
        "lib/gaisler/subsys/leon_dsu_stat_base.in.vhd",
        "lib/gaisler/subsys/leon_dsu_stat_base.vhd",
        "lib/gaisler/subsys/subsys.vhd",
        "lib/gaisler/uart/ahbuart.vhd",
        "lib/gaisler/uart/apbuart.vhd",
        "lib/gaisler/uart/dcom.in.vhd",
        "lib/gaisler/uart/dcom.vhd",
        "lib/gaisler/uart/dcom_uart.vhd",
        "lib/gaisler/uart/libdcom.vhd",
        "lib/gaisler/uart/uart.vhd",
        "lib/gaisler/uart/uart1.in.vhd",
        "lib/gaisler/uart/uart2.in.vhd",
        "lib/gaisler/usb/grusb.vhd",
        "lib/gaisler/usb/grusb_dcl.in.vhd",
        "lib/gaisler/usb/grusbdc.in.vhd",
        "lib/gaisler/usb/grusbhc.in.vhd",
        "lib/grlib/amba/ahbctrl.vhd",
        "lib/grlib/amba/ahbmst.vhd",
        "lib/grlib/amba/amba.in.vhd",
        "lib/grlib/amba/amba.vhd",
        "lib/grlib/amba/amba_tp.vhd",
        "lib/grlib/amba/apbctrl.vhd",
        "lib/grlib/amba/apbctrldp.vhd",
        "lib/grlib/amba/apbctrlsp.vhd",
        "lib/grlib/amba/apbctrlx.vhd",
        "lib/grlib/amba/defmst.vhd",
        "lib/grlib/amba/devices.vhd",
        "lib/grlib/amba/dma2ahb.vhd",
        "lib/grlib/amba/dma2ahb_pkg.vhd",
        "lib/grlib/amba/dma2ahb_tp.vhd",
        "lib/grlib/dftlib/dftlib.vhd",
        "lib/grlib/modgen/leaves.vhd",
        "lib/grlib/modgen/multlib.vhd",
        "lib/grlib/sparc/cpu_disas.vhd",
        "lib/grlib/sparc/sparc.vhd",
        "lib/grlib/sparc/sparc_disas.vhd",
        "lib/grlib/stdlib/config.vhd",
        "lib/grlib/stdlib/config_types.vhd",
        "lib/grlib/stdlib/stdio.vhd",
        "lib/grlib/stdlib/stdlib.vhd",
        "lib/grlib/stdlib/version.vhd",
        "lib/grlib/util/debug.in.vhd",
        "lib/grlib/util/fpudummy.vhd",
        "lib/grlib/util/util.vhd",
        "lib/gsi/ssram/core_burst.vhd",
        "lib/gsi/ssram/functions.vhd",
        "lib/gsi/ssram/g880e18bt.vhd",
        "lib/micron/sdram/components.vhd",
        "lib/micron/sdram/mt48lc16m16a2.vhd",
        "lib/opencores/can/can_top.vhd",
        "lib/opencores/can/cancomp.vhd",
        "lib/opencores/ge_1000baseX/ge_1000baseX_comp.vhd",
        "lib/opencores/i2c/i2c_master_bit_ctrl.vhd",
        "lib/opencores/i2c/i2c_master_byte_ctrl.vhd",
        "lib/opencores/i2c/i2coc.vhd",
        "lib/spw/comp/spwcomp.vhd",
        "lib/spw/wrapper/grspw2_gen.vhd",
        "lib/spw/wrapper/grspw_codec_gen.vhd",
        "lib/spw/wrapper/grspw_gen.vhd",
        "lib/tech/atc18/components/atmel_components.vhd",
        "lib/tech/atc18/components/atmel_simprims.vhd",
        "lib/tech/ec/orca/ORCA_L.vhd",
        "lib/tech/ec/orca/global.vhd",
        "lib/tech/ec/orca/mem3.vhd",
        "lib/tech/ec/orca/orca.vhd",
        "lib/tech/ec/orca/orca_ecmem.vhd",
        "lib/tech/ec/orca/orcacomp.vhd",
        "lib/tech/snps/dw02/comp/DW02_components.vhd",
        "lib/tech/umc18/components/umc_components.vhd",
        "lib/tech/umc18/components/umc_simprims.vhd",
        "lib/tech/virage/vcomponents/virage_vcomponents.vhd",
        "lib/techmap/altera_mf/clkgen_altera_mf.vhd",
        "lib/techmap/altera_mf/memory_altera_mf.vhd",
        "lib/techmap/altera_mf/tap_altera_mf.vhd",
        "lib/techmap/atc18/pads_atc18.vhd",
        "lib/techmap/clocks/clkgen.in.vhd",
        "lib/techmap/cycloneiii/cycloneiii_clkgen.vhd",
        "lib/techmap/cycloneiii/cycloneiii_ddr_phy.vhd",
        "lib/techmap/cycloneiii/ddr_phy_cycloneiii.vhd",
        "lib/techmap/cycloneiii/alt/aclkout.vhd",
        "lib/techmap/cycloneiii/alt/actrlout.vhd",
        "lib/techmap/cycloneiii/alt/admout.vhd",
        "lib/techmap/cycloneiii/alt/adqin.vhd",
        "lib/techmap/cycloneiii/alt/adqout.vhd",
        "lib/techmap/cycloneiii/alt/adqsin.vhd",
        "lib/techmap/cycloneiii/alt/adqsout.vhd",
        "lib/techmap/cycloneiii/alt/apll.vhd",
        "lib/techmap/dware/mul_dware.vhd",
        "lib/techmap/ec/ddr_ec.vhd",
        "lib/techmap/ec/memory_ec.vhd",
        "lib/techmap/eclipsee/memory_eclipse.vhd",
        "lib/techmap/gencomp/clkgen.in.vhd",
        "lib/techmap/gencomp/gencomp.vhd",
        "lib/techmap/gencomp/netcomp.vhd",
        "lib/techmap/gencomp/tech.in.vhd",
        "lib/techmap/grdware/mul_dware.vhd",
        "lib/techmap/inferred/ddr_inferred.vhd",
        "lib/techmap/inferred/ddr_phy_inferred.vhd",
        "lib/techmap/inferred/ddrphy_datapath.vhd",
        "lib/techmap/inferred/fifo_inferred.vhd",
        "lib/techmap/inferred/lpddr2_phy_inferred.vhd",
        "lib/techmap/inferred/memory_inferred.vhd",
        "lib/techmap/inferred/mul_inferred.vhd",
        "lib/techmap/inferred/sim_pll.vhd",
        "lib/techmap/maps/allclkgen.vhd",
        "lib/techmap/maps/allddr.vhd",
        "lib/techmap/maps/allmem.vhd",
        "lib/techmap/maps/allmul.vhd",
        "lib/techmap/maps/allpads.vhd",
        "lib/techmap/maps/alltap.vhd",
        "lib/techmap/maps/cdcbus.vhd",
        "lib/techmap/maps/clkand.vhd",
        "lib/techmap/maps/clkgen.vhd",
        "lib/techmap/maps/clkinv.vhd",
        "lib/techmap/maps/clkmux.vhd",
        "lib/techmap/maps/clkpad.vhd",
        "lib/techmap/maps/clkpad_ds.vhd",
        "lib/techmap/maps/cpu_disas_net.vhd",
        "lib/techmap/maps/ddr_ireg.vhd",
        "lib/techmap/maps/ddr_oreg.vhd",
        "lib/techmap/maps/ddrphy.vhd",
        "lib/techmap/maps/grfpw_net.vhd",
        "lib/techmap/maps/grgates.vhd",
        "lib/techmap/maps/grlfpw_net.vhd",
        "lib/techmap/maps/grpci2_phy_net.vhd",
        "lib/techmap/maps/inpad.vhd",
        "lib/techmap/maps/inpad_ddr.vhd",
        "lib/techmap/maps/inpad_ds.vhd",
        "lib/techmap/maps/iodpad.vhd",
        "lib/techmap/maps/iopad.vhd",
        "lib/techmap/maps/iopad_ddr.vhd",
        "lib/techmap/maps/iopad_ds.vhd",
        "lib/techmap/maps/iopad_tm.vhd",
        "lib/techmap/maps/leon3_net.vhd",
        "lib/techmap/maps/leon4_net.vhd",
        "lib/techmap/maps/lvds_combo.vhd",
        "lib/techmap/maps/memrwcol.vhd",
        "lib/techmap/maps/mul_61x61.vhd",
        "lib/techmap/maps/nandtree.vhd",
        "lib/techmap/maps/odpad.vhd",
        "lib/techmap/maps/outpad.vhd",
        "lib/techmap/maps/outpad_ddr.vhd",
        "lib/techmap/maps/outpad_ds.vhd",
        "lib/techmap/maps/regfile_3p.vhd",
        "lib/techmap/maps/ringosc.vhd",
        "lib/techmap/maps/scanreg.vhd",
        "lib/techmap/maps/sdram_phy.vhd",
        "lib/techmap/maps/serdes.vhd",
        "lib/techmap/maps/skew_outpad.vhd",
        "lib/techmap/maps/spictrl_net.vhd",
        "lib/techmap/maps/syncfifo_2p.vhd",
        "lib/techmap/maps/syncram.vhd",
        "lib/techmap/maps/syncram128.vhd",
        "lib/techmap/maps/syncram128bw.vhd",
        "lib/techmap/maps/syncram156bw.vhd",
        "lib/techmap/maps/syncram256bw.vhd",
        "lib/techmap/maps/syncram64.vhd",
        "lib/techmap/maps/syncram_2p.vhd",
        "lib/techmap/maps/syncram_2pbw.vhd",
        "lib/techmap/maps/syncram_dp.vhd",
        "lib/techmap/maps/syncrambw.vhd",
        "lib/techmap/maps/syncreg.vhd",
        "lib/techmap/maps/system_monitor.vhd",
        "lib/techmap/maps/tap.vhd",
        "lib/techmap/maps/techbuf.vhd",
        "lib/techmap/maps/techmult.vhd",
        "lib/techmap/maps/toutpad.vhd",
        "lib/techmap/maps/toutpad_ds.vhd",
        "lib/techmap/maps/toutpad_tm.vhd",
        "lib/techmap/saed32/clkgen_saed32.vhd",
        "lib/techmap/saed32/memory_saed32.vhd",
        "lib/techmap/saed32/pads_saed32.vhd",
        "lib/techmap/stratixii/clkgen_stratixii.vhd",
        "lib/techmap/stratixii/stratixii_ddr_phy.vhd",
        "lib/techmap/stratixiii/clkgen_stratixiii.vhd",
        "lib/techmap/stratixiii/ddr_phy_stratixiii.vhd",
        "lib/techmap/stratixiii/serdes_stratixiii.vhd",
        "lib/techmap/stratixiii/adq_dqs/bidir_dq_iobuf_inst.vhd",
        "lib/techmap/stratixiii/adq_dqs/bidir_dqs_iobuf_inst.vhd",
        "lib/techmap/stratixiii/adq_dqs/dq_dqs_inst.vhd",
        "lib/techmap/stratixiii/adq_dqs/output_dqs_iobuf_inst.vhd",
        "lib/techmap/stratixiii/alt/aclkout.vhd",
        "lib/techmap/stratixiii/alt/actrlout.vhd",
        "lib/techmap/stratixiii/alt/admout.vhd",
        "lib/techmap/stratixiii/alt/adqin.vhd",
        "lib/techmap/stratixiii/alt/adqout.vhd",
        "lib/techmap/stratixiii/alt/adqsin.vhd",
        "lib/techmap/stratixiii/alt/adqsout.vhd",
        "lib/techmap/stratixiii/alt/apll.vhd",
        "lib/techmap/stratixiv/ddr_uniphy.vhd",
        "lib/techmap/stratixv/clkgen_stratixv.vhd",
        "lib/techmap/umc18/memory_umc18.vhd",
        "lib/techmap/umc18/pads_umc18.vhd",
        "lib/techmap/virage/memory_virage.vhd",
        "lib/techmap/virtex/clkgen_virtex.vhd",
        "lib/techmap/virtex/memory_virtex.vhd",
        "lib/techmap/virtex5/serdes_unisim.vhd",
        "lib/work/debug/cpu_disas.vhd",
        "lib/work/debug/debug.vhd",
        "riscv/tools/iu3.original.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/lcbcFoo/ReonV",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "mig_interface_model",
            "file": "designs/leon3-xilinx-vc707/mig_interface_model.v"
        },
        {
            "module": "mig_interface_model",
            "file": "lib/gaisler/ddr/mig_interface_model.v"
        },
        {
            "module": "i2c_slave_model",
            "file": "lib/gaisler/i2c/i2c_slave_model.v"
        },
        {
            "module": "body",
            "file": "lib/gaisler/i2c/i2c_slave_model.v"
        },
        {
            "module": "mobile_sdr",
            "file": "lib/micron/sdram/mobile_sdr.v"
        },
        {
            "module": "clean_rst",
            "file": "lib/opencores/ge_1000baseX/clean_rst.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/decoder_8b10b.v"
        },
        {
            "module": "decoder_8b10b",
            "file": "lib/opencores/ge_1000baseX/decoder_8b10b.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/encoder_8b10b.v"
        },
        {
            "module": "encoder_8b10b",
            "file": "lib/opencores/ge_1000baseX/encoder_8b10b.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX.v"
        },
        {
            "module": "ge_1000baseX",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX.v"
        },
        {
            "module": "802",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_an.v"
        },
        {
            "module": "ge_1000baseX_an",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_an.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_constants.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v"
        },
        {
            "module": "ge_1000baseX_mdio",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_regs.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_rx.v"
        },
        {
            "module": "ge_1000baseX_rx",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_rx.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_sync.v"
        },
        {
            "module": "ge_1000baseX_sync",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_sync.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_test.v"
        },
        {
            "module": "ge_1000baseX_test",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_test.v"
        },
        {
            "module": "is",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_tx.v"
        },
        {
            "module": "ge_1000baseX_tx",
            "file": "lib/opencores/ge_1000baseX/ge_1000baseX_tx.v"
        },
        {
            "module": "sld_virtual_jtag",
            "file": "bin/altera/altera_mf.vhd"
        },
        {
            "module": "ddr3ctrl1",
            "file": "boards/altera-c5ekit/ddr3ctrl1.vhd"
        },
        {
            "module": "lpddr2ctrl1",
            "file": "boards/altera-c5ekit/lpddr2ctrl1.vhd"
        },
        {
            "module": "syspll1",
            "file": "boards/altera-c5ekit/syspll1.vhd"
        },
        {
            "module": "ddr2ctrl",
            "file": "boards/terasic-de4/ddr2ctrl.vhd"
        },
        {
            "module": "uniphy",
            "file": "boards/terasic-de4/uniphy_266.vhd"
        },
        {
            "module": "uniphy",
            "file": "boards/terasic-de4/uniphy_333.vhd"
        },
        {
            "module": "ddr3controller",
            "file": "boards/terasic-sockit/ddr3controller.vhd"
        },
        {
            "module": "ahbfile",
            "file": "designs/leon3-ahbfile/ahbfile.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-ahbfile/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-ahbfile/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-altera-c5ekit/ahbrom.vhd"
        },
        {
            "module": "clkgen_c5ekit",
            "file": "designs/leon3-altera-c5ekit/clkgen_c5ekit.vhd"
        },
        {
            "module": "ddr3if",
            "file": "designs/leon3-altera-c5ekit/ddr3if.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-altera-c5ekit/leon3mp.vhd"
        },
        {
            "module": "lpddr2if",
            "file": "designs/leon3-altera-c5ekit/lpddr2if.vhd"
        },
        {
            "module": "ddr3ctrl1",
            "file": "designs/leon3-altera-c5ekit/memifsim.vhd"
        },
        {
            "module": "lpddr2ctrl1",
            "file": "designs/leon3-altera-c5ekit/memifsim.vhd"
        },
        {
            "module": "syspll1",
            "file": "designs/leon3-altera-c5ekit/pllsim.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-altera-c5ekit/testbench.vhd"
        },
        {
            "module": "rev",
            "file": "designs/leon3-altera-de2-ep2c35/apblcd.vhd"
        },
        {
            "module": "apblcd",
            "file": "designs/leon3-altera-de2-ep2c35/apblcd.vhd"
        },
        {
            "module": "clkgen_de2",
            "file": "designs/leon3-altera-de2-ep2c35/clkgen_de2.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-altera-de2-ep2c35/leon3mp.vhd"
        },
        {
            "module": "mt48lc16m16a2",
            "file": "designs/leon3-altera-de2-ep2c35/mt48lc16m16a2.vhd"
        },
        {
            "module": "sdctrl16",
            "file": "designs/leon3-altera-de2-ep2c35/sdctrl16.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-altera-de2-ep2c35/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-altera-ep2s60-ddr/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-altera-ep2s60-ddr/leon3mp.vhd"
        },
        {
            "module": "smc_mctrl",
            "file": "designs/leon3-altera-ep2s60-ddr/smc_mctrl.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-altera-ep2s60-ddr/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-altera-ep2s60-sdr/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-altera-ep2s60-sdr/leon3mp.vhd"
        },
        {
            "module": "smc_mctrl",
            "file": "designs/leon3-altera-ep2s60-sdr/smc_mctrl.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-altera-ep2s60-sdr/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-altera-ep3c25-eek/ahbrom.vhd"
        },
        {
            "module": "altera_eek_clkgen",
            "file": "designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-altera-ep3c25-eek/leon3mp.vhd"
        },
        {
            "module": "serializer",
            "file": "designs/leon3-altera-ep3c25-eek/serializer.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-altera-ep3c25-eek/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-altera-ep3c25/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-altera-ep3c25/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-altera-ep3c25/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-altera-ep3sl150/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-altera-ep3sl150/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-altera-ep3sl150/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-arrow-bemicro-sdk/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-arrow-bemicro-sdk/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-arrow-bemicro-sdk/testbench.vhd"
        },
        {
            "module": "bschain",
            "file": "designs/leon3-asic/bschain.vhd"
        },
        {
            "module": "core",
            "file": "designs/leon3-asic/core.vhd"
        },
        {
            "module": "core_clock_mux",
            "file": "designs/leon3-asic/core_clock_mux.vhd"
        },
        {
            "module": "leon3core",
            "file": "designs/leon3-asic/leon3core.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-asic/leon3mp.vhd"
        },
        {
            "module": "pads",
            "file": "designs/leon3-asic/pads.vhd"
        },
        {
            "module": "spw_lvttl_pads",
            "file": "designs/leon3-asic/spw_lvttl_pads.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-asic/testbench.vhd"
        },
        {
            "module": "testbench_netlist",
            "file": "designs/leon3-asic/testbench_netlist.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-avnet-3s1500/leon3mp.vhd"
        },
        {
            "module": "mctrl_avnet",
            "file": "designs/leon3-avnet-3s1500/mctrl_avnet.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-avnet-3s1500/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-avnet-eval-xc4vlx25/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-avnet-eval-xc4vlx25/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-avnet-eval-xc4vlx25/testbench.vhd"
        },
        {
            "module": "ahb2mig_avnet_eval",
            "file": "designs/leon3-avnet-eval-xc4vlx60/ahb2mig_avnet_eval.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-avnet-eval-xc4vlx60/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-avnet-eval-xc4vlx60/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-avnet-eval-xc4vlx60/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-clock-gate/ahbrom.vhd"
        },
        {
            "module": "clkgate",
            "file": "designs/leon3-clock-gate/clkgate.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-clock-gate/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-clock-gate/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-anvyl/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-anvyl/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-anvyl/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-atlys/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-atlys/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-atlys/testbench.vhd"
        },
        {
            "module": "vga2tmds",
            "file": "designs/leon3-digilent-atlys/vga2tmds.vhd"
        },
        {
            "module": "vga_clkgen",
            "file": "designs/leon3-digilent-atlys/vga_clkgen.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-basys3/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-basys3/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-basys3/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-nexys-video/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-nexys-video/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-nexys-video/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-nexys3/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-nexys3/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-nexys3/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-nexys4/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-nexys4/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-nexys4/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-nexys4ddr/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-nexys4ddr/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-nexys4ddr/testbench.vhd"
        },
        {
            "module": "fir_ahb_dma_apb",
            "file": "designs/leon3-digilent-nexys4ddr/dprc_fir_demo/fir_ahb_dma_apb.vhd"
        },
        {
            "module": "fir",
            "file": "designs/leon3-digilent-nexys4ddr/dprc_fir_demo/fir_v1.vhd"
        },
        {
            "module": "fir",
            "file": "designs/leon3-digilent-nexys4ddr/dprc_fir_demo/fir_v2.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-xc3s1000/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-xc3s1000/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-xc3s1000/testbench.vhd"
        },
        {
            "module": "vga_clkgen",
            "file": "designs/leon3-digilent-xc3s1000/vga_clkgen.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-xc3s1600e/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-xc3s1600e/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-xc3s1600e/testbench.vhd"
        },
        {
            "module": "ahb2axi",
            "file": "designs/leon3-digilent-xc7z020/ahb2axi.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-xc7z020/ahbrom.vhd"
        },
        {
            "module": "leon3_zedboard_stub",
            "file": "designs/leon3-digilent-xc7z020/leon3_zedboard_stub_sim.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-xc7z020/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-xc7z020/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-digilent-xup/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-digilent-xup/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-digilent-xup/testbench.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-gr-cpci-xc4v/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-gr-cpci-xc4v/testbench.vhd"
        },
        {
            "module": "fir_ahb_dma_apb",
            "file": "designs/leon3-gr-cpci-xc4v/dprc_fir_demo/fir_ahb_dma_apb.vhd"
        },
        {
            "module": "fir",
            "file": "designs/leon3-gr-cpci-xc4v/dprc_fir_demo/fir_v1.vhd"
        },
        {
            "module": "fir",
            "file": "designs/leon3-gr-cpci-xc4v/dprc_fir_demo/fir_v2.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-gr-pci-xc5v/leon3mp.vhd"
        },
        {
            "module": "lfclkgen",
            "file": "designs/leon3-gr-pci-xc5v/lfclkgen.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-gr-pci-xc5v/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-gr-xc3s-1500/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-gr-xc3s-1500/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-gr-xc3s-1500/testbench.vhd"
        },
        {
            "module": "vga_clkgen",
            "file": "designs/leon3-gr-xc3s-1500/vga_clkgen.vhd"
        },
        {
            "module": "ahb2mig_grxc6s_2p",
            "file": "designs/leon3-gr-xc6s/ahb2mig_grxc6s_2p.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-gr-xc6s/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-gr-xc6s/leon3mp.vhd"
        },
        {
            "module": "svga2ch7301c",
            "file": "designs/leon3-gr-xc6s/svga2ch7301c.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-gr-xc6s/testbench.vhd"
        },
        {
            "module": "vga_clkgen",
            "file": "designs/leon3-gr-xc6s/vga_clkgen.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-minimal/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-minimal/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-minimal/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-nuhorizons-3s1500/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-nuhorizons-3s1500/leon3mp.vhd"
        },
        {
            "module": "nuhosp3",
            "file": "designs/leon3-nuhorizons-3s1500/nuhosp3.vhd"
        },
        {
            "module": "smc_mctrl",
            "file": "designs/leon3-nuhorizons-3s1500/smc_mctrl.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-nuhorizons-3s1500/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-terasic-de0-nano/ahbrom.vhd"
        },
        {
            "module": "clkgen_de0",
            "file": "designs/leon3-terasic-de0-nano/clkgen_de0.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-terasic-de0-nano/leon3mp.vhd"
        },
        {
            "module": "mt48lc16m16a2",
            "file": "designs/leon3-terasic-de0-nano/mt48lc16m16a2.vhd"
        },
        {
            "module": "sdctrl16",
            "file": "designs/leon3-terasic-de0-nano/sdctrl16.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-terasic-de0-nano/testbench.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-terasic-de2-115/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-terasic-de2-115/testbench.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-terasic-de4/leon3mp.vhd"
        },
        {
            "module": "pll_125",
            "file": "designs/leon3-terasic-de4/pll_125.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-terasic-de4/testbench.vhd"
        },
        {
            "module": "ddr3ctrl",
            "file": "designs/leon3-terasic-s5gs-dsp/ddr3ctrl.vhd"
        },
        {
            "module": "ddr3if",
            "file": "designs/leon3-terasic-s5gs-dsp/ddr3if.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-terasic-s5gs-dsp/leon3mp.vhd"
        },
        {
            "module": "ddr3ctrl",
            "file": "designs/leon3-terasic-s5gs-dsp/memifsim.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-terasic-s5gs-dsp/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-ac701/ahbrom.vhd"
        },
        {
            "module": "ddr_dummy",
            "file": "designs/leon3-xilinx-ac701/ddr_dummy.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-ac701/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-ac701/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-kc705/ahbrom.vhd"
        },
        {
            "module": "ddr_dummy",
            "file": "designs/leon3-xilinx-kc705/ddr_dummy.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-kc705/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-kc705/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-ml403/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-ml403/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-ml403/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-ml40x/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-ml40x/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-ml40x/testbench.vhd"
        },
        {
            "module": "ahb2mig_ml50x",
            "file": "designs/leon3-xilinx-ml501/ahb2mig_ml50x.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-ml501/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-ml501/leon3mp.vhd"
        },
        {
            "module": "svga2ch7301c",
            "file": "designs/leon3-xilinx-ml501/svga2ch7301c.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-ml501/testbench.vhd"
        },
        {
            "module": "ahb2mig_ml50x",
            "file": "designs/leon3-xilinx-ml50x/ahb2mig_ml50x.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-ml50x/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-ml50x/leon3mp.vhd"
        },
        {
            "module": "svga2ch7301c",
            "file": "designs/leon3-xilinx-ml50x/svga2ch7301c.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-ml50x/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-ml510/ahbrom.vhd"
        },
        {
            "module": "sram_bw",
            "file": "designs/leon3-xilinx-ml510/leon3mp.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-ml510/leon3mp.vhd"
        },
        {
            "module": "svga2ch7301c",
            "file": "designs/leon3-xilinx-ml510/svga2ch7301c.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-ml510/testbench.vhd"
        },
        {
            "module": "ahb2mig_ml605",
            "file": "designs/leon3-xilinx-ml605/ahb2mig_ml605.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-ml605/ahbrom.vhd"
        },
        {
            "module": "gtxclk",
            "file": "designs/leon3-xilinx-ml605/gtxclk.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-ml605/leon3mp.vhd"
        },
        {
            "module": "svga2ch7301c",
            "file": "designs/leon3-xilinx-ml605/svga2ch7301c.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-ml605/testbench.vhd"
        },
        {
            "module": "ahb2mig_sp601",
            "file": "designs/leon3-xilinx-sp601/ahb2mig_sp601.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-sp601/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-sp601/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-sp601/testbench.vhd"
        },
        {
            "module": "ahb2mig_sp605",
            "file": "designs/leon3-xilinx-sp605/ahb2mig_sp605.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-sp605/ahbrom.vhd"
        },
        {
            "module": "dmactrl",
            "file": "designs/leon3-xilinx-sp605/dmactrl.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-sp605/leon3mp.vhd"
        },
        {
            "module": "pciahbmst",
            "file": "designs/leon3-xilinx-sp605/pciahbmst.vhd"
        },
        {
            "module": "svga2ch7301c",
            "file": "designs/leon3-xilinx-sp605/svga2ch7301c.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-sp605/testbench.vhd"
        },
        {
            "module": "vga_clkgen",
            "file": "designs/leon3-xilinx-sp605/vga_clkgen.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-vc707/ahbrom.vhd"
        },
        {
            "module": "axi_mig_7series",
            "file": "designs/leon3-xilinx-vc707/axi_mig_7series.vhd"
        },
        {
            "module": "ddr_dummy",
            "file": "designs/leon3-xilinx-vc707/ddr_dummy.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-vc707/leon3mp.vhd"
        },
        {
            "module": "where",
            "file": "designs/leon3-xilinx-vc707/sgmii_vc707.vhd"
        },
        {
            "module": "sgmii_vc707",
            "file": "designs/leon3-xilinx-vc707/sgmii_vc707.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-vc707/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-xc3sd-1800/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-xc3sd-1800/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-xc3sd-1800/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-xilinx-zc702/ahbrom.vhd"
        },
        {
            "module": "leon3_zc702_stub",
            "file": "designs/leon3-xilinx-zc702/leon3_zc702_stub_sim.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-xilinx-zc702/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-xilinx-zc702/testbench.vhd"
        },
        {
            "module": "ahb2mig_ztex",
            "file": "designs/leon3-ztex-ufm-111/ahb2mig_ztex.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-ztex-ufm-111/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-ztex-ufm-111/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-ztex-ufm-111/testbench.vhd"
        },
        {
            "module": "ahb2mig_ztex",
            "file": "designs/leon3-ztex-ufm-115/ahb2mig_ztex.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3-ztex-ufm-115/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3-ztex-ufm-115/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3-ztex-ufm-115/testbench.vhd"
        },
        {
            "module": "ahbrom",
            "file": "designs/leon3mp/ahbrom.vhd"
        },
        {
            "module": "leon3mp",
            "file": "designs/leon3mp/leon3mp.vhd"
        },
        {
            "module": "testbench",
            "file": "designs/leon3mp/testbench.vhd"
        },
        {
            "module": "cy7c1354",
            "file": "lib/cypress/ssram/cy7c1354b.vhd"
        },
        {
            "module": "CY7C1380D",
            "file": "lib/cypress/ssram/cy7c1380d.vhd"
        },
        {
            "module": "mctrl",
            "file": "lib/esa/memoryctrl/mctrl.vhd"
        },
        {
            "module": "pci_arb",
            "file": "lib/esa/pci/pci_arb.vhd"
        },
        {
            "module": "pciarb",
            "file": "lib/esa/pci/pciarb.vhd"
        },
        {
            "module": "eth_ahb_mst",
            "file": "lib/eth/core/eth_ahb_mst.vhd"
        },
        {
            "module": "eth_edcl_ahb_mst",
            "file": "lib/eth/core/eth_edcl_ahb_mst.vhd"
        },
        {
            "module": "eth_rstgen",
            "file": "lib/eth/core/eth_rstgen.vhd"
        },
        {
            "module": "greth_rx",
            "file": "lib/eth/core/greth_rx.vhd"
        },
        {
            "module": "greth_tx",
            "file": "lib/eth/core/greth_tx.vhd"
        },
        {
            "module": "grethc",
            "file": "lib/eth/core/grethc.vhd"
        },
        {
            "module": "greth_gbit_gen",
            "file": "lib/eth/wrapper/greth_gbit_gen.vhd"
        },
        {
            "module": "greth_gen",
            "file": "lib/eth/wrapper/greth_gen.vhd"
        },
        {
            "module": "idt7202",
            "file": "lib/fmf/fifo/idt7202.vhd"
        },
        {
            "module": "m25p80",
            "file": "lib/fmf/flash/m25p80.vhd"
        },
        {
            "module": "s25fl064a",
            "file": "lib/fmf/flash/s25fl064a.vhd"
        },
        {
            "module": "ahbtbm",
            "file": "lib/gaisler/ambatest/ahbtbm.vhd"
        },
        {
            "module": "ahbtbs",
            "file": "lib/gaisler/ambatest/ahbtbs.vhd"
        },
        {
            "module": "div32",
            "file": "lib/gaisler/arith/div32.vhd"
        },
        {
            "module": "mul32",
            "file": "lib/gaisler/arith/mul32.vhd"
        },
        {
            "module": "ahb2axi3b",
            "file": "lib/gaisler/axi/ahb2axi3b.vhd"
        },
        {
            "module": "ahb2axi4b",
            "file": "lib/gaisler/axi/ahb2axi4b.vhd"
        },
        {
            "module": "ahb2axi_l",
            "file": "lib/gaisler/axi/ahb2axi_l.vhd"
        },
        {
            "module": "ahb2axib",
            "file": "lib/gaisler/axi/ahb2axib.vhd"
        },
        {
            "module": "ahbm2axi",
            "file": "lib/gaisler/axi/ahbm2axi.vhd"
        },
        {
            "module": "ahbm2axi3",
            "file": "lib/gaisler/axi/ahbm2axi3.vhd"
        },
        {
            "module": "ahbm2axi4",
            "file": "lib/gaisler/axi/ahbm2axi4.vhd"
        },
        {
            "module": "axinullslv",
            "file": "lib/gaisler/axi/axinullslv.vhd"
        },
        {
            "module": "can_mc",
            "file": "lib/gaisler/can/can_mc.vhd"
        },
        {
            "module": "can_mod",
            "file": "lib/gaisler/can/can_mod.vhd"
        },
        {
            "module": "can_oc",
            "file": "lib/gaisler/can/can_oc.vhd"
        },
        {
            "module": "can_rd",
            "file": "lib/gaisler/can/can_rd.vhd"
        },
        {
            "module": "canmux",
            "file": "lib/gaisler/can/canmux.vhd"
        },
        {
            "module": "ahb2avl_async",
            "file": "lib/gaisler/ddr/ahb2avl_async.vhd"
        },
        {
            "module": "ahb2avl_async_be",
            "file": "lib/gaisler/ddr/ahb2avl_async_be.vhd"
        },
        {
            "module": "ahb2axi_mig_7series",
            "file": "lib/gaisler/ddr/ahb2axi_mig_7series.vhd"
        },
        {
            "module": "ahb2mig_7series",
            "file": "lib/gaisler/ddr/ahb2mig_7series.vhd"
        },
        {
            "module": "ahb2mig_7series_cpci_xc7k",
            "file": "lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd"
        },
        {
            "module": "ahb2mig_7series_ddr2_dq16_ad13_ba3",
            "file": "lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd"
        },
        {
            "module": "ahb2mig_7series_ddr3_dq16_ad15_ba3",
            "file": "lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd"
        },
        {
            "module": "ddr1spax",
            "file": "lib/gaisler/ddr/ddr1spax.vhd"
        },
        {
            "module": "ddr1spax_ddr",
            "file": "lib/gaisler/ddr/ddr1spax_ddr.vhd"
        },
        {
            "module": "ddr2buf",
            "file": "lib/gaisler/ddr/ddr2buf.vhd"
        },
        {
            "module": "ddr2spa",
            "file": "lib/gaisler/ddr/ddr2spa.vhd"
        },
        {
            "module": "ddr2spax",
            "file": "lib/gaisler/ddr/ddr2spax.vhd"
        },
        {
            "module": "ddr2spax_ahb",
            "file": "lib/gaisler/ddr/ddr2spax_ahb.vhd"
        },
        {
            "module": "ddr2spax_ddr",
            "file": "lib/gaisler/ddr/ddr2spax_ddr.vhd"
        },
        {
            "module": "ddrphy_wrap",
            "file": "lib/gaisler/ddr/ddrphy_wrap.vhd"
        },
        {
            "module": "ddrphy_wrap_cbd",
            "file": "lib/gaisler/ddr/ddrphy_wrap.vhd"
        },
        {
            "module": "ddrphy_wrap_cbd_wo_pads",
            "file": "lib/gaisler/ddr/ddrphy_wrap.vhd"
        },
        {
            "module": "ddr2phy_wrap",
            "file": "lib/gaisler/ddr/ddrphy_wrap.vhd"
        },
        {
            "module": "ddr2phy_wrap_cbd",
            "file": "lib/gaisler/ddr/ddrphy_wrap.vhd"
        },
        {
            "module": "ddr2phy_wrap_cbd_wo_pads",
            "file": "lib/gaisler/ddr/ddrphy_wrap.vhd"
        },
        {
            "module": "lpddr2phy_wrap_cbd_wo_pads",
            "file": "lib/gaisler/ddr/ddrphy_wrap.vhd"
        },
        {
            "module": "ddrspa",
            "file": "lib/gaisler/ddr/ddrspa.vhd"
        },
        {
            "module": "gr1553b_nlw",
            "file": "lib/gaisler/gr1553b/gr1553b_nlw.vhd"
        },
        {
            "module": "gr1553b_pads",
            "file": "lib/gaisler/gr1553b/gr1553b_pads.vhd"
        },
        {
            "module": "gr1553b_stdlogic",
            "file": "lib/gaisler/gr1553b/gr1553b_stdlogic.vhd"
        },
        {
            "module": "simtrans1553_single",
            "file": "lib/gaisler/gr1553b/simtrans1553.vhd"
        },
        {
            "module": "simtrans1553",
            "file": "lib/gaisler/gr1553b/simtrans1553.vhd"
        },
        {
            "module": "apbmem",
            "file": "lib/gaisler/grdmac/apbmem.vhd"
        },
        {
            "module": "grdmac",
            "file": "lib/gaisler/grdmac/grdmac.vhd"
        },
        {
            "module": "grdmac_1p",
            "file": "lib/gaisler/grdmac/grdmac_1p.vhd"
        },
        {
            "module": "grdmac_ahbmst",
            "file": "lib/gaisler/grdmac/grdmac_ahbmst.vhd"
        },
        {
            "module": "grdmac_alignram",
            "file": "lib/gaisler/grdmac/grdmac_alignram.vhd"
        },
        {
            "module": "greth",
            "file": "lib/gaisler/greth/greth.vhd"
        },
        {
            "module": "greth_gbit",
            "file": "lib/gaisler/greth/greth_gbit.vhd"
        },
        {
            "module": "greth_gbit_mb",
            "file": "lib/gaisler/greth/greth_gbit_mb.vhd"
        },
        {
            "module": "greth_mb",
            "file": "lib/gaisler/greth/greth_mb.vhd"
        },
        {
            "module": "grethm",
            "file": "lib/gaisler/greth/grethm.vhd"
        },
        {
            "module": "grethm_mb",
            "file": "lib/gaisler/greth/grethm_mb.vhd"
        },
        {
            "module": "greths",
            "file": "lib/gaisler/greth/greths.vhd"
        },
        {
            "module": "greths_mb",
            "file": "lib/gaisler/greth/greths_mb.vhd"
        },
        {
            "module": "comma_detect",
            "file": "lib/gaisler/greth/adapters/comma_detect.vhd"
        },
        {
            "module": "elastic_buffer",
            "file": "lib/gaisler/greth/adapters/elastic_buffer.vhd"
        },
        {
            "module": "gmii_to_mii",
            "file": "lib/gaisler/greth/adapters/gmii_to_mii.vhd"
        },
        {
            "module": "rgmii",
            "file": "lib/gaisler/greth/adapters/rgmii.vhd"
        },
        {
            "module": "sgmii",
            "file": "lib/gaisler/greth/adapters/sgmii.vhd"
        },
        {
            "module": "word_aligner",
            "file": "lib/gaisler/greth/adapters/word_aligner.vhd"
        },
        {
            "module": "i2c2ahb",
            "file": "lib/gaisler/i2c/i2c2ahb.vhd"
        },
        {
            "module": "i2c2ahb_apb",
            "file": "lib/gaisler/i2c/i2c2ahb_apb.vhd"
        },
        {
            "module": "i2c2ahb_apb_gen",
            "file": "lib/gaisler/i2c/i2c2ahb_apb_gen.vhd"
        },
        {
            "module": "i2c2ahb_gen",
            "file": "lib/gaisler/i2c/i2c2ahb_gen.vhd"
        },
        {
            "module": "i2c2ahbx",
            "file": "lib/gaisler/i2c/i2c2ahbx.vhd"
        },
        {
            "module": "i2cmst",
            "file": "lib/gaisler/i2c/i2cmst.vhd"
        },
        {
            "module": "i2cmst_gen",
            "file": "lib/gaisler/i2c/i2cmst_gen.vhd"
        },
        {
            "module": "i2cslv",
            "file": "lib/gaisler/i2c/i2cslv.vhd"
        },
        {
            "module": "irqmp",
            "file": "lib/gaisler/irqmp/irqmp.vhd"
        },
        {
            "module": "ahbjtag",
            "file": "lib/gaisler/jtag/ahbjtag.vhd"
        },
        {
            "module": "ahbjtag_bsd",
            "file": "lib/gaisler/jtag/ahbjtag_bsd.vhd"
        },
        {
            "module": "bscanregs",
            "file": "lib/gaisler/jtag/bscanregs.vhd"
        },
        {
            "module": "bscanregsbd",
            "file": "lib/gaisler/jtag/bscanregsbd.vhd"
        },
        {
            "module": "jtagcom",
            "file": "lib/gaisler/jtag/jtagcom.vhd"
        },
        {
            "module": "jtagcom2",
            "file": "lib/gaisler/jtag/jtagcom2.vhd"
        },
        {
            "module": "cpu_disasx",
            "file": "lib/gaisler/leon3/cpu_disasx.vhd"
        },
        {
            "module": "grfpushwx",
            "file": "lib/gaisler/leon3/grfpushwx.vhd"
        },
        {
            "module": "component",
            "file": "lib/gaisler/leon3/leon3.vhd"
        },
        {
            "module": "cachemem",
            "file": "lib/gaisler/leon3v3/cachemem.vhd"
        },
        {
            "module": "cmvalidbits",
            "file": "lib/gaisler/leon3v3/cmvalidbits.vhd"
        },
        {
            "module": "dsu3",
            "file": "lib/gaisler/leon3v3/dsu3.vhd"
        },
        {
            "module": "dsu3_mb",
            "file": "lib/gaisler/leon3v3/dsu3_mb.vhd"
        },
        {
            "module": "dsu3x",
            "file": "lib/gaisler/leon3v3/dsu3x.vhd"
        },
        {
            "module": "grfpwx",
            "file": "lib/gaisler/leon3v3/grfpwx.vhd"
        },
        {
            "module": "grfpwxsh",
            "file": "lib/gaisler/leon3v3/grfpwxsh.vhd"
        },
        {
            "module": "grlfpwx",
            "file": "lib/gaisler/leon3v3/grlfpwx.vhd"
        },
        {
            "module": "iu3",
            "file": "lib/gaisler/leon3v3/iu3.vhd"
        },
        {
            "module": "l3stat",
            "file": "lib/gaisler/leon3v3/l3stat.vhd"
        },
        {
            "module": "leon3cg",
            "file": "lib/gaisler/leon3v3/leon3cg.vhd"
        },
        {
            "module": "leon3s",
            "file": "lib/gaisler/leon3v3/leon3s.vhd"
        },
        {
            "module": "leon3sh",
            "file": "lib/gaisler/leon3v3/leon3sh.vhd"
        },
        {
            "module": "leon3x",
            "file": "lib/gaisler/leon3v3/leon3x.vhd"
        },
        {
            "module": "between",
            "file": "lib/gaisler/leon3v3/mmu_acache.vhd"
        },
        {
            "module": "mmu_acache",
            "file": "lib/gaisler/leon3v3/mmu_acache.vhd"
        },
        {
            "module": "mmu_cache",
            "file": "lib/gaisler/leon3v3/mmu_cache.vhd"
        },
        {
            "module": "mmu_dcache",
            "file": "lib/gaisler/leon3v3/mmu_dcache.vhd"
        },
        {
            "module": "mmu_icache",
            "file": "lib/gaisler/leon3v3/mmu_icache.vhd"
        },
        {
            "module": "proc3",
            "file": "lib/gaisler/leon3v3/proc3.vhd"
        },
        {
            "module": "regfile_3p_l3",
            "file": "lib/gaisler/leon3v3/regfile_3p_l3.vhd"
        },
        {
            "module": "tbufmem",
            "file": "lib/gaisler/leon3v3/tbufmem.vhd"
        },
        {
            "module": "tbufmem_2p",
            "file": "lib/gaisler/leon3v3/tbufmem_2p.vhd"
        },
        {
            "module": "sdctrl",
            "file": "lib/gaisler/memctrl/sdctrl.vhd"
        },
        {
            "module": "sdctrl64",
            "file": "lib/gaisler/memctrl/sdctrl64.vhd"
        },
        {
            "module": "sdmctrl",
            "file": "lib/gaisler/memctrl/sdmctrl.vhd"
        },
        {
            "module": "srctrl",
            "file": "lib/gaisler/memctrl/srctrl.vhd"
        },
        {
            "module": "ahb_mst_iface",
            "file": "lib/gaisler/misc/ahb_mst_iface.vhd"
        },
        {
            "module": "ahbdma",
            "file": "lib/gaisler/misc/ahbdma.vhd"
        },
        {
            "module": "ahbdpram",
            "file": "lib/gaisler/misc/ahbdpram.vhd"
        },
        {
            "module": "ahbmmux",
            "file": "lib/gaisler/misc/ahbmmux.vhd"
        },
        {
            "module": "ahbram",
            "file": "lib/gaisler/misc/ahbram.vhd"
        },
        {
            "module": "ahbsmux",
            "file": "lib/gaisler/misc/ahbsmux.vhd"
        },
        {
            "module": "ahbstat",
            "file": "lib/gaisler/misc/ahbstat.vhd"
        },
        {
            "module": "ahbtrace",
            "file": "lib/gaisler/misc/ahbtrace.vhd"
        },
        {
            "module": "ahbtrace_mb",
            "file": "lib/gaisler/misc/ahbtrace_mb.vhd"
        },
        {
            "module": "ahbtrace_mmb",
            "file": "lib/gaisler/misc/ahbtrace_mmb.vhd"
        },
        {
            "module": "apb3cdc",
            "file": "lib/gaisler/misc/apb3cdc.vhd"
        },
        {
            "module": "apbps2",
            "file": "lib/gaisler/misc/apbps2.vhd"
        },
        {
            "module": "rev",
            "file": "lib/gaisler/misc/apbvga.vhd"
        },
        {
            "module": "apbvga",
            "file": "lib/gaisler/misc/apbvga.vhd"
        },
        {
            "module": "charrom",
            "file": "lib/gaisler/misc/charrom.vhd"
        },
        {
            "module": "gptimer",
            "file": "lib/gaisler/misc/gptimer.vhd"
        },
        {
            "module": "gracectrl",
            "file": "lib/gaisler/misc/gracectrl.vhd"
        },
        {
            "module": "grgpio",
            "file": "lib/gaisler/misc/grgpio.vhd"
        },
        {
            "module": "grgprbank",
            "file": "lib/gaisler/misc/grgprbank.vhd"
        },
        {
            "module": "grgpreg",
            "file": "lib/gaisler/misc/grgpreg.vhd"
        },
        {
            "module": "grsysmon",
            "file": "lib/gaisler/misc/grsysmon.vhd"
        },
        {
            "module": "logan",
            "file": "lib/gaisler/misc/logan.vhd"
        },
        {
            "module": "rstgen",
            "file": "lib/gaisler/misc/rstgen.vhd"
        },
        {
            "module": "svgactrl",
            "file": "lib/gaisler/misc/svgactrl.vhd"
        },
        {
            "module": "pcipads",
            "file": "lib/gaisler/pci/pcipads.vhd"
        },
        {
            "module": "iotgen",
            "file": "lib/gaisler/pci/grpci2/grpci2.vhd"
        },
        {
            "module": "grpci2",
            "file": "lib/gaisler/pci/grpci2/grpci2.vhd"
        },
        {
            "module": "grpci2_ahb_mst",
            "file": "lib/gaisler/pci/grpci2/grpci2_ahb_mst.vhd"
        },
        {
            "module": "grpci2_phy",
            "file": "lib/gaisler/pci/grpci2/grpci2_phy.vhd"
        },
        {
            "module": "grpci2_phy_wrapper",
            "file": "lib/gaisler/pci/grpci2/grpci2_phy_wrapper.vhd"
        },
        {
            "module": "grpci2_gen",
            "file": "lib/gaisler/pci/grpci2/wrapper/grpci2_gen.vhd"
        },
        {
            "module": "pt_pci_arb",
            "file": "lib/gaisler/pci/ptf/pt_pci_arb.vhd"
        },
        {
            "module": "pt_pci_master",
            "file": "lib/gaisler/pci/ptf/pt_pci_master.vhd"
        },
        {
            "module": "pt_pci_monitor",
            "file": "lib/gaisler/pci/ptf/pt_pci_monitor.vhd"
        },
        {
            "module": "pt_pci_target",
            "file": "lib/gaisler/pci/ptf/pt_pci_target.vhd"
        },
        {
            "module": "ahbram_sim",
            "file": "lib/gaisler/sim/ahbram_sim.vhd"
        },
        {
            "module": "with",
            "file": "lib/gaisler/sim/ahbrep.vhd"
        },
        {
            "module": "for",
            "file": "lib/gaisler/sim/ahbrep.vhd"
        },
        {
            "module": "connected",
            "file": "lib/gaisler/sim/ahbrep.vhd"
        },
        {
            "module": "can",
            "file": "lib/gaisler/sim/ahbrep.vhd"
        },
        {
            "module": "ahbrep",
            "file": "lib/gaisler/sim/ahbrep.vhd"
        },
        {
            "module": "aximem",
            "file": "lib/gaisler/sim/aximem.vhd"
        },
        {
            "module": "axirep",
            "file": "lib/gaisler/sim/axirep.vhd"
        },
        {
            "module": "ddr2ram",
            "file": "lib/gaisler/sim/ddr2ram.vhd"
        },
        {
            "module": "ddr3ram",
            "file": "lib/gaisler/sim/ddr3ram.vhd"
        },
        {
            "module": "ddrram",
            "file": "lib/gaisler/sim/ddrram.vhd"
        },
        {
            "module": "delay_wire",
            "file": "lib/gaisler/sim/delay_wire.vhd"
        },
        {
            "module": "phy",
            "file": "lib/gaisler/sim/phy.vhd"
        },
        {
            "module": "pwm_check",
            "file": "lib/gaisler/sim/pwm_check.vhd"
        },
        {
            "module": "with",
            "file": "lib/gaisler/sim/sdrtestmod.vhd"
        },
        {
            "module": "sdrtestmod",
            "file": "lib/gaisler/sim/sdrtestmod.vhd"
        },
        {
            "module": "ser_phy",
            "file": "lib/gaisler/sim/ser_phy.vhd"
        },
        {
            "module": "sram",
            "file": "lib/gaisler/sim/sram.vhd"
        },
        {
            "module": "sram16",
            "file": "lib/gaisler/sim/sram16.vhd"
        },
        {
            "module": "spi2ahb",
            "file": "lib/gaisler/spi/spi2ahb.vhd"
        },
        {
            "module": "spi2ahb_apb",
            "file": "lib/gaisler/spi/spi2ahb_apb.vhd"
        },
        {
            "module": "spi2ahbx",
            "file": "lib/gaisler/spi/spi2ahbx.vhd"
        },
        {
            "module": "spi_flash",
            "file": "lib/gaisler/spi/spi_flash.vhd"
        },
        {
            "module": "spictrl",
            "file": "lib/gaisler/spi/spictrl.vhd"
        },
        {
            "module": "spictrlx",
            "file": "lib/gaisler/spi/spictrlx.vhd"
        },
        {
            "module": "spimctrl",
            "file": "lib/gaisler/spi/spimctrl.vhd"
        },
        {
            "module": "mmu",
            "file": "lib/gaisler/srmmu/mmu.vhd"
        },
        {
            "module": "mmulru",
            "file": "lib/gaisler/srmmu/mmulru.vhd"
        },
        {
            "module": "mmulrue",
            "file": "lib/gaisler/srmmu/mmulrue.vhd"
        },
        {
            "module": "mmutlb",
            "file": "lib/gaisler/srmmu/mmutlb.vhd"
        },
        {
            "module": "mmutlbcam",
            "file": "lib/gaisler/srmmu/mmutlbcam.vhd"
        },
        {
            "module": "mmutw",
            "file": "lib/gaisler/srmmu/mmutw.vhd"
        },
        {
            "module": "leon_dsu_stat_base",
            "file": "lib/gaisler/subsys/leon_dsu_stat_base.vhd"
        },
        {
            "module": "ahbuart",
            "file": "lib/gaisler/uart/ahbuart.vhd"
        },
        {
            "module": "apbuart",
            "file": "lib/gaisler/uart/apbuart.vhd"
        },
        {
            "module": "dcom",
            "file": "lib/gaisler/uart/dcom.vhd"
        },
        {
            "module": "dcom_uart",
            "file": "lib/gaisler/uart/dcom_uart.vhd"
        },
        {
            "module": "ahbctrl",
            "file": "lib/grlib/amba/ahbctrl.vhd"
        },
        {
            "module": "ahbmst",
            "file": "lib/grlib/amba/ahbmst.vhd"
        },
        {
            "module": "apbctrl",
            "file": "lib/grlib/amba/apbctrl.vhd"
        },
        {
            "module": "apbctrldp",
            "file": "lib/grlib/amba/apbctrldp.vhd"
        },
        {
            "module": "apbctrlsp",
            "file": "lib/grlib/amba/apbctrlsp.vhd"
        },
        {
            "module": "apbctrlx",
            "file": "lib/grlib/amba/apbctrlx.vhd"
        },
        {
            "module": "ahbdefmst",
            "file": "lib/grlib/amba/defmst.vhd"
        },
        {
            "module": "DMA2AHB",
            "file": "lib/grlib/amba/dma2ahb.vhd"
        },
        {
            "module": "synciotest",
            "file": "lib/grlib/dftlib/synciotest.vhd"
        },
        {
            "module": "FLIPFLOP",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "PP_LOW",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "PP_MIDDLE",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "PP_HIGH",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "R_GATE",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DECODER",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "FULL_ADDER",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "HALF_ADDER",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "INVBLOCK",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "XXOR1",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BLOCK0",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BLOCK1",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BLOCK2",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BLOCK1A",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BLOCK2A",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "PRESTAGE_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_0_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_1_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_2_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_3_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_4_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_5_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "XORSTAGE_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLCTREE_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLCADDER_64_64",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "XXOR2",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_0_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_1_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_2_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_3_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_4_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "XORSTAGE_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "PRESTAGE_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLCTREE_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLCADDER_32_32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "PRESTAGE_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_0_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_1_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_2_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_3_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_4_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_5_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLC_6_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "XORSTAGE_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLCTREE_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "DBLCADDER_128_128",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BOOTHCODER_18_18",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "WALLACE_18_18",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MULTIPLIER_18_18",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BOOTHCODER_34_10",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "WALLACE_34_10",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MULTIPLIER_34_10",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MUL_33_9",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BOOTHCODER_34_18",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "WALLACE_34_18",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MULTIPLIER_34_18",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MUL_33_17",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "BOOTHCODER_34_34",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "WALLACE_34_34",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MULTIPLIER_34_34",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MUL_33_33",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "ADD32",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "MUL_17_17",
            "file": "lib/grlib/modgen/leaves.vhd"
        },
        {
            "module": "cpu_disas",
            "file": "lib/grlib/sparc/cpu_disas.vhd"
        },
        {
            "module": "fpu_disas",
            "file": "lib/grlib/sparc/cpu_disas.vhd"
        },
        {
            "module": "StdIO_TB",
            "file": "lib/grlib/stdlib/stdio_tb.vhd"
        },
        {
            "module": "report_version",
            "file": "lib/grlib/util/util.vhd"
        },
        {
            "module": "report_design",
            "file": "lib/grlib/util/util.vhd"
        },
        {
            "module": "VHDL_BURST_CORE",
            "file": "lib/gsi/ssram/core_burst.vhd"
        },
        {
            "module": "G880E18BT",
            "file": "lib/gsi/ssram/g880e18bt.vhd"
        },
        {
            "module": "mt48lc16m16a2",
            "file": "lib/micron/sdram/mt48lc16m16a2.vhd"
        },
        {
            "module": "sample_point",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "rx_idle",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "only",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "SIGNAL",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "SIGNAL",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "SIGNAL",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "SIGNAL",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "i_can_btl",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_acf",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_btl",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_fifo",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_crc",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_ibo",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_bsp",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_register",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_register_asyn",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_register_asyn_syn",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_register_syn",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_registers",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "can_top",
            "file": "lib/opencores/can/can_top.vhd"
        },
        {
            "module": "i2c_master_bit_ctrl",
            "file": "lib/opencores/i2c/i2c_master_bit_ctrl.vhd"
        },
        {
            "module": "i2c_master_byte_ctrl",
            "file": "lib/opencores/i2c/i2c_master_byte_ctrl.vhd"
        },
        {
            "module": "grspw2_gen",
            "file": "lib/spw/wrapper/grspw2_gen.vhd"
        },
        {
            "module": "grspw_codec_gen",
            "file": "lib/spw/wrapper/grspw_codec_gen.vhd"
        },
        {
            "module": "grspw_gen",
            "file": "lib/spw/wrapper/grspw_gen.vhd"
        },
        {
            "module": "pc33d00z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pc33d00uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pc33d20z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pc33d20uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33o01z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33o02z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33o04z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33o08z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33t01z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33t02z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33t04z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33t08z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33t01uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33t02uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33t04uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b01z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b02z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b08z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b04z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b01uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b02uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b08uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pt33b04uz",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pp33o01z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pp33b01z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "pp33t01z",
            "file": "lib/tech/atc18/components/atmel_simprims.vhd"
        },
        {
            "module": "DW_mult_pipe",
            "file": "lib/tech/dware/simprims/DWpackages.vhd"
        },
        {
            "module": "DW02_mult",
            "file": "lib/tech/dware/simprims/DWpackages.vhd"
        },
        {
            "module": "DW02_mult_2_stage",
            "file": "lib/tech/dware/simprims/DWpackages.vhd"
        },
        {
            "module": "SC_BRAM_16K_L",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "SC_BRAM_16K_L_SYNC",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "SC_BRAM_PDP_16K_L",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "READ_POINTER_CTRL",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "WRITE_POINTER_CTRL",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "FLAG_LOGIC",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "SC_FIFO_16K_L",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "READ_POINTER_CTRL_V2",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "WRITE_POINTER_CTRL_V2",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "FLAG_LOGIC_V2",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "SC_FIFO_V2_16K_L",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "SC_DPRAM_16K_L",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "SC_PDPRAM_16K_L",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "SC_SPRAM_16K_L",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "fifo_dc",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "fifo_dcx",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "ram_dp",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "ram_dp_true",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "ram_dq",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "rom",
            "file": "lib/tech/ec/orca/ORCA_L.vhd"
        },
        {
            "module": "gsr",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "pur",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1p3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s1a",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s1ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s1b",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s1d",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s1i",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s1j",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fd1s3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1p3az",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1p3iy",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1p3jy",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s1a",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s1ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s1b",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s1d",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s1i",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s1j",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fl1s3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "tsall",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "bb",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "bbpd",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "bbpu",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "bbw",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ib",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ibpd",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ibpu",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1s1b",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1s1d",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1s1i",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ifs1s1j",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ilf2p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ilf2p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ilf2p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ilf2p3iz",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ilf2p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ilf2p3jz",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ob",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "obz",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "obzpd",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "obzpu",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "obw",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofs1p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofs1p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofs1p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofs1p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofe1p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofe1p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofe1p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ofe1p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ilvds",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "olvds",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ORCALUT4",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ORCALUT5",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ORCALUT6",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ORCALUT7",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ORCALUT8",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ageb2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "aleb2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "aneb2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "and2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "and3",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "and4",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "and5",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fadd2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fsub2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "fadsu2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "inv",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "mux21",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "l6mux21",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "mux41",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "mux81",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "mux161",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "mux321",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nd2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nd3",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nd4",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nd5",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nr2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nr3",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nr4",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "nr5",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "or2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "or3",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "or4",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "or5",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "pfumx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "strtup",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "vhi",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "vlo",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xnor2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xnor3",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xnor4",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xnor5",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xor2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xor3",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xor4",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xor5",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xor11",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "xor21",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "bufba",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "dcs",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "GENERIC_PLLB",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "EPLLB",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "EHXPLLB",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "MULT2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "iddrxb",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ODDRXB",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "DQSDLL",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "dqsbufb",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "CCU2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "buf",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "cd2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "cu2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "cb2",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb2p3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb2p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb2p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb2p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb2p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb2p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb4p3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb4p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb4p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb4p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb4p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lb4p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld2p3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld2p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld2p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld2p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld2p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld2p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld4p3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld4p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld4p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld4p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld4p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "ld4p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu2p3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu2p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu2p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu2p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu2p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu2p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu4p3ax",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu4p3ay",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu4p3bx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu4p3dx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu4p3ix",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "lu4p3jx",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "rom256x1",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "rom128x1",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "rom64x1",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "rom32x1",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "rom16x1",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "dpr16x2b",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "spr16x2b",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "MULT18X18",
            "file": "lib/tech/ec/orca/orca.vhd"
        },
        {
            "module": "dp8ka",
            "file": "lib/tech/ec/orca/orca_ecmem.vhd"
        },
        {
            "module": "sp8ka",
            "file": "lib/tech/ec/orca/orca_ecmem.vhd"
        },
        {
            "module": "pdp8ka",
            "file": "lib/tech/ec/orca/orca_ecmem.vhd"
        },
        {
            "module": "eclipse_sim_ram",
            "file": "lib/tech/eclipsee/simprims/eclipse.vhd"
        },
        {
            "module": "RAM128X18_25um",
            "file": "lib/tech/eclipsee/simprims/eclipse.vhd"
        },
        {
            "module": "RAM256X9_25um",
            "file": "lib/tech/eclipsee/simprims/eclipse.vhd"
        },
        {
            "module": "RAM512X4_25um",
            "file": "lib/tech/eclipsee/simprims/eclipse.vhd"
        },
        {
            "module": "RAM1024X2_25um",
            "file": "lib/tech/eclipsee/simprims/eclipse.vhd"
        },
        {
            "module": "DW02_mult_2_stage",
            "file": "lib/tech/snps/dw02/comp/DW02_components.vhd"
        },
        {
            "module": "port",
            "file": "lib/tech/umc18/components/umc_components.vhd"
        },
        {
            "module": "is",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "is",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "ICMT3V",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "ICMT3VPU",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "ICMT3VPD",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "ISTRT3V",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "OCM3V4",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "OCM3V12",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "OCM3V24",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "OCMTR4",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "OCMTR12",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "OCMTR24",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "BICM3V4",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "BICM3V12",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "BICM3V24",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "LVDS_Receiver",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "LVDS_Driver",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "LVDS_Biasmodule",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "UMC_SIM_SRAM",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_2048wx32b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_1024wx32b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_512wx32b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_256wx32b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_128wx32b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_64wx32b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_32wx32b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_2048wx40b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_1024wx40b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_512wx40b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_256wx40b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_128wx40b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_64wx40b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "SRAM_32wx40b",
            "file": "lib/tech/umc18/components/umc_simprims.vhd"
        },
        {
            "module": "virage_syncram_sim",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "virage_2pram_sim",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "virage_dpram_sim",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_128x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_256x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_512x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_512x38cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_1024x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_2048x32cm8sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_4096x36cm8sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss1_16384x8cm16sw0",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "rfss2_136x32cm2sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "rfss2_136x40cm2sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "rfss2_168x32cm2sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss2_64x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss2_128x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss2_256x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss2_512x32cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss2_512x38cm4sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "hdss2_8192x8cm16sw0ab",
            "file": "lib/tech/virage/simprims/virage_simprims.vhd"
        },
        {
            "module": "altera_pll",
            "file": "lib/techmap/altera_mf/clkgen_altera_mf.vhd"
        },
        {
            "module": "clkgen_altera_mf",
            "file": "lib/techmap/altera_mf/clkgen_altera_mf.vhd"
        },
        {
            "module": "altera_syncram_dp",
            "file": "lib/techmap/altera_mf/memory_altera_mf.vhd"
        },
        {
            "module": "altera_syncram",
            "file": "lib/techmap/altera_mf/memory_altera_mf.vhd"
        },
        {
            "module": "altera_syncram128bw",
            "file": "lib/techmap/altera_mf/memory_altera_mf.vhd"
        },
        {
            "module": "altera_syncram256bw",
            "file": "lib/techmap/altera_mf/memory_altera_mf.vhd"
        },
        {
            "module": "altera_fifo_dp",
            "file": "lib/techmap/altera_mf/memory_altera_mf.vhd"
        },
        {
            "module": "altera_tap",
            "file": "lib/techmap/altera_mf/tap_altera_mf.vhd"
        },
        {
            "module": "atc18_inpad",
            "file": "lib/techmap/atc18/pads_atc18.vhd"
        },
        {
            "module": "atc18_iopad",
            "file": "lib/techmap/atc18/pads_atc18.vhd"
        },
        {
            "module": "atc18_outpad",
            "file": "lib/techmap/atc18/pads_atc18.vhd"
        },
        {
            "module": "atc18_toutpad",
            "file": "lib/techmap/atc18/pads_atc18.vhd"
        },
        {
            "module": "atc18_clkpad",
            "file": "lib/techmap/atc18/pads_atc18.vhd"
        },
        {
            "module": "cyclone3_pll",
            "file": "lib/techmap/cycloneiii/cycloneiii_clkgen.vhd"
        },
        {
            "module": "clkgen_cycloneiii",
            "file": "lib/techmap/cycloneiii/cycloneiii_clkgen.vhd"
        },
        {
            "module": "altdqs_cyciii_adqs_n7i2",
            "file": "lib/techmap/cycloneiii/cycloneiii_ddr_phy.vhd"
        },
        {
            "module": "altdqs_cyciii",
            "file": "lib/techmap/cycloneiii/cycloneiii_ddr_phy.vhd"
        },
        {
            "module": "cycloneiii_ddr_phy",
            "file": "lib/techmap/cycloneiii/cycloneiii_ddr_phy.vhd"
        },
        {
            "module": "cycloneiii_ddr_phy",
            "file": "lib/techmap/cycloneiii/ddr_phy_cycloneiii.vhd"
        },
        {
            "module": "aclkout",
            "file": "lib/techmap/cycloneiii/alt/aclkout.vhd"
        },
        {
            "module": "actrlout",
            "file": "lib/techmap/cycloneiii/alt/actrlout.vhd"
        },
        {
            "module": "admout",
            "file": "lib/techmap/cycloneiii/alt/admout.vhd"
        },
        {
            "module": "adqin",
            "file": "lib/techmap/cycloneiii/alt/adqin.vhd"
        },
        {
            "module": "adqout",
            "file": "lib/techmap/cycloneiii/alt/adqout.vhd"
        },
        {
            "module": "adqsin",
            "file": "lib/techmap/cycloneiii/alt/adqsin.vhd"
        },
        {
            "module": "adqsout",
            "file": "lib/techmap/cycloneiii/alt/adqsout.vhd"
        },
        {
            "module": "apll",
            "file": "lib/techmap/cycloneiii/alt/apll.vhd"
        },
        {
            "module": "mul_dw",
            "file": "lib/techmap/dware/mul_dware.vhd"
        },
        {
            "module": "dw_mul_61x61",
            "file": "lib/techmap/dware/mul_dware.vhd"
        },
        {
            "module": "ec_oddr_reg",
            "file": "lib/techmap/ec/ddr_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S1_S1",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S2_S2",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S4_S4",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S9_S9",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S18_S18",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S1",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S2",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S4",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S9",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S18",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "EC_RAMB8_S36",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "ec_syncram",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "ec_syncram_dp",
            "file": "lib/techmap/ec/memory_ec.vhd"
        },
        {
            "module": "eclipse_syncram_2p",
            "file": "lib/techmap/eclipsee/memory_eclipse.vhd"
        },
        {
            "module": "mul_dw",
            "file": "lib/techmap/grdware/mul_dware.vhd"
        },
        {
            "module": "dw_mul_61x61",
            "file": "lib/techmap/grdware/mul_dware.vhd"
        },
        {
            "module": "gen_iddr_reg",
            "file": "lib/techmap/inferred/ddr_inferred.vhd"
        },
        {
            "module": "gen_oddr_reg",
            "file": "lib/techmap/inferred/ddr_inferred.vhd"
        },
        {
            "module": "generic_ddr_phy_wo_pads",
            "file": "lib/techmap/inferred/ddr_phy_inferred.vhd"
        },
        {
            "module": "generic_ddr2_phy_wo_pads",
            "file": "lib/techmap/inferred/ddr_phy_inferred.vhd"
        },
        {
            "module": "ddrphy_datapath",
            "file": "lib/techmap/inferred/ddrphy_datapath.vhd"
        },
        {
            "module": "generic_fifo",
            "file": "lib/techmap/inferred/fifo_inferred.vhd"
        },
        {
            "module": "clkswitch",
            "file": "lib/techmap/inferred/lpddr2_phy_inferred.vhd"
        },
        {
            "module": "generic_lpddr2phy_wo_pads",
            "file": "lib/techmap/inferred/lpddr2_phy_inferred.vhd"
        },
        {
            "module": "generic_syncram",
            "file": "lib/techmap/inferred/memory_inferred.vhd"
        },
        {
            "module": "generic_syncram_reg",
            "file": "lib/techmap/inferred/memory_inferred.vhd"
        },
        {
            "module": "generic_syncram_2p",
            "file": "lib/techmap/inferred/memory_inferred.vhd"
        },
        {
            "module": "generic_syncram_2p_reg",
            "file": "lib/techmap/inferred/memory_inferred.vhd"
        },
        {
            "module": "generic_regfile_3p",
            "file": "lib/techmap/inferred/memory_inferred.vhd"
        },
        {
            "module": "generic_regfile_4p",
            "file": "lib/techmap/inferred/memory_inferred.vhd"
        },
        {
            "module": "gen_mul_61x61",
            "file": "lib/techmap/inferred/mul_inferred.vhd"
        },
        {
            "module": "gen_mult_pipe",
            "file": "lib/techmap/inferred/mul_inferred.vhd"
        },
        {
            "module": "sim_pll",
            "file": "lib/techmap/inferred/sim_pll.vhd"
        },
        {
            "module": "cdcbus",
            "file": "lib/techmap/maps/cdcbus.vhd"
        },
        {
            "module": "clkand",
            "file": "lib/techmap/maps/clkand.vhd"
        },
        {
            "module": "clkrand",
            "file": "lib/techmap/maps/clkand.vhd"
        },
        {
            "module": "clkgen",
            "file": "lib/techmap/maps/clkgen.vhd"
        },
        {
            "module": "clkinv",
            "file": "lib/techmap/maps/clkinv.vhd"
        },
        {
            "module": "clkmux",
            "file": "lib/techmap/maps/clkmux.vhd"
        },
        {
            "module": "clkpad",
            "file": "lib/techmap/maps/clkpad.vhd"
        },
        {
            "module": "clkpad_ds",
            "file": "lib/techmap/maps/clkpad_ds.vhd"
        },
        {
            "module": "cpu_disas_net",
            "file": "lib/techmap/maps/cpu_disas_net.vhd"
        },
        {
            "module": "fpu_disas_net",
            "file": "lib/techmap/maps/cpu_disas_net.vhd"
        },
        {
            "module": "ddr_ireg",
            "file": "lib/techmap/maps/ddr_ireg.vhd"
        },
        {
            "module": "ddr_oreg",
            "file": "lib/techmap/maps/ddr_oreg.vhd"
        },
        {
            "module": "ddrphy",
            "file": "lib/techmap/maps/ddrphy.vhd"
        },
        {
            "module": "ddrphy_wo_pads",
            "file": "lib/techmap/maps/ddrphy.vhd"
        },
        {
            "module": "ddrpads",
            "file": "lib/techmap/maps/ddrphy.vhd"
        },
        {
            "module": "ddr2pads",
            "file": "lib/techmap/maps/ddrphy.vhd"
        },
        {
            "module": "ddr2phy",
            "file": "lib/techmap/maps/ddrphy.vhd"
        },
        {
            "module": "ddr2phy_wo_pads",
            "file": "lib/techmap/maps/ddrphy.vhd"
        },
        {
            "module": "lpddr2phy_wo_pads",
            "file": "lib/techmap/maps/ddrphy.vhd"
        },
        {
            "module": "grfpw_net",
            "file": "lib/techmap/maps/grfpw_net.vhd"
        },
        {
            "module": "grmux2",
            "file": "lib/techmap/maps/grgates.vhd"
        },
        {
            "module": "grmux2v",
            "file": "lib/techmap/maps/grgates.vhd"
        },
        {
            "module": "grdff",
            "file": "lib/techmap/maps/grgates.vhd"
        },
        {
            "module": "gror2",
            "file": "lib/techmap/maps/grgates.vhd"
        },
        {
            "module": "grand12",
            "file": "lib/techmap/maps/grgates.vhd"
        },
        {
            "module": "grnand2",
            "file": "lib/techmap/maps/grgates.vhd"
        },
        {
            "module": "grlfpw_net",
            "file": "lib/techmap/maps/grlfpw_net.vhd"
        },
        {
            "module": "grpci2_phy_net",
            "file": "lib/techmap/maps/grpci2_phy_net.vhd"
        },
        {
            "module": "inpad",
            "file": "lib/techmap/maps/inpad.vhd"
        },
        {
            "module": "inpadv",
            "file": "lib/techmap/maps/inpad.vhd"
        },
        {
            "module": "inpad_ddr",
            "file": "lib/techmap/maps/inpad_ddr.vhd"
        },
        {
            "module": "inpad_ddrv",
            "file": "lib/techmap/maps/inpad_ddr.vhd"
        },
        {
            "module": "inpad_ds",
            "file": "lib/techmap/maps/inpad_ds.vhd"
        },
        {
            "module": "inpad_dsv",
            "file": "lib/techmap/maps/inpad_ds.vhd"
        },
        {
            "module": "iodpad",
            "file": "lib/techmap/maps/iodpad.vhd"
        },
        {
            "module": "iodpadv",
            "file": "lib/techmap/maps/iodpad.vhd"
        },
        {
            "module": "iopad",
            "file": "lib/techmap/maps/iopad.vhd"
        },
        {
            "module": "iopadv",
            "file": "lib/techmap/maps/iopad.vhd"
        },
        {
            "module": "iopadvv",
            "file": "lib/techmap/maps/iopad.vhd"
        },
        {
            "module": "iopad_ddr",
            "file": "lib/techmap/maps/iopad_ddr.vhd"
        },
        {
            "module": "iopad_ddrv",
            "file": "lib/techmap/maps/iopad_ddr.vhd"
        },
        {
            "module": "iopad_ddrvv",
            "file": "lib/techmap/maps/iopad_ddr.vhd"
        },
        {
            "module": "iopad_ds",
            "file": "lib/techmap/maps/iopad_ds.vhd"
        },
        {
            "module": "iopad_dsv",
            "file": "lib/techmap/maps/iopad_ds.vhd"
        },
        {
            "module": "iopad_dsvv",
            "file": "lib/techmap/maps/iopad_ds.vhd"
        },
        {
            "module": "iopad_tm",
            "file": "lib/techmap/maps/iopad_tm.vhd"
        },
        {
            "module": "iopad_tmvv",
            "file": "lib/techmap/maps/iopad_tm.vhd"
        },
        {
            "module": "leon3_net",
            "file": "lib/techmap/maps/leon3_net.vhd"
        },
        {
            "module": "leon4_net",
            "file": "lib/techmap/maps/leon4_net.vhd"
        },
        {
            "module": "lvds_combo",
            "file": "lib/techmap/maps/lvds_combo.vhd"
        },
        {
            "module": "memrwcol",
            "file": "lib/techmap/maps/memrwcol.vhd"
        },
        {
            "module": "mul_61x61",
            "file": "lib/techmap/maps/mul_61x61.vhd"
        },
        {
            "module": "nandtree",
            "file": "lib/techmap/maps/nandtree.vhd"
        },
        {
            "module": "odpad",
            "file": "lib/techmap/maps/odpad.vhd"
        },
        {
            "module": "odpadv",
            "file": "lib/techmap/maps/odpad.vhd"
        },
        {
            "module": "outpad",
            "file": "lib/techmap/maps/outpad.vhd"
        },
        {
            "module": "outpadv",
            "file": "lib/techmap/maps/outpad.vhd"
        },
        {
            "module": "outpad_ddr",
            "file": "lib/techmap/maps/outpad_ddr.vhd"
        },
        {
            "module": "outpad_ddrv",
            "file": "lib/techmap/maps/outpad_ddr.vhd"
        },
        {
            "module": "outpad_ds",
            "file": "lib/techmap/maps/outpad_ds.vhd"
        },
        {
            "module": "outpad_dsv",
            "file": "lib/techmap/maps/outpad_ds.vhd"
        },
        {
            "module": "regfile_3p",
            "file": "lib/techmap/maps/regfile_3p.vhd"
        },
        {
            "module": "ringosc",
            "file": "lib/techmap/maps/ringosc.vhd"
        },
        {
            "module": "scanregi",
            "file": "lib/techmap/maps/scanreg.vhd"
        },
        {
            "module": "scanrego",
            "file": "lib/techmap/maps/scanreg.vhd"
        },
        {
            "module": "scanregto",
            "file": "lib/techmap/maps/scanreg.vhd"
        },
        {
            "module": "scanregio",
            "file": "lib/techmap/maps/scanreg.vhd"
        },
        {
            "module": "sdram_phy",
            "file": "lib/techmap/maps/sdram_phy.vhd"
        },
        {
            "module": "serdes",
            "file": "lib/techmap/maps/serdes.vhd"
        },
        {
            "module": "skew_outpad",
            "file": "lib/techmap/maps/skew_outpad.vhd"
        },
        {
            "module": "spictrl_net",
            "file": "lib/techmap/maps/spictrl_net.vhd"
        },
        {
            "module": "syncfifo_2p",
            "file": "lib/techmap/maps/syncfifo_2p.vhd"
        },
        {
            "module": "syncram",
            "file": "lib/techmap/maps/syncram.vhd"
        },
        {
            "module": "syncram128",
            "file": "lib/techmap/maps/syncram128.vhd"
        },
        {
            "module": "syncram128bw",
            "file": "lib/techmap/maps/syncram128bw.vhd"
        },
        {
            "module": "syncram156bw",
            "file": "lib/techmap/maps/syncram156bw.vhd"
        },
        {
            "module": "syncram256bw",
            "file": "lib/techmap/maps/syncram256bw.vhd"
        },
        {
            "module": "syncram64",
            "file": "lib/techmap/maps/syncram64.vhd"
        },
        {
            "module": "syncram_2p",
            "file": "lib/techmap/maps/syncram_2p.vhd"
        },
        {
            "module": "syncram_2pbw",
            "file": "lib/techmap/maps/syncram_2pbw.vhd"
        },
        {
            "module": "syncram_dp",
            "file": "lib/techmap/maps/syncram_dp.vhd"
        },
        {
            "module": "syncrambw",
            "file": "lib/techmap/maps/syncrambw.vhd"
        },
        {
            "module": "syncreg",
            "file": "lib/techmap/maps/syncreg.vhd"
        },
        {
            "module": "system_monitor",
            "file": "lib/techmap/maps/system_monitor.vhd"
        },
        {
            "module": "tap",
            "file": "lib/techmap/maps/tap.vhd"
        },
        {
            "module": "techbuf",
            "file": "lib/techmap/maps/techbuf.vhd"
        },
        {
            "module": "techmult",
            "file": "lib/techmap/maps/techmult.vhd"
        },
        {
            "module": "toutpad",
            "file": "lib/techmap/maps/toutpad.vhd"
        },
        {
            "module": "toutpadv",
            "file": "lib/techmap/maps/toutpad.vhd"
        },
        {
            "module": "toutpadvv",
            "file": "lib/techmap/maps/toutpad.vhd"
        },
        {
            "module": "toutpad_ds",
            "file": "lib/techmap/maps/toutpad_ds.vhd"
        },
        {
            "module": "toutpad_dsv",
            "file": "lib/techmap/maps/toutpad_ds.vhd"
        },
        {
            "module": "toutpad_dsvv",
            "file": "lib/techmap/maps/toutpad_ds.vhd"
        },
        {
            "module": "toutpad_tm",
            "file": "lib/techmap/maps/toutpad_tm.vhd"
        },
        {
            "module": "toutpad_tmvv",
            "file": "lib/techmap/maps/toutpad_tm.vhd"
        },
        {
            "module": "clkgen_saed32",
            "file": "lib/techmap/saed32/clkgen_saed32.vhd"
        },
        {
            "module": "clkand_saed32",
            "file": "lib/techmap/saed32/clkgen_saed32.vhd"
        },
        {
            "module": "clkmux_saed32",
            "file": "lib/techmap/saed32/clkgen_saed32.vhd"
        },
        {
            "module": "clkinv_saed32",
            "file": "lib/techmap/saed32/clkgen_saed32.vhd"
        },
        {
            "module": "saed32_syncram",
            "file": "lib/techmap/saed32/memory_saed32.vhd"
        },
        {
            "module": "saed32_syncram_dp",
            "file": "lib/techmap/saed32/memory_saed32.vhd"
        },
        {
            "module": "saed32_syncram_2p",
            "file": "lib/techmap/saed32/memory_saed32.vhd"
        },
        {
            "module": "saed32_inpad",
            "file": "lib/techmap/saed32/pads_saed32.vhd"
        },
        {
            "module": "saed32_iopad",
            "file": "lib/techmap/saed32/pads_saed32.vhd"
        },
        {
            "module": "saed32_outpad",
            "file": "lib/techmap/saed32/pads_saed32.vhd"
        },
        {
            "module": "saed32_toutpad",
            "file": "lib/techmap/saed32/pads_saed32.vhd"
        },
        {
            "module": "stratix2_pll",
            "file": "lib/techmap/stratixii/clkgen_stratixii.vhd"
        },
        {
            "module": "clkgen_stratixii",
            "file": "lib/techmap/stratixii/clkgen_stratixii.vhd"
        },
        {
            "module": "altdqs_stxii",
            "file": "lib/techmap/stratixii/stratixii_ddr_phy.vhd"
        },
        {
            "module": "altdq_stxii",
            "file": "lib/techmap/stratixii/stratixii_ddr_phy.vhd"
        },
        {
            "module": "stratixii_ddr_phy",
            "file": "lib/techmap/stratixii/stratixii_ddr_phy.vhd"
        },
        {
            "module": "stratixii_ddr2_phy",
            "file": "lib/techmap/stratixii/stratixii_ddr_phy.vhd"
        },
        {
            "module": "stratix3_pll",
            "file": "lib/techmap/stratixiii/clkgen_stratixiii.vhd"
        },
        {
            "module": "clkgen_stratixiii",
            "file": "lib/techmap/stratixiii/clkgen_stratixiii.vhd"
        },
        {
            "module": "stratixiii_ddr2_phy",
            "file": "lib/techmap/stratixiii/ddr_phy_stratixiii.vhd"
        },
        {
            "module": "serdes_stratixiii",
            "file": "lib/techmap/stratixiii/serdes_stratixiii.vhd"
        },
        {
            "module": "bidir_dq_iobuf_inst_iobuf_bidir_8jr",
            "file": "lib/techmap/stratixiii/adq_dqs/bidir_dq_iobuf_inst.vhd"
        },
        {
            "module": "bidir_dq_iobuf_inst",
            "file": "lib/techmap/stratixiii/adq_dqs/bidir_dq_iobuf_inst.vhd"
        },
        {
            "module": "bidir_dqs_iobuf_inst_iobuf_bidir_fkv",
            "file": "lib/techmap/stratixiii/adq_dqs/bidir_dqs_iobuf_inst.vhd"
        },
        {
            "module": "bidir_dqs_iobuf_inst",
            "file": "lib/techmap/stratixiii/adq_dqs/bidir_dqs_iobuf_inst.vhd"
        },
        {
            "module": "dq_dqs_inst",
            "file": "lib/techmap/stratixiii/adq_dqs/dq_dqs_inst.vhd"
        },
        {
            "module": "output_dqs_iobuf_inst_iobuf_out_sdp",
            "file": "lib/techmap/stratixiii/adq_dqs/output_dqs_iobuf_inst.vhd"
        },
        {
            "module": "output_dqs_iobuf_inst",
            "file": "lib/techmap/stratixiii/adq_dqs/output_dqs_iobuf_inst.vhd"
        },
        {
            "module": "aclkout",
            "file": "lib/techmap/stratixiii/alt/aclkout.vhd"
        },
        {
            "module": "actrlout",
            "file": "lib/techmap/stratixiii/alt/actrlout.vhd"
        },
        {
            "module": "admout",
            "file": "lib/techmap/stratixiii/alt/admout.vhd"
        },
        {
            "module": "adqin",
            "file": "lib/techmap/stratixiii/alt/adqin.vhd"
        },
        {
            "module": "adqout",
            "file": "lib/techmap/stratixiii/alt/adqout.vhd"
        },
        {
            "module": "adqsin",
            "file": "lib/techmap/stratixiii/alt/adqsin.vhd"
        },
        {
            "module": "adqsout",
            "file": "lib/techmap/stratixiii/alt/adqsout.vhd"
        },
        {
            "module": "apll",
            "file": "lib/techmap/stratixiii/alt/apll.vhd"
        },
        {
            "module": "uniphy_ddr2_phy",
            "file": "lib/techmap/stratixiv/ddr_uniphy.vhd"
        },
        {
            "module": "stratixv_pll",
            "file": "lib/techmap/stratixv/clkgen_stratixv.vhd"
        },
        {
            "module": "clkgen_stratixv",
            "file": "lib/techmap/stratixv/clkgen_stratixv.vhd"
        },
        {
            "module": "umc_syncram",
            "file": "lib/techmap/umc18/memory_umc18.vhd"
        },
        {
            "module": "port",
            "file": "lib/techmap/umc18/pads_umc18.vhd"
        },
        {
            "module": "port",
            "file": "lib/techmap/umc18/pads_umc18.vhd"
        },
        {
            "module": "umc_inpad",
            "file": "lib/techmap/umc18/pads_umc18.vhd"
        },
        {
            "module": "umc_iopad",
            "file": "lib/techmap/umc18/pads_umc18.vhd"
        },
        {
            "module": "umc_outpad",
            "file": "lib/techmap/umc18/pads_umc18.vhd"
        },
        {
            "module": "umc_toutpad",
            "file": "lib/techmap/umc18/pads_umc18.vhd"
        },
        {
            "module": "umc_lvds_combo",
            "file": "lib/techmap/umc18/pads_umc18.vhd"
        },
        {
            "module": "clkbuf_xilinx",
            "file": "lib/techmap/unisim/buffer_unisim.vhd"
        },
        {
            "module": "clkmux_xilinx",
            "file": "lib/techmap/unisim/buffer_unisim.vhd"
        },
        {
            "module": "clkgen_virtex5",
            "file": "lib/techmap/unisim/clkgen_unisim.vhd"
        },
        {
            "module": "clkgen_virtex7",
            "file": "lib/techmap/unisim/clkgen_unisim.vhd"
        },
        {
            "module": "clkand_unisim",
            "file": "lib/techmap/unisim/clkgen_unisim.vhd"
        },
        {
            "module": "clkmux_unisim",
            "file": "lib/techmap/unisim/clkgen_unisim.vhd"
        },
        {
            "module": "virtex4_ddr_phy",
            "file": "lib/techmap/unisim/ddr_phy_unisim.vhd"
        },
        {
            "module": "virtex2_ddr_phy",
            "file": "lib/techmap/unisim/ddr_phy_unisim.vhd"
        },
        {
            "module": "spartan3e_ddr_phy",
            "file": "lib/techmap/unisim/ddr_phy_unisim.vhd"
        },
        {
            "module": "virtex5_ddr2_phy_wo_pads",
            "file": "lib/techmap/unisim/ddr_phy_unisim.vhd"
        },
        {
            "module": "spartan3a_ddr2_phy",
            "file": "lib/techmap/unisim/ddr_phy_unisim.vhd"
        },
        {
            "module": "spartan6_ddr2_phy_wo_pads",
            "file": "lib/techmap/unisim/ddr_phy_unisim.vhd"
        },
        {
            "module": "unisim_iddr_reg",
            "file": "lib/techmap/unisim/ddr_unisim.vhd"
        },
        {
            "module": "unisim_oddr_reg",
            "file": "lib/techmap/unisim/ddr_unisim.vhd"
        },
        {
            "module": "oddrv2",
            "file": "lib/techmap/unisim/ddr_unisim.vhd"
        },
        {
            "module": "oddrc3e",
            "file": "lib/techmap/unisim/ddr_unisim.vhd"
        },
        {
            "module": "unisim_syncram",
            "file": "lib/techmap/unisim/memory_unisim.vhd"
        },
        {
            "module": "unisim_syncram_dp",
            "file": "lib/techmap/unisim/memory_unisim.vhd"
        },
        {
            "module": "unisim_syncram_2p",
            "file": "lib/techmap/unisim/memory_unisim.vhd"
        },
        {
            "module": "unisim_syncram64",
            "file": "lib/techmap/unisim/memory_unisim.vhd"
        },
        {
            "module": "unisim_syncram128",
            "file": "lib/techmap/unisim/memory_unisim.vhd"
        },
        {
            "module": "unisim_syncram128bw",
            "file": "lib/techmap/unisim/memory_unisim.vhd"
        },
        {
            "module": "unisim_syncram_be",
            "file": "lib/techmap/unisim/memory_unisim.vhd"
        },
        {
            "module": "virtex4_mul_61x61",
            "file": "lib/techmap/unisim/mul_unisim.vhd"
        },
        {
            "module": "virtex6_mul_61x61",
            "file": "lib/techmap/unisim/mul_unisim.vhd"
        },
        {
            "module": "unisim_inpad",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_iopad",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_outpad",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_toutpad",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_skew_outpad",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_clkpad",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_inpad_ds",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_clkpad_ds",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "virtex4_inpad_ds",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "virtex4_clkpad_ds",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_iopad_ds",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "unisim_outpad_ds",
            "file": "lib/techmap/unisim/pads_unisim.vhd"
        },
        {
            "module": "spictrl_unisim",
            "file": "lib/techmap/unisim/spictrl_unisim.vhd"
        },
        {
            "module": "sysmon_virtex5",
            "file": "lib/techmap/unisim/sysmon_unisim.vhd"
        },
        {
            "module": "virtex_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "virtex2_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "spartan3_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "virtex4_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "virtex5_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "virtex6_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "spartan6_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "virtex7_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "kintex7_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "artix7_tap",
            "file": "lib/techmap/unisim/tap_unisim.vhd"
        },
        {
            "module": "virage_syncram",
            "file": "lib/techmap/virage/memory_virage.vhd"
        },
        {
            "module": "virage_syncram_dp",
            "file": "lib/techmap/virage/memory_virage.vhd"
        },
        {
            "module": "virage_syncram_2p",
            "file": "lib/techmap/virage/memory_virage.vhd"
        },
        {
            "module": "clkgen_virtex",
            "file": "lib/techmap/virtex/clkgen_virtex.vhd"
        },
        {
            "module": "clkgen_virtex2",
            "file": "lib/techmap/virtex/clkgen_virtex.vhd"
        },
        {
            "module": "clkmul_virtex2",
            "file": "lib/techmap/virtex/clkgen_virtex.vhd"
        },
        {
            "module": "clkgen_spartan3",
            "file": "lib/techmap/virtex/clkgen_virtex.vhd"
        },
        {
            "module": "virtex_syncram",
            "file": "lib/techmap/virtex/memory_virtex.vhd"
        },
        {
            "module": "virtex_syncram_dp",
            "file": "lib/techmap/virtex/memory_virtex.vhd"
        },
        {
            "module": "to",
            "file": "lib/techmap/virtex5/serdes_unisim.vhd"
        },
        {
            "module": "serdes_unisim",
            "file": "lib/techmap/virtex5/serdes_unisim.vhd"
        },
        {
            "module": "async_dprc",
            "file": "lib/testgrouppolito/pr/async_dprc.vhd"
        },
        {
            "module": "d2prc",
            "file": "lib/testgrouppolito/pr/d2prc.vhd"
        },
        {
            "module": "d2prc_edac",
            "file": "lib/testgrouppolito/pr/d2prc_edac.vhd"
        },
        {
            "module": "dprc",
            "file": "lib/testgrouppolito/pr/dprc.vhd"
        },
        {
            "module": "sync_dprc",
            "file": "lib/testgrouppolito/pr/sync_dprc.vhd"
        },
        {
            "module": "cpu_disas",
            "file": "lib/work/debug/cpu_disas.vhd"
        },
        {
            "module": "gaisler_cpu_disas",
            "file": "lib/work/debug/cpu_disas.vhd"
        },
        {
            "module": "for",
            "file": "lib/work/debug/grtestmod.vhd"
        },
        {
            "module": "connected",
            "file": "lib/work/debug/grtestmod.vhd"
        },
        {
            "module": "supports",
            "file": "lib/work/debug/grtestmod.vhd"
        },
        {
            "module": "has",
            "file": "lib/work/debug/grtestmod.vhd"
        },
        {
            "module": "has",
            "file": "lib/work/debug/grtestmod.vhd"
        },
        {
            "module": "grtestmod",
            "file": "lib/work/debug/grtestmod.vhd"
        },
        {
            "module": "iu3",
            "file": "riscv/tools/iu3.original.vhd"
        }
    ],
    "module_graph": {
        "mig_interface_model": [],
        "i2c_slave_model": [],
        "body": [],
        "mobile_sdr": [],
        "clean_rst": [
            "is",
            "is",
            "is"
        ],
        "is": [
            "rev",
            "component",
            "component",
            "component",
            "component",
            "component",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "iotgen",
            "sample_point",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "port",
            "port",
            "port",
            "port",
            "port",
            "for",
            "for"
        ],
        "decoder_8b10b": [],
        "encoder_8b10b": [
            "is"
        ],
        "ge_1000baseX": [
            "is"
        ],
        "802": [],
        "ge_1000baseX_an": [],
        "ge_1000baseX_mdio": [],
        "ge_1000baseX_rx": [
            "is"
        ],
        "ge_1000baseX_sync": [
            "is"
        ],
        "ge_1000baseX_test": [],
        "ge_1000baseX_tx": [],
        "sld_virtual_jtag": [],
        "ddr3ctrl1": [],
        "lpddr2ctrl1": [],
        "syspll1": [],
        "ddr2ctrl": [],
        "uniphy": [],
        "ddr3controller": [],
        "ahbfile": [],
        "leon3mp": [],
        "testbench": [],
        "ahbrom": [],
        "clkgen_c5ekit": [],
        "ddr3if": [],
        "lpddr2if": [],
        "rev": [],
        "apblcd": [],
        "clkgen_de2": [],
        "mt48lc16m16a2": [],
        "sdctrl16": [],
        "smc_mctrl": [],
        "altera_eek_clkgen": [],
        "serializer": [],
        "bschain": [],
        "core": [],
        "core_clock_mux": [],
        "leon3core": [],
        "pads": [],
        "spw_lvttl_pads": [],
        "testbench_netlist": [],
        "mctrl_avnet": [],
        "ahb2mig_avnet_eval": [],
        "clkgate": [],
        "vga2tmds": [],
        "vga_clkgen": [],
        "fir_ahb_dma_apb": [],
        "fir": [],
        "ahb2axi": [],
        "leon3_zedboard_stub": [],
        "lfclkgen": [],
        "ahb2mig_grxc6s_2p": [],
        "svga2ch7301c": [
            "sram_bw"
        ],
        "nuhosp3": [],
        "clkgen_de0": [],
        "pll_125": [],
        "ddr3ctrl": [],
        "ddr_dummy": [],
        "ahb2mig_ml50x": [],
        "sram_bw": [],
        "ahb2mig_ml605": [],
        "gtxclk": [],
        "ahb2mig_sp601": [],
        "ahb2mig_sp605": [],
        "dmactrl": [],
        "pciahbmst": [],
        "axi_mig_7series": [],
        "where": [],
        "sgmii_vc707": [],
        "leon3_zc702_stub": [],
        "ahb2mig_ztex": [],
        "cy7c1354": [],
        "CY7C1380D": [],
        "mctrl": [],
        "pci_arb": [],
        "pciarb": [],
        "eth_ahb_mst": [],
        "eth_edcl_ahb_mst": [],
        "eth_rstgen": [],
        "greth_rx": [],
        "greth_tx": [],
        "grethc": [],
        "greth_gbit_gen": [],
        "greth_gen": [],
        "idt7202": [],
        "m25p80": [],
        "s25fl064a": [],
        "ahbtbm": [],
        "ahbtbs": [],
        "div32": [],
        "mul32": [],
        "ahb2axi3b": [],
        "ahb2axi4b": [],
        "ahb2axi_l": [],
        "ahb2axib": [],
        "ahbm2axi": [],
        "ahbm2axi3": [],
        "ahbm2axi4": [],
        "axinullslv": [],
        "can_mc": [],
        "can_mod": [],
        "can_oc": [],
        "can_rd": [],
        "canmux": [],
        "ahb2avl_async": [],
        "ahb2avl_async_be": [],
        "ahb2axi_mig_7series": [],
        "ahb2mig_7series": [],
        "ahb2mig_7series_cpci_xc7k": [],
        "ahb2mig_7series_ddr2_dq16_ad13_ba3": [],
        "ahb2mig_7series_ddr3_dq16_ad15_ba3": [],
        "ddr1spax": [],
        "ddr1spax_ddr": [],
        "ddr2buf": [],
        "ddr2spa": [],
        "ddr2spax": [],
        "ddr2spax_ahb": [],
        "ddr2spax_ddr": [],
        "ddrphy_wrap": [],
        "ddrphy_wrap_cbd": [],
        "ddrphy_wrap_cbd_wo_pads": [],
        "ddr2phy_wrap": [],
        "ddr2phy_wrap_cbd": [],
        "ddr2phy_wrap_cbd_wo_pads": [],
        "lpddr2phy_wrap_cbd_wo_pads": [],
        "ddrspa": [],
        "gr1553b_nlw": [],
        "gr1553b_pads": [],
        "gr1553b_stdlogic": [],
        "simtrans1553_single": [],
        "simtrans1553": [],
        "apbmem": [],
        "grdmac": [],
        "grdmac_1p": [],
        "grdmac_ahbmst": [],
        "grdmac_alignram": [],
        "greth": [],
        "greth_gbit": [],
        "greth_gbit_mb": [],
        "greth_mb": [],
        "grethm": [],
        "grethm_mb": [],
        "greths": [],
        "greths_mb": [],
        "comma_detect": [],
        "elastic_buffer": [],
        "gmii_to_mii": [],
        "rgmii": [],
        "sgmii": [],
        "word_aligner": [],
        "i2c2ahb": [],
        "i2c2ahb_apb": [],
        "i2c2ahb_apb_gen": [],
        "i2c2ahb_gen": [],
        "i2c2ahbx": [],
        "i2cmst": [],
        "i2cmst_gen": [],
        "i2cslv": [],
        "irqmp": [],
        "ahbjtag": [],
        "ahbjtag_bsd": [],
        "bscanregs": [],
        "bscanregsbd": [],
        "jtagcom": [],
        "jtagcom2": [],
        "cpu_disasx": [
            "component"
        ],
        "grfpushwx": [],
        "component": [],
        "cachemem": [],
        "cmvalidbits": [],
        "dsu3": [
            "component"
        ],
        "dsu3_mb": [
            "component"
        ],
        "dsu3x": [
            "component"
        ],
        "grfpwx": [],
        "grfpwxsh": [],
        "grlfpwx": [],
        "iu3": [],
        "l3stat": [
            "component"
        ],
        "leon3cg": [
            "component"
        ],
        "leon3s": [
            "component"
        ],
        "leon3sh": [
            "component"
        ],
        "leon3x": [
            "component"
        ],
        "between": [],
        "mmu_acache": [],
        "mmu_cache": [],
        "mmu_dcache": [],
        "mmu_icache": [],
        "proc3": [],
        "regfile_3p_l3": [],
        "tbufmem": [
            "component"
        ],
        "tbufmem_2p": [
            "component"
        ],
        "sdctrl": [],
        "sdctrl64": [],
        "sdmctrl": [],
        "srctrl": [],
        "ahb_mst_iface": [],
        "ahbdma": [],
        "ahbdpram": [],
        "ahbmmux": [],
        "ahbram": [],
        "ahbsmux": [],
        "ahbstat": [],
        "ahbtrace": [],
        "ahbtrace_mb": [],
        "ahbtrace_mmb": [],
        "apb3cdc": [],
        "apbps2": [],
        "apbvga": [],
        "charrom": [],
        "gptimer": [],
        "gracectrl": [],
        "grgpio": [],
        "grgprbank": [],
        "grgpreg": [],
        "grsysmon": [],
        "logan": [],
        "rstgen": [],
        "svgactrl": [],
        "pcipads": [],
        "iotgen": [],
        "grpci2": [],
        "grpci2_ahb_mst": [],
        "grpci2_phy": [],
        "grpci2_phy_wrapper": [],
        "grpci2_gen": [],
        "pt_pci_arb": [],
        "pt_pci_master": [],
        "pt_pci_monitor": [],
        "pt_pci_target": [],
        "ahbram_sim": [],
        "with": [],
        "for": [],
        "connected": [],
        "can": [],
        "ahbrep": [],
        "aximem": [],
        "axirep": [],
        "ddr2ram": [],
        "ddr3ram": [],
        "ddrram": [],
        "delay_wire": [],
        "phy": [],
        "pwm_check": [],
        "sdrtestmod": [],
        "ser_phy": [],
        "sram": [],
        "sram16": [],
        "spi2ahb": [],
        "spi2ahb_apb": [],
        "spi2ahbx": [],
        "spi_flash": [],
        "spictrl": [],
        "spictrlx": [],
        "spimctrl": [],
        "mmu": [],
        "mmulru": [],
        "mmulrue": [],
        "mmutlb": [],
        "mmutlbcam": [],
        "mmutw": [],
        "leon_dsu_stat_base": [],
        "ahbuart": [],
        "apbuart": [],
        "dcom": [],
        "dcom_uart": [],
        "ahbctrl": [],
        "ahbmst": [],
        "apbctrl": [],
        "apbctrldp": [],
        "apbctrlsp": [],
        "apbctrlx": [],
        "ahbdefmst": [],
        "DMA2AHB": [],
        "synciotest": [],
        "FLIPFLOP": [],
        "PP_LOW": [],
        "PP_MIDDLE": [],
        "PP_HIGH": [],
        "R_GATE": [],
        "DECODER": [],
        "FULL_ADDER": [],
        "HALF_ADDER": [],
        "INVBLOCK": [],
        "XXOR1": [],
        "BLOCK0": [],
        "BLOCK1": [],
        "BLOCK2": [],
        "BLOCK1A": [],
        "BLOCK2A": [],
        "PRESTAGE_64": [],
        "DBLC_0_64": [],
        "DBLC_1_64": [],
        "DBLC_2_64": [],
        "DBLC_3_64": [],
        "DBLC_4_64": [],
        "DBLC_5_64": [],
        "XORSTAGE_64": [],
        "DBLCTREE_64": [],
        "DBLCADDER_64_64": [],
        "XXOR2": [],
        "DBLC_0_32": [],
        "DBLC_1_32": [],
        "DBLC_2_32": [],
        "DBLC_3_32": [],
        "DBLC_4_32": [],
        "XORSTAGE_32": [],
        "PRESTAGE_32": [],
        "DBLCTREE_32": [],
        "DBLCADDER_32_32": [],
        "PRESTAGE_128": [],
        "DBLC_0_128": [],
        "DBLC_1_128": [],
        "DBLC_2_128": [],
        "DBLC_3_128": [],
        "DBLC_4_128": [],
        "DBLC_5_128": [],
        "DBLC_6_128": [],
        "XORSTAGE_128": [],
        "DBLCTREE_128": [],
        "DBLCADDER_128_128": [],
        "BOOTHCODER_18_18": [],
        "WALLACE_18_18": [],
        "MULTIPLIER_18_18": [],
        "BOOTHCODER_34_10": [],
        "WALLACE_34_10": [],
        "MULTIPLIER_34_10": [],
        "MUL_33_9": [],
        "BOOTHCODER_34_18": [],
        "WALLACE_34_18": [],
        "MULTIPLIER_34_18": [],
        "MUL_33_17": [],
        "BOOTHCODER_34_34": [],
        "WALLACE_34_34": [],
        "MULTIPLIER_34_34": [],
        "MUL_33_33": [],
        "ADD32": [],
        "MUL_17_17": [],
        "cpu_disas": [],
        "fpu_disas": [],
        "StdIO_TB": [],
        "report_version": [],
        "report_design": [],
        "VHDL_BURST_CORE": [],
        "G880E18BT": [],
        "sample_point": [
            "sample_point",
            "sample_point",
            "sample_point"
        ],
        "rx_idle": [],
        "only": [],
        "SIGNAL": [],
        "i_can_btl": [],
        "can_acf": [
            "sample_point"
        ],
        "can_btl": [
            "sample_point"
        ],
        "can_fifo": [
            "sample_point"
        ],
        "can_crc": [
            "sample_point"
        ],
        "can_ibo": [
            "sample_point"
        ],
        "can_bsp": [
            "sample_point"
        ],
        "can_register": [
            "sample_point"
        ],
        "can_register_asyn": [
            "sample_point"
        ],
        "can_register_asyn_syn": [
            "sample_point"
        ],
        "can_register_syn": [],
        "can_registers": [
            "sample_point"
        ],
        "can_top": [],
        "i2c_master_bit_ctrl": [],
        "i2c_master_byte_ctrl": [],
        "grspw2_gen": [],
        "grspw_codec_gen": [],
        "grspw_gen": [],
        "pc33d00z": [],
        "pc33d00uz": [],
        "pc33d20z": [],
        "pc33d20uz": [],
        "pt33o01z": [],
        "pt33o02z": [],
        "pt33o04z": [],
        "pt33o08z": [],
        "pt33t01z": [],
        "pt33t02z": [],
        "pt33t04z": [],
        "pt33t08z": [],
        "pt33t01uz": [],
        "pt33t02uz": [],
        "pt33t04uz": [],
        "pt33b01z": [],
        "pt33b02z": [],
        "pt33b08z": [],
        "pt33b04z": [],
        "pt33b01uz": [],
        "pt33b02uz": [],
        "pt33b08uz": [],
        "pt33b04uz": [],
        "pp33o01z": [],
        "pp33b01z": [],
        "pp33t01z": [],
        "DW_mult_pipe": [],
        "DW02_mult": [],
        "DW02_mult_2_stage": [],
        "SC_BRAM_16K_L": [],
        "SC_BRAM_16K_L_SYNC": [],
        "SC_BRAM_PDP_16K_L": [],
        "READ_POINTER_CTRL": [],
        "WRITE_POINTER_CTRL": [],
        "FLAG_LOGIC": [],
        "SC_FIFO_16K_L": [],
        "READ_POINTER_CTRL_V2": [],
        "WRITE_POINTER_CTRL_V2": [],
        "FLAG_LOGIC_V2": [],
        "SC_FIFO_V2_16K_L": [],
        "SC_DPRAM_16K_L": [],
        "SC_PDPRAM_16K_L": [],
        "SC_SPRAM_16K_L": [],
        "fifo_dc": [],
        "fifo_dcx": [],
        "ram_dp": [],
        "ram_dp_true": [],
        "ram_dq": [],
        "rom": [],
        "gsr": [],
        "pur": [],
        "fd1p3ax": [],
        "fd1p3ay": [],
        "fd1p3bx": [],
        "fd1p3dx": [],
        "fd1p3ix": [],
        "fd1p3jx": [],
        "fd1s1a": [],
        "fd1s1ay": [],
        "fd1s1b": [],
        "fd1s1d": [],
        "fd1s1i": [],
        "fd1s1j": [],
        "fd1s3ax": [],
        "fd1s3ay": [],
        "fd1s3bx": [],
        "fd1s3dx": [],
        "fd1s3ix": [],
        "fd1s3jx": [],
        "fl1p3ay": [],
        "fl1p3az": [],
        "fl1p3bx": [],
        "fl1p3dx": [],
        "fl1p3iy": [],
        "fl1p3jy": [],
        "fl1s1a": [],
        "fl1s1ay": [],
        "fl1s1b": [],
        "fl1s1d": [],
        "fl1s1i": [],
        "fl1s1j": [],
        "fl1s3ax": [],
        "fl1s3ay": [],
        "tsall": [],
        "bb": [],
        "bbpd": [],
        "bbpu": [],
        "bbw": [],
        "ib": [],
        "ibpd": [],
        "ibpu": [],
        "ifs1p3bx": [],
        "ifs1p3dx": [],
        "ifs1p3ix": [],
        "ifs1p3jx": [],
        "ifs1s1b": [],
        "ifs1s1d": [],
        "ifs1s1i": [],
        "ifs1s1j": [],
        "ilf2p3bx": [],
        "ilf2p3dx": [],
        "ilf2p3ix": [],
        "ilf2p3iz": [],
        "ilf2p3jx": [],
        "ilf2p3jz": [],
        "ob": [],
        "obz": [],
        "obzpd": [],
        "obzpu": [],
        "obw": [],
        "ofs1p3bx": [],
        "ofs1p3dx": [],
        "ofs1p3ix": [],
        "ofs1p3jx": [],
        "ofe1p3bx": [],
        "ofe1p3dx": [],
        "ofe1p3ix": [],
        "ofe1p3jx": [],
        "ilvds": [],
        "olvds": [],
        "ORCALUT4": [],
        "ORCALUT5": [],
        "ORCALUT6": [],
        "ORCALUT7": [],
        "ORCALUT8": [],
        "ageb2": [],
        "aleb2": [],
        "aneb2": [],
        "and2": [],
        "and3": [],
        "and4": [],
        "and5": [],
        "fadd2": [],
        "fsub2": [],
        "fadsu2": [],
        "inv": [],
        "mux21": [],
        "l6mux21": [],
        "mux41": [],
        "mux81": [],
        "mux161": [],
        "mux321": [],
        "nd2": [],
        "nd3": [],
        "nd4": [],
        "nd5": [],
        "nr2": [],
        "nr3": [],
        "nr4": [],
        "nr5": [],
        "or2": [],
        "or3": [],
        "or4": [],
        "or5": [],
        "pfumx": [],
        "strtup": [],
        "vhi": [],
        "vlo": [],
        "xnor2": [],
        "xnor3": [],
        "xnor4": [],
        "xnor5": [],
        "xor2": [],
        "xor3": [],
        "xor4": [],
        "xor5": [],
        "xor11": [],
        "xor21": [],
        "bufba": [],
        "dcs": [],
        "GENERIC_PLLB": [],
        "EPLLB": [],
        "EHXPLLB": [],
        "MULT2": [],
        "iddrxb": [],
        "ODDRXB": [],
        "DQSDLL": [],
        "dqsbufb": [],
        "CCU2": [],
        "buf": [],
        "cd2": [],
        "cu2": [],
        "cb2": [],
        "lb2p3ax": [],
        "lb2p3ay": [],
        "lb2p3bx": [],
        "lb2p3dx": [],
        "lb2p3ix": [],
        "lb2p3jx": [],
        "lb4p3ax": [],
        "lb4p3ay": [],
        "lb4p3bx": [],
        "lb4p3dx": [],
        "lb4p3ix": [],
        "lb4p3jx": [],
        "ld2p3ax": [],
        "ld2p3ay": [],
        "ld2p3bx": [],
        "ld2p3dx": [],
        "ld2p3ix": [],
        "ld2p3jx": [],
        "ld4p3ax": [],
        "ld4p3ay": [],
        "ld4p3bx": [],
        "ld4p3dx": [],
        "ld4p3ix": [],
        "ld4p3jx": [],
        "lu2p3ax": [],
        "lu2p3ay": [],
        "lu2p3bx": [],
        "lu2p3dx": [],
        "lu2p3ix": [],
        "lu2p3jx": [],
        "lu4p3ax": [],
        "lu4p3ay": [],
        "lu4p3bx": [],
        "lu4p3dx": [],
        "lu4p3ix": [],
        "lu4p3jx": [],
        "rom256x1": [],
        "rom128x1": [],
        "rom64x1": [],
        "rom32x1": [],
        "rom16x1": [],
        "dpr16x2b": [],
        "spr16x2b": [],
        "MULT18X18": [],
        "dp8ka": [],
        "sp8ka": [],
        "pdp8ka": [],
        "eclipse_sim_ram": [],
        "RAM128X18_25um": [],
        "RAM256X9_25um": [],
        "RAM512X4_25um": [],
        "RAM1024X2_25um": [],
        "port": [
            "sram_bw",
            "sram_bw",
            "where",
            "where",
            "where",
            "where",
            "where",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "port",
            "to",
            "to",
            "to",
            "to",
            "to",
            "to"
        ],
        "ICMT3V": [
            "port"
        ],
        "ICMT3VPU": [
            "port",
            "port",
            "port"
        ],
        "ICMT3VPD": [
            "port",
            "port",
            "port"
        ],
        "ISTRT3V": [
            "port",
            "port",
            "port"
        ],
        "OCM3V4": [
            "port",
            "port",
            "port"
        ],
        "OCM3V12": [
            "port",
            "port",
            "port"
        ],
        "OCM3V24": [
            "port",
            "port",
            "port"
        ],
        "OCMTR4": [
            "port",
            "port",
            "port"
        ],
        "OCMTR12": [
            "port",
            "port",
            "port"
        ],
        "OCMTR24": [
            "port",
            "port",
            "port"
        ],
        "BICM3V4": [
            "port",
            "port",
            "port"
        ],
        "BICM3V12": [
            "port",
            "port",
            "port"
        ],
        "BICM3V24": [
            "port",
            "port",
            "port"
        ],
        "LVDS_Receiver": [
            "port",
            "port"
        ],
        "LVDS_Driver": [
            "port",
            "port"
        ],
        "LVDS_Biasmodule": [
            "port",
            "port"
        ],
        "UMC_SIM_SRAM": [
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is"
        ],
        "SRAM_2048wx32b": [
            "port"
        ],
        "SRAM_1024wx32b": [
            "port"
        ],
        "SRAM_512wx32b": [
            "port"
        ],
        "SRAM_256wx32b": [
            "port"
        ],
        "SRAM_128wx32b": [
            "port"
        ],
        "SRAM_64wx32b": [
            "port"
        ],
        "SRAM_32wx32b": [
            "port"
        ],
        "SRAM_2048wx40b": [
            "port"
        ],
        "SRAM_1024wx40b": [
            "port"
        ],
        "SRAM_512wx40b": [
            "port"
        ],
        "SRAM_256wx40b": [
            "port"
        ],
        "SRAM_128wx40b": [
            "port"
        ],
        "SRAM_64wx40b": [
            "port"
        ],
        "SRAM_32wx40b": [
            "port"
        ],
        "virage_syncram_sim": [],
        "virage_2pram_sim": [],
        "virage_dpram_sim": [],
        "hdss1_128x32cm4sw0ab": [],
        "hdss1_256x32cm4sw0ab": [],
        "hdss1_512x32cm4sw0ab": [],
        "hdss1_512x38cm4sw0ab": [],
        "hdss1_1024x32cm4sw0ab": [],
        "hdss1_2048x32cm8sw0ab": [],
        "hdss1_4096x36cm8sw0ab": [],
        "hdss1_16384x8cm16sw0": [],
        "rfss2_136x32cm2sw0ab": [],
        "rfss2_136x40cm2sw0ab": [],
        "rfss2_168x32cm2sw0ab": [],
        "hdss2_64x32cm4sw0ab": [],
        "hdss2_128x32cm4sw0ab": [],
        "hdss2_256x32cm4sw0ab": [],
        "hdss2_512x32cm4sw0ab": [],
        "hdss2_512x38cm4sw0ab": [],
        "hdss2_8192x8cm16sw0ab": [],
        "altera_pll": [],
        "clkgen_altera_mf": [],
        "altera_syncram_dp": [],
        "altera_syncram": [],
        "altera_syncram128bw": [],
        "altera_syncram256bw": [],
        "altera_fifo_dp": [],
        "altera_tap": [],
        "atc18_inpad": [],
        "atc18_iopad": [],
        "atc18_outpad": [],
        "atc18_toutpad": [],
        "atc18_clkpad": [],
        "cyclone3_pll": [],
        "clkgen_cycloneiii": [],
        "altdqs_cyciii_adqs_n7i2": [],
        "altdqs_cyciii": [],
        "cycloneiii_ddr_phy": [],
        "aclkout": [],
        "actrlout": [],
        "admout": [],
        "adqin": [],
        "adqout": [],
        "adqsin": [],
        "adqsout": [],
        "apll": [],
        "mul_dw": [],
        "dw_mul_61x61": [],
        "ec_oddr_reg": [],
        "EC_RAMB8_S1_S1": [],
        "EC_RAMB8_S2_S2": [],
        "EC_RAMB8_S4_S4": [],
        "EC_RAMB8_S9_S9": [],
        "EC_RAMB8_S18_S18": [],
        "EC_RAMB8_S1": [],
        "EC_RAMB8_S2": [],
        "EC_RAMB8_S4": [],
        "EC_RAMB8_S9": [],
        "EC_RAMB8_S18": [],
        "EC_RAMB8_S36": [],
        "ec_syncram": [],
        "ec_syncram_dp": [],
        "eclipse_syncram_2p": [],
        "gen_iddr_reg": [],
        "gen_oddr_reg": [],
        "generic_ddr_phy_wo_pads": [],
        "generic_ddr2_phy_wo_pads": [],
        "ddrphy_datapath": [],
        "generic_fifo": [],
        "clkswitch": [],
        "generic_lpddr2phy_wo_pads": [],
        "generic_syncram": [],
        "generic_syncram_reg": [],
        "generic_syncram_2p": [],
        "generic_syncram_2p_reg": [],
        "generic_regfile_3p": [],
        "generic_regfile_4p": [],
        "gen_mul_61x61": [],
        "gen_mult_pipe": [],
        "sim_pll": [],
        "cdcbus": [],
        "clkand": [],
        "clkrand": [],
        "clkgen": [],
        "clkinv": [],
        "clkmux": [],
        "clkpad": [],
        "clkpad_ds": [],
        "cpu_disas_net": [],
        "fpu_disas_net": [],
        "ddr_ireg": [],
        "ddr_oreg": [],
        "ddrphy": [],
        "ddrphy_wo_pads": [],
        "ddrpads": [],
        "ddr2pads": [],
        "ddr2phy": [],
        "ddr2phy_wo_pads": [],
        "lpddr2phy_wo_pads": [],
        "grfpw_net": [],
        "grmux2": [],
        "grmux2v": [],
        "grdff": [],
        "gror2": [],
        "grand12": [],
        "grnand2": [],
        "grlfpw_net": [],
        "grpci2_phy_net": [],
        "inpad": [],
        "inpadv": [],
        "inpad_ddr": [],
        "inpad_ddrv": [],
        "inpad_ds": [],
        "inpad_dsv": [],
        "iodpad": [],
        "iodpadv": [],
        "iopad": [],
        "iopadv": [],
        "iopadvv": [],
        "iopad_ddr": [],
        "iopad_ddrv": [],
        "iopad_ddrvv": [],
        "iopad_ds": [],
        "iopad_dsv": [],
        "iopad_dsvv": [],
        "iopad_tm": [],
        "iopad_tmvv": [],
        "leon3_net": [],
        "leon4_net": [],
        "lvds_combo": [],
        "memrwcol": [],
        "mul_61x61": [],
        "nandtree": [],
        "odpad": [],
        "odpadv": [],
        "outpad": [],
        "outpadv": [],
        "outpad_ddr": [],
        "outpad_ddrv": [],
        "outpad_ds": [],
        "outpad_dsv": [],
        "regfile_3p": [],
        "ringosc": [],
        "scanregi": [],
        "scanrego": [],
        "scanregto": [],
        "scanregio": [],
        "sdram_phy": [],
        "serdes": [],
        "skew_outpad": [],
        "spictrl_net": [],
        "syncfifo_2p": [],
        "syncram": [],
        "syncram128": [],
        "syncram128bw": [],
        "syncram156bw": [],
        "syncram256bw": [],
        "syncram64": [],
        "syncram_2p": [],
        "syncram_2pbw": [],
        "syncram_dp": [],
        "syncrambw": [],
        "syncreg": [],
        "system_monitor": [],
        "tap": [],
        "techbuf": [],
        "techmult": [],
        "toutpad": [],
        "toutpadv": [],
        "toutpadvv": [],
        "toutpad_ds": [],
        "toutpad_dsv": [],
        "toutpad_dsvv": [],
        "toutpad_tm": [],
        "toutpad_tmvv": [],
        "clkgen_saed32": [],
        "clkand_saed32": [],
        "clkmux_saed32": [],
        "clkinv_saed32": [],
        "saed32_syncram": [],
        "saed32_syncram_dp": [],
        "saed32_syncram_2p": [],
        "saed32_inpad": [],
        "saed32_iopad": [],
        "saed32_outpad": [],
        "saed32_toutpad": [],
        "stratix2_pll": [],
        "clkgen_stratixii": [],
        "altdqs_stxii": [],
        "altdq_stxii": [],
        "stratixii_ddr_phy": [],
        "stratixii_ddr2_phy": [],
        "stratix3_pll": [],
        "clkgen_stratixiii": [],
        "stratixiii_ddr2_phy": [],
        "serdes_stratixiii": [],
        "bidir_dq_iobuf_inst_iobuf_bidir_8jr": [],
        "bidir_dq_iobuf_inst": [],
        "bidir_dqs_iobuf_inst_iobuf_bidir_fkv": [],
        "bidir_dqs_iobuf_inst": [],
        "dq_dqs_inst": [],
        "output_dqs_iobuf_inst_iobuf_out_sdp": [],
        "output_dqs_iobuf_inst": [],
        "uniphy_ddr2_phy": [],
        "stratixv_pll": [],
        "clkgen_stratixv": [],
        "umc_syncram": [],
        "umc_inpad": [],
        "umc_iopad": [],
        "umc_outpad": [],
        "umc_toutpad": [],
        "umc_lvds_combo": [],
        "clkbuf_xilinx": [],
        "clkmux_xilinx": [],
        "clkgen_virtex5": [],
        "clkgen_virtex7": [],
        "clkand_unisim": [],
        "clkmux_unisim": [],
        "virtex4_ddr_phy": [],
        "virtex2_ddr_phy": [],
        "spartan3e_ddr_phy": [],
        "virtex5_ddr2_phy_wo_pads": [],
        "spartan3a_ddr2_phy": [],
        "spartan6_ddr2_phy_wo_pads": [],
        "unisim_iddr_reg": [],
        "unisim_oddr_reg": [],
        "oddrv2": [],
        "oddrc3e": [],
        "unisim_syncram": [],
        "unisim_syncram_dp": [],
        "unisim_syncram_2p": [],
        "unisim_syncram64": [],
        "unisim_syncram128": [],
        "unisim_syncram128bw": [],
        "unisim_syncram_be": [],
        "virtex4_mul_61x61": [],
        "virtex6_mul_61x61": [],
        "unisim_inpad": [],
        "unisim_iopad": [],
        "unisim_outpad": [],
        "unisim_toutpad": [],
        "unisim_skew_outpad": [],
        "unisim_clkpad": [],
        "unisim_inpad_ds": [],
        "unisim_clkpad_ds": [],
        "virtex4_inpad_ds": [],
        "virtex4_clkpad_ds": [],
        "unisim_iopad_ds": [],
        "unisim_outpad_ds": [],
        "spictrl_unisim": [],
        "sysmon_virtex5": [],
        "virtex_tap": [],
        "virtex2_tap": [],
        "spartan3_tap": [],
        "virtex4_tap": [],
        "virtex5_tap": [],
        "virtex6_tap": [],
        "spartan6_tap": [],
        "virtex7_tap": [],
        "kintex7_tap": [],
        "artix7_tap": [],
        "virage_syncram": [],
        "virage_syncram_dp": [],
        "virage_syncram_2p": [],
        "clkgen_virtex": [],
        "clkgen_virtex2": [],
        "clkmul_virtex2": [],
        "clkgen_spartan3": [],
        "virtex_syncram": [],
        "virtex_syncram_dp": [],
        "to": [
            "sample_point"
        ],
        "serdes_unisim": [],
        "async_dprc": [],
        "d2prc": [],
        "d2prc_edac": [],
        "dprc": [],
        "sync_dprc": [],
        "gaisler_cpu_disas": [],
        "supports": [],
        "has": [],
        "grtestmod": []
    },
    "module_graph_inverse": {
        "mig_interface_model": [],
        "i2c_slave_model": [],
        "body": [],
        "mobile_sdr": [],
        "clean_rst": [],
        "is": [
            "ge_1000baseX_sync",
            "ge_1000baseX_rx",
            "clean_rst",
            "clean_rst",
            "clean_rst",
            "ge_1000baseX",
            "encoder_8b10b",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM",
            "UMC_SIM_SRAM"
        ],
        "decoder_8b10b": [],
        "encoder_8b10b": [],
        "ge_1000baseX": [],
        "802": [],
        "ge_1000baseX_an": [],
        "ge_1000baseX_mdio": [],
        "ge_1000baseX_rx": [],
        "ge_1000baseX_sync": [],
        "ge_1000baseX_test": [],
        "ge_1000baseX_tx": [],
        "sld_virtual_jtag": [],
        "ddr3ctrl1": [],
        "lpddr2ctrl1": [],
        "syspll1": [],
        "ddr2ctrl": [],
        "uniphy": [],
        "ddr3controller": [],
        "ahbfile": [],
        "leon3mp": [],
        "testbench": [],
        "ahbrom": [],
        "clkgen_c5ekit": [],
        "ddr3if": [],
        "lpddr2if": [],
        "rev": [
            "is"
        ],
        "apblcd": [],
        "clkgen_de2": [],
        "mt48lc16m16a2": [],
        "sdctrl16": [],
        "smc_mctrl": [],
        "altera_eek_clkgen": [],
        "serializer": [],
        "bschain": [],
        "core": [],
        "core_clock_mux": [],
        "leon3core": [],
        "pads": [],
        "spw_lvttl_pads": [],
        "testbench_netlist": [],
        "mctrl_avnet": [],
        "ahb2mig_avnet_eval": [],
        "clkgate": [],
        "vga2tmds": [],
        "vga_clkgen": [],
        "fir_ahb_dma_apb": [],
        "fir": [],
        "ahb2axi": [],
        "leon3_zedboard_stub": [],
        "lfclkgen": [],
        "ahb2mig_grxc6s_2p": [],
        "svga2ch7301c": [],
        "nuhosp3": [],
        "clkgen_de0": [],
        "pll_125": [],
        "ddr3ctrl": [],
        "ddr_dummy": [],
        "ahb2mig_ml50x": [],
        "sram_bw": [
            "svga2ch7301c",
            "port",
            "port"
        ],
        "ahb2mig_ml605": [],
        "gtxclk": [],
        "ahb2mig_sp601": [],
        "ahb2mig_sp605": [],
        "dmactrl": [],
        "pciahbmst": [],
        "axi_mig_7series": [],
        "where": [
            "port",
            "port",
            "port",
            "port",
            "port"
        ],
        "sgmii_vc707": [],
        "leon3_zc702_stub": [],
        "ahb2mig_ztex": [],
        "cy7c1354": [],
        "CY7C1380D": [],
        "mctrl": [],
        "pci_arb": [],
        "pciarb": [],
        "eth_ahb_mst": [],
        "eth_edcl_ahb_mst": [],
        "eth_rstgen": [],
        "greth_rx": [],
        "greth_tx": [],
        "grethc": [],
        "greth_gbit_gen": [],
        "greth_gen": [],
        "idt7202": [],
        "m25p80": [],
        "s25fl064a": [],
        "ahbtbm": [],
        "ahbtbs": [],
        "div32": [],
        "mul32": [],
        "ahb2axi3b": [],
        "ahb2axi4b": [],
        "ahb2axi_l": [],
        "ahb2axib": [],
        "ahbm2axi": [],
        "ahbm2axi3": [],
        "ahbm2axi4": [],
        "axinullslv": [],
        "can_mc": [],
        "can_mod": [],
        "can_oc": [],
        "can_rd": [],
        "canmux": [],
        "ahb2avl_async": [],
        "ahb2avl_async_be": [],
        "ahb2axi_mig_7series": [],
        "ahb2mig_7series": [],
        "ahb2mig_7series_cpci_xc7k": [],
        "ahb2mig_7series_ddr2_dq16_ad13_ba3": [],
        "ahb2mig_7series_ddr3_dq16_ad15_ba3": [],
        "ddr1spax": [],
        "ddr1spax_ddr": [],
        "ddr2buf": [],
        "ddr2spa": [],
        "ddr2spax": [],
        "ddr2spax_ahb": [],
        "ddr2spax_ddr": [],
        "ddrphy_wrap": [],
        "ddrphy_wrap_cbd": [],
        "ddrphy_wrap_cbd_wo_pads": [],
        "ddr2phy_wrap": [],
        "ddr2phy_wrap_cbd": [],
        "ddr2phy_wrap_cbd_wo_pads": [],
        "lpddr2phy_wrap_cbd_wo_pads": [],
        "ddrspa": [],
        "gr1553b_nlw": [],
        "gr1553b_pads": [],
        "gr1553b_stdlogic": [],
        "simtrans1553_single": [],
        "simtrans1553": [],
        "apbmem": [],
        "grdmac": [],
        "grdmac_1p": [],
        "grdmac_ahbmst": [],
        "grdmac_alignram": [],
        "greth": [],
        "greth_gbit": [],
        "greth_gbit_mb": [],
        "greth_mb": [],
        "grethm": [],
        "grethm_mb": [],
        "greths": [],
        "greths_mb": [],
        "comma_detect": [],
        "elastic_buffer": [],
        "gmii_to_mii": [],
        "rgmii": [],
        "sgmii": [],
        "word_aligner": [],
        "i2c2ahb": [],
        "i2c2ahb_apb": [],
        "i2c2ahb_apb_gen": [],
        "i2c2ahb_gen": [],
        "i2c2ahbx": [],
        "i2cmst": [],
        "i2cmst_gen": [],
        "i2cslv": [],
        "irqmp": [],
        "ahbjtag": [],
        "ahbjtag_bsd": [],
        "bscanregs": [],
        "bscanregsbd": [],
        "jtagcom": [],
        "jtagcom2": [],
        "cpu_disasx": [],
        "grfpushwx": [],
        "component": [
            "is",
            "tbufmem",
            "is",
            "leon3s",
            "leon3cg",
            "is",
            "leon3sh",
            "dsu3",
            "dsu3x",
            "dsu3_mb",
            "is",
            "l3stat",
            "is",
            "leon3x",
            "cpu_disasx",
            "tbufmem_2p"
        ],
        "cachemem": [],
        "cmvalidbits": [],
        "dsu3": [],
        "dsu3_mb": [],
        "dsu3x": [],
        "grfpwx": [],
        "grfpwxsh": [],
        "grlfpwx": [],
        "iu3": [],
        "l3stat": [],
        "leon3cg": [],
        "leon3s": [],
        "leon3sh": [],
        "leon3x": [],
        "between": [],
        "mmu_acache": [],
        "mmu_cache": [],
        "mmu_dcache": [],
        "mmu_icache": [],
        "proc3": [],
        "regfile_3p_l3": [],
        "tbufmem": [],
        "tbufmem_2p": [],
        "sdctrl": [],
        "sdctrl64": [],
        "sdmctrl": [],
        "srctrl": [],
        "ahb_mst_iface": [],
        "ahbdma": [],
        "ahbdpram": [],
        "ahbmmux": [],
        "ahbram": [],
        "ahbsmux": [],
        "ahbstat": [],
        "ahbtrace": [],
        "ahbtrace_mb": [],
        "ahbtrace_mmb": [],
        "apb3cdc": [],
        "apbps2": [],
        "apbvga": [],
        "charrom": [],
        "gptimer": [],
        "gracectrl": [],
        "grgpio": [],
        "grgprbank": [],
        "grgpreg": [],
        "grsysmon": [],
        "logan": [],
        "rstgen": [],
        "svgactrl": [],
        "pcipads": [],
        "iotgen": [
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is"
        ],
        "grpci2": [],
        "grpci2_ahb_mst": [],
        "grpci2_phy": [],
        "grpci2_phy_wrapper": [],
        "grpci2_gen": [],
        "pt_pci_arb": [],
        "pt_pci_master": [],
        "pt_pci_monitor": [],
        "pt_pci_target": [],
        "ahbram_sim": [],
        "with": [],
        "for": [
            "is",
            "is"
        ],
        "connected": [],
        "can": [],
        "ahbrep": [],
        "aximem": [],
        "axirep": [],
        "ddr2ram": [],
        "ddr3ram": [],
        "ddrram": [],
        "delay_wire": [],
        "phy": [],
        "pwm_check": [],
        "sdrtestmod": [],
        "ser_phy": [],
        "sram": [],
        "sram16": [],
        "spi2ahb": [],
        "spi2ahb_apb": [],
        "spi2ahbx": [],
        "spi_flash": [],
        "spictrl": [],
        "spictrlx": [],
        "spimctrl": [],
        "mmu": [],
        "mmulru": [],
        "mmulrue": [],
        "mmutlb": [],
        "mmutlbcam": [],
        "mmutw": [],
        "leon_dsu_stat_base": [],
        "ahbuart": [],
        "apbuart": [],
        "dcom": [],
        "dcom_uart": [],
        "ahbctrl": [],
        "ahbmst": [],
        "apbctrl": [],
        "apbctrldp": [],
        "apbctrlsp": [],
        "apbctrlx": [],
        "ahbdefmst": [],
        "DMA2AHB": [],
        "synciotest": [],
        "FLIPFLOP": [],
        "PP_LOW": [],
        "PP_MIDDLE": [],
        "PP_HIGH": [],
        "R_GATE": [],
        "DECODER": [],
        "FULL_ADDER": [],
        "HALF_ADDER": [],
        "INVBLOCK": [],
        "XXOR1": [],
        "BLOCK0": [],
        "BLOCK1": [],
        "BLOCK2": [],
        "BLOCK1A": [],
        "BLOCK2A": [],
        "PRESTAGE_64": [],
        "DBLC_0_64": [],
        "DBLC_1_64": [],
        "DBLC_2_64": [],
        "DBLC_3_64": [],
        "DBLC_4_64": [],
        "DBLC_5_64": [],
        "XORSTAGE_64": [],
        "DBLCTREE_64": [],
        "DBLCADDER_64_64": [],
        "XXOR2": [],
        "DBLC_0_32": [],
        "DBLC_1_32": [],
        "DBLC_2_32": [],
        "DBLC_3_32": [],
        "DBLC_4_32": [],
        "XORSTAGE_32": [],
        "PRESTAGE_32": [],
        "DBLCTREE_32": [],
        "DBLCADDER_32_32": [],
        "PRESTAGE_128": [],
        "DBLC_0_128": [],
        "DBLC_1_128": [],
        "DBLC_2_128": [],
        "DBLC_3_128": [],
        "DBLC_4_128": [],
        "DBLC_5_128": [],
        "DBLC_6_128": [],
        "XORSTAGE_128": [],
        "DBLCTREE_128": [],
        "DBLCADDER_128_128": [],
        "BOOTHCODER_18_18": [],
        "WALLACE_18_18": [],
        "MULTIPLIER_18_18": [],
        "BOOTHCODER_34_10": [],
        "WALLACE_34_10": [],
        "MULTIPLIER_34_10": [],
        "MUL_33_9": [],
        "BOOTHCODER_34_18": [],
        "WALLACE_34_18": [],
        "MULTIPLIER_34_18": [],
        "MUL_33_17": [],
        "BOOTHCODER_34_34": [],
        "WALLACE_34_34": [],
        "MULTIPLIER_34_34": [],
        "MUL_33_33": [],
        "ADD32": [],
        "MUL_17_17": [],
        "cpu_disas": [],
        "fpu_disas": [],
        "StdIO_TB": [],
        "report_version": [],
        "report_design": [],
        "VHDL_BURST_CORE": [],
        "G880E18BT": [],
        "sample_point": [
            "is",
            "to",
            "can_acf",
            "can_crc",
            "can_fifo",
            "can_ibo",
            "sample_point",
            "sample_point",
            "can_register",
            "can_register_asyn",
            "can_register_asyn_syn",
            "sample_point",
            "can_bsp",
            "can_btl",
            "can_registers"
        ],
        "rx_idle": [],
        "only": [],
        "SIGNAL": [],
        "i_can_btl": [],
        "can_acf": [],
        "can_btl": [],
        "can_fifo": [],
        "can_crc": [],
        "can_ibo": [],
        "can_bsp": [],
        "can_register": [],
        "can_register_asyn": [],
        "can_register_asyn_syn": [],
        "can_register_syn": [],
        "can_registers": [],
        "can_top": [],
        "i2c_master_bit_ctrl": [],
        "i2c_master_byte_ctrl": [],
        "grspw2_gen": [],
        "grspw_codec_gen": [],
        "grspw_gen": [],
        "pc33d00z": [],
        "pc33d00uz": [],
        "pc33d20z": [],
        "pc33d20uz": [],
        "pt33o01z": [],
        "pt33o02z": [],
        "pt33o04z": [],
        "pt33o08z": [],
        "pt33t01z": [],
        "pt33t02z": [],
        "pt33t04z": [],
        "pt33t08z": [],
        "pt33t01uz": [],
        "pt33t02uz": [],
        "pt33t04uz": [],
        "pt33b01z": [],
        "pt33b02z": [],
        "pt33b08z": [],
        "pt33b04z": [],
        "pt33b01uz": [],
        "pt33b02uz": [],
        "pt33b08uz": [],
        "pt33b04uz": [],
        "pp33o01z": [],
        "pp33b01z": [],
        "pp33t01z": [],
        "DW_mult_pipe": [],
        "DW02_mult": [],
        "DW02_mult_2_stage": [],
        "SC_BRAM_16K_L": [],
        "SC_BRAM_16K_L_SYNC": [],
        "SC_BRAM_PDP_16K_L": [],
        "READ_POINTER_CTRL": [],
        "WRITE_POINTER_CTRL": [],
        "FLAG_LOGIC": [],
        "SC_FIFO_16K_L": [],
        "READ_POINTER_CTRL_V2": [],
        "WRITE_POINTER_CTRL_V2": [],
        "FLAG_LOGIC_V2": [],
        "SC_FIFO_V2_16K_L": [],
        "SC_DPRAM_16K_L": [],
        "SC_PDPRAM_16K_L": [],
        "SC_SPRAM_16K_L": [],
        "fifo_dc": [],
        "fifo_dcx": [],
        "ram_dp": [],
        "ram_dp_true": [],
        "ram_dq": [],
        "rom": [],
        "gsr": [],
        "pur": [],
        "fd1p3ax": [],
        "fd1p3ay": [],
        "fd1p3bx": [],
        "fd1p3dx": [],
        "fd1p3ix": [],
        "fd1p3jx": [],
        "fd1s1a": [],
        "fd1s1ay": [],
        "fd1s1b": [],
        "fd1s1d": [],
        "fd1s1i": [],
        "fd1s1j": [],
        "fd1s3ax": [],
        "fd1s3ay": [],
        "fd1s3bx": [],
        "fd1s3dx": [],
        "fd1s3ix": [],
        "fd1s3jx": [],
        "fl1p3ay": [],
        "fl1p3az": [],
        "fl1p3bx": [],
        "fl1p3dx": [],
        "fl1p3iy": [],
        "fl1p3jy": [],
        "fl1s1a": [],
        "fl1s1ay": [],
        "fl1s1b": [],
        "fl1s1d": [],
        "fl1s1i": [],
        "fl1s1j": [],
        "fl1s3ax": [],
        "fl1s3ay": [],
        "tsall": [],
        "bb": [],
        "bbpd": [],
        "bbpu": [],
        "bbw": [],
        "ib": [],
        "ibpd": [],
        "ibpu": [],
        "ifs1p3bx": [],
        "ifs1p3dx": [],
        "ifs1p3ix": [],
        "ifs1p3jx": [],
        "ifs1s1b": [],
        "ifs1s1d": [],
        "ifs1s1i": [],
        "ifs1s1j": [],
        "ilf2p3bx": [],
        "ilf2p3dx": [],
        "ilf2p3ix": [],
        "ilf2p3iz": [],
        "ilf2p3jx": [],
        "ilf2p3jz": [],
        "ob": [],
        "obz": [],
        "obzpd": [],
        "obzpu": [],
        "obw": [],
        "ofs1p3bx": [],
        "ofs1p3dx": [],
        "ofs1p3ix": [],
        "ofs1p3jx": [],
        "ofe1p3bx": [],
        "ofe1p3dx": [],
        "ofe1p3ix": [],
        "ofe1p3jx": [],
        "ilvds": [],
        "olvds": [],
        "ORCALUT4": [],
        "ORCALUT5": [],
        "ORCALUT6": [],
        "ORCALUT7": [],
        "ORCALUT8": [],
        "ageb2": [],
        "aleb2": [],
        "aneb2": [],
        "and2": [],
        "and3": [],
        "and4": [],
        "and5": [],
        "fadd2": [],
        "fsub2": [],
        "fadsu2": [],
        "inv": [],
        "mux21": [],
        "l6mux21": [],
        "mux41": [],
        "mux81": [],
        "mux161": [],
        "mux321": [],
        "nd2": [],
        "nd3": [],
        "nd4": [],
        "nd5": [],
        "nr2": [],
        "nr3": [],
        "nr4": [],
        "nr5": [],
        "or2": [],
        "or3": [],
        "or4": [],
        "or5": [],
        "pfumx": [],
        "strtup": [],
        "vhi": [],
        "vlo": [],
        "xnor2": [],
        "xnor3": [],
        "xnor4": [],
        "xnor5": [],
        "xor2": [],
        "xor3": [],
        "xor4": [],
        "xor5": [],
        "xor11": [],
        "xor21": [],
        "bufba": [],
        "dcs": [],
        "GENERIC_PLLB": [],
        "EPLLB": [],
        "EHXPLLB": [],
        "MULT2": [],
        "iddrxb": [],
        "ODDRXB": [],
        "DQSDLL": [],
        "dqsbufb": [],
        "CCU2": [],
        "buf": [],
        "cd2": [],
        "cu2": [],
        "cb2": [],
        "lb2p3ax": [],
        "lb2p3ay": [],
        "lb2p3bx": [],
        "lb2p3dx": [],
        "lb2p3ix": [],
        "lb2p3jx": [],
        "lb4p3ax": [],
        "lb4p3ay": [],
        "lb4p3bx": [],
        "lb4p3dx": [],
        "lb4p3ix": [],
        "lb4p3jx": [],
        "ld2p3ax": [],
        "ld2p3ay": [],
        "ld2p3bx": [],
        "ld2p3dx": [],
        "ld2p3ix": [],
        "ld2p3jx": [],
        "ld4p3ax": [],
        "ld4p3ay": [],
        "ld4p3bx": [],
        "ld4p3dx": [],
        "ld4p3ix": [],
        "ld4p3jx": [],
        "lu2p3ax": [],
        "lu2p3ay": [],
        "lu2p3bx": [],
        "lu2p3dx": [],
        "lu2p3ix": [],
        "lu2p3jx": [],
        "lu4p3ax": [],
        "lu4p3ay": [],
        "lu4p3bx": [],
        "lu4p3dx": [],
        "lu4p3ix": [],
        "lu4p3jx": [],
        "rom256x1": [],
        "rom128x1": [],
        "rom64x1": [],
        "rom32x1": [],
        "rom16x1": [],
        "dpr16x2b": [],
        "spr16x2b": [],
        "MULT18X18": [],
        "dp8ka": [],
        "sp8ka": [],
        "pdp8ka": [],
        "eclipse_sim_ram": [],
        "RAM128X18_25um": [],
        "RAM256X9_25um": [],
        "RAM512X4_25um": [],
        "RAM1024X2_25um": [],
        "port": [
            "ICMT3VPU",
            "ICMT3VPD",
            "ISTRT3V",
            "OCM3V4",
            "OCM3V12",
            "OCM3V24",
            "OCMTR4",
            "OCMTR12",
            "OCMTR24",
            "BICM3V4",
            "BICM3V12",
            "BICM3V24",
            "LVDS_Driver",
            "LVDS_Receiver",
            "LVDS_Biasmodule",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "SRAM_2048wx32b",
            "SRAM_1024wx32b",
            "SRAM_512wx32b",
            "SRAM_256wx32b",
            "SRAM_128wx32b",
            "SRAM_64wx32b",
            "SRAM_32wx32b",
            "SRAM_2048wx40b",
            "SRAM_1024wx40b",
            "SRAM_512wx40b",
            "SRAM_256wx40b",
            "SRAM_128wx40b",
            "SRAM_64wx40b",
            "SRAM_32wx40b",
            "ICMT3VPU",
            "ICMT3VPD",
            "ISTRT3V",
            "OCM3V4",
            "OCM3V12",
            "OCM3V24",
            "OCMTR4",
            "OCMTR12",
            "OCMTR24",
            "BICM3V4",
            "BICM3V12",
            "BICM3V24",
            "is",
            "ICMT3V",
            "ICMT3VPU",
            "ICMT3VPD",
            "ISTRT3V",
            "port",
            "port",
            "port",
            "port",
            "is",
            "BICM3V4",
            "BICM3V12",
            "BICM3V24",
            "is",
            "OCM3V4",
            "OCM3V12",
            "OCM3V24",
            "is",
            "OCMTR4",
            "OCMTR12",
            "OCMTR24",
            "is",
            "LVDS_Driver",
            "LVDS_Receiver",
            "LVDS_Biasmodule",
            "port",
            "port",
            "port",
            "port",
            "port"
        ],
        "ICMT3V": [],
        "ICMT3VPU": [],
        "ICMT3VPD": [],
        "ISTRT3V": [],
        "OCM3V4": [],
        "OCM3V12": [],
        "OCM3V24": [],
        "OCMTR4": [],
        "OCMTR12": [],
        "OCMTR24": [],
        "BICM3V4": [],
        "BICM3V12": [],
        "BICM3V24": [],
        "LVDS_Receiver": [],
        "LVDS_Driver": [],
        "LVDS_Biasmodule": [],
        "UMC_SIM_SRAM": [],
        "SRAM_2048wx32b": [],
        "SRAM_1024wx32b": [],
        "SRAM_512wx32b": [],
        "SRAM_256wx32b": [],
        "SRAM_128wx32b": [],
        "SRAM_64wx32b": [],
        "SRAM_32wx32b": [],
        "SRAM_2048wx40b": [],
        "SRAM_1024wx40b": [],
        "SRAM_512wx40b": [],
        "SRAM_256wx40b": [],
        "SRAM_128wx40b": [],
        "SRAM_64wx40b": [],
        "SRAM_32wx40b": [],
        "virage_syncram_sim": [],
        "virage_2pram_sim": [],
        "virage_dpram_sim": [],
        "hdss1_128x32cm4sw0ab": [],
        "hdss1_256x32cm4sw0ab": [],
        "hdss1_512x32cm4sw0ab": [],
        "hdss1_512x38cm4sw0ab": [],
        "hdss1_1024x32cm4sw0ab": [],
        "hdss1_2048x32cm8sw0ab": [],
        "hdss1_4096x36cm8sw0ab": [],
        "hdss1_16384x8cm16sw0": [],
        "rfss2_136x32cm2sw0ab": [],
        "rfss2_136x40cm2sw0ab": [],
        "rfss2_168x32cm2sw0ab": [],
        "hdss2_64x32cm4sw0ab": [],
        "hdss2_128x32cm4sw0ab": [],
        "hdss2_256x32cm4sw0ab": [],
        "hdss2_512x32cm4sw0ab": [],
        "hdss2_512x38cm4sw0ab": [],
        "hdss2_8192x8cm16sw0ab": [],
        "altera_pll": [],
        "clkgen_altera_mf": [],
        "altera_syncram_dp": [],
        "altera_syncram": [],
        "altera_syncram128bw": [],
        "altera_syncram256bw": [],
        "altera_fifo_dp": [],
        "altera_tap": [],
        "atc18_inpad": [],
        "atc18_iopad": [],
        "atc18_outpad": [],
        "atc18_toutpad": [],
        "atc18_clkpad": [],
        "cyclone3_pll": [],
        "clkgen_cycloneiii": [],
        "altdqs_cyciii_adqs_n7i2": [],
        "altdqs_cyciii": [],
        "cycloneiii_ddr_phy": [],
        "aclkout": [],
        "actrlout": [],
        "admout": [],
        "adqin": [],
        "adqout": [],
        "adqsin": [],
        "adqsout": [],
        "apll": [],
        "mul_dw": [],
        "dw_mul_61x61": [],
        "ec_oddr_reg": [],
        "EC_RAMB8_S1_S1": [],
        "EC_RAMB8_S2_S2": [],
        "EC_RAMB8_S4_S4": [],
        "EC_RAMB8_S9_S9": [],
        "EC_RAMB8_S18_S18": [],
        "EC_RAMB8_S1": [],
        "EC_RAMB8_S2": [],
        "EC_RAMB8_S4": [],
        "EC_RAMB8_S9": [],
        "EC_RAMB8_S18": [],
        "EC_RAMB8_S36": [],
        "ec_syncram": [],
        "ec_syncram_dp": [],
        "eclipse_syncram_2p": [],
        "gen_iddr_reg": [],
        "gen_oddr_reg": [],
        "generic_ddr_phy_wo_pads": [],
        "generic_ddr2_phy_wo_pads": [],
        "ddrphy_datapath": [],
        "generic_fifo": [],
        "clkswitch": [],
        "generic_lpddr2phy_wo_pads": [],
        "generic_syncram": [],
        "generic_syncram_reg": [],
        "generic_syncram_2p": [],
        "generic_syncram_2p_reg": [],
        "generic_regfile_3p": [],
        "generic_regfile_4p": [],
        "gen_mul_61x61": [],
        "gen_mult_pipe": [],
        "sim_pll": [],
        "cdcbus": [],
        "clkand": [],
        "clkrand": [],
        "clkgen": [],
        "clkinv": [],
        "clkmux": [],
        "clkpad": [],
        "clkpad_ds": [],
        "cpu_disas_net": [],
        "fpu_disas_net": [],
        "ddr_ireg": [],
        "ddr_oreg": [],
        "ddrphy": [],
        "ddrphy_wo_pads": [],
        "ddrpads": [],
        "ddr2pads": [],
        "ddr2phy": [],
        "ddr2phy_wo_pads": [],
        "lpddr2phy_wo_pads": [],
        "grfpw_net": [],
        "grmux2": [],
        "grmux2v": [],
        "grdff": [],
        "gror2": [],
        "grand12": [],
        "grnand2": [],
        "grlfpw_net": [],
        "grpci2_phy_net": [],
        "inpad": [],
        "inpadv": [],
        "inpad_ddr": [],
        "inpad_ddrv": [],
        "inpad_ds": [],
        "inpad_dsv": [],
        "iodpad": [],
        "iodpadv": [],
        "iopad": [],
        "iopadv": [],
        "iopadvv": [],
        "iopad_ddr": [],
        "iopad_ddrv": [],
        "iopad_ddrvv": [],
        "iopad_ds": [],
        "iopad_dsv": [],
        "iopad_dsvv": [],
        "iopad_tm": [],
        "iopad_tmvv": [],
        "leon3_net": [],
        "leon4_net": [],
        "lvds_combo": [],
        "memrwcol": [],
        "mul_61x61": [],
        "nandtree": [],
        "odpad": [],
        "odpadv": [],
        "outpad": [],
        "outpadv": [],
        "outpad_ddr": [],
        "outpad_ddrv": [],
        "outpad_ds": [],
        "outpad_dsv": [],
        "regfile_3p": [],
        "ringosc": [],
        "scanregi": [],
        "scanrego": [],
        "scanregto": [],
        "scanregio": [],
        "sdram_phy": [],
        "serdes": [],
        "skew_outpad": [],
        "spictrl_net": [],
        "syncfifo_2p": [],
        "syncram": [],
        "syncram128": [],
        "syncram128bw": [],
        "syncram156bw": [],
        "syncram256bw": [],
        "syncram64": [],
        "syncram_2p": [],
        "syncram_2pbw": [],
        "syncram_dp": [],
        "syncrambw": [],
        "syncreg": [],
        "system_monitor": [],
        "tap": [],
        "techbuf": [],
        "techmult": [],
        "toutpad": [],
        "toutpadv": [],
        "toutpadvv": [],
        "toutpad_ds": [],
        "toutpad_dsv": [],
        "toutpad_dsvv": [],
        "toutpad_tm": [],
        "toutpad_tmvv": [],
        "clkgen_saed32": [],
        "clkand_saed32": [],
        "clkmux_saed32": [],
        "clkinv_saed32": [],
        "saed32_syncram": [],
        "saed32_syncram_dp": [],
        "saed32_syncram_2p": [],
        "saed32_inpad": [],
        "saed32_iopad": [],
        "saed32_outpad": [],
        "saed32_toutpad": [],
        "stratix2_pll": [],
        "clkgen_stratixii": [],
        "altdqs_stxii": [],
        "altdq_stxii": [],
        "stratixii_ddr_phy": [],
        "stratixii_ddr2_phy": [],
        "stratix3_pll": [],
        "clkgen_stratixiii": [],
        "stratixiii_ddr2_phy": [],
        "serdes_stratixiii": [],
        "bidir_dq_iobuf_inst_iobuf_bidir_8jr": [],
        "bidir_dq_iobuf_inst": [],
        "bidir_dqs_iobuf_inst_iobuf_bidir_fkv": [],
        "bidir_dqs_iobuf_inst": [],
        "dq_dqs_inst": [],
        "output_dqs_iobuf_inst_iobuf_out_sdp": [],
        "output_dqs_iobuf_inst": [],
        "uniphy_ddr2_phy": [],
        "stratixv_pll": [],
        "clkgen_stratixv": [],
        "umc_syncram": [],
        "umc_inpad": [],
        "umc_iopad": [],
        "umc_outpad": [],
        "umc_toutpad": [],
        "umc_lvds_combo": [],
        "clkbuf_xilinx": [],
        "clkmux_xilinx": [],
        "clkgen_virtex5": [],
        "clkgen_virtex7": [],
        "clkand_unisim": [],
        "clkmux_unisim": [],
        "virtex4_ddr_phy": [],
        "virtex2_ddr_phy": [],
        "spartan3e_ddr_phy": [],
        "virtex5_ddr2_phy_wo_pads": [],
        "spartan3a_ddr2_phy": [],
        "spartan6_ddr2_phy_wo_pads": [],
        "unisim_iddr_reg": [],
        "unisim_oddr_reg": [],
        "oddrv2": [],
        "oddrc3e": [],
        "unisim_syncram": [],
        "unisim_syncram_dp": [],
        "unisim_syncram_2p": [],
        "unisim_syncram64": [],
        "unisim_syncram128": [],
        "unisim_syncram128bw": [],
        "unisim_syncram_be": [],
        "virtex4_mul_61x61": [],
        "virtex6_mul_61x61": [],
        "unisim_inpad": [],
        "unisim_iopad": [],
        "unisim_outpad": [],
        "unisim_toutpad": [],
        "unisim_skew_outpad": [],
        "unisim_clkpad": [],
        "unisim_inpad_ds": [],
        "unisim_clkpad_ds": [],
        "virtex4_inpad_ds": [],
        "virtex4_clkpad_ds": [],
        "unisim_iopad_ds": [],
        "unisim_outpad_ds": [],
        "spictrl_unisim": [],
        "sysmon_virtex5": [],
        "virtex_tap": [],
        "virtex2_tap": [],
        "spartan3_tap": [],
        "virtex4_tap": [],
        "virtex5_tap": [],
        "virtex6_tap": [],
        "spartan6_tap": [],
        "virtex7_tap": [],
        "kintex7_tap": [],
        "artix7_tap": [],
        "virage_syncram": [],
        "virage_syncram_dp": [],
        "virage_syncram_2p": [],
        "clkgen_virtex": [],
        "clkgen_virtex2": [],
        "clkmul_virtex2": [],
        "clkgen_spartan3": [],
        "virtex_syncram": [],
        "virtex_syncram_dp": [],
        "to": [
            "port",
            "port",
            "port",
            "port",
            "port",
            "port"
        ],
        "serdes_unisim": [],
        "async_dprc": [],
        "d2prc": [],
        "d2prc_edac": [],
        "dprc": [],
        "sync_dprc": [],
        "gaisler_cpu_disas": [],
        "supports": [],
        "has": [],
        "grtestmod": []
    }
}