Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\xor2x8b.vf" into library work
Parsing module <xor2x8b>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\vcc16.vf" into library work
Parsing module <vcc16>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\or2x8b.vf" into library work
Parsing module <or2x8b>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\mux8x1x8e.vf" into library work
Parsing module <M8_1E_HXILINX_mux8x1x8e>.
Parsing module <mux8x1x8e>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\mux4x1x16e.vf" into library work
Parsing module <M4_1E_HXILINX_mux4x1x16e>.
Parsing module <mux4x1x16e>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\lshift.vf" into library work
Parsing module <M2_1E_HXILINX_lshift>.
Parsing module <OR8_HXILINX_lshift>.
Parsing module <M2_1_HXILINX_lshift>.
Parsing module <lshift>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\gnd16.vf" into library work
Parsing module <gnd16>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\buf8b.vf" into library work
Parsing module <buf8b>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\and2x8b.vf" into library work
Parsing module <and2x8b>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\vcc4.vf" into library work
Parsing module <vcc4>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\ssd4d0ftb.vf" into library work
Parsing module <M4_1E_HXILINX_ssd4d0ftb>.
Parsing module <D2_4E_HXILINX_ssd4d0ftb>.
Parsing module <CB2CE_HXILINX_ssd4d0ftb>.
Parsing module <ssd4d0ftb>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\split16x4x4x4x4.vf" into library work
Parsing module <split16x4x4x4x4>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\splice8x8x16.vf" into library work
Parsing module <splice8x8x16>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\splice4x4x8.vf" into library work
Parsing module <splice4x4x8>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\regs.vf" into library work
Parsing module <FD8CE_HXILINX_regs>.
Parsing module <regs>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\pc.vf" into library work
Parsing module <CB4CLED_HXILINX_pc>.
Parsing module <pc>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\mux4x1x8e.vf" into library work
Parsing module <M4_1E_HXILINX_mux4x1x8e>.
Parsing module <mux4x1x8e>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\mux2x1x4.vf" into library work
Parsing module <M2_1_HXILINX_mux2x1x4>.
Parsing module <mux2x1x4>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\mux2x1x16e.vf" into library work
Parsing module <M2_1E_HXILINX_mux2x1x16e>.
Parsing module <mux2x1x16e>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\inst_stack.vf" into library work
Parsing module <FD16CE_HXILINX_inst_stack>.
Parsing module <M4_1E_HXILINX_inst_stack>.
Parsing module <vcc16_MUSER_inst_stack>.
Parsing module <mux4x1x16e_MUSER_inst_stack>.
Parsing module <gnd16_MUSER_inst_stack>.
Parsing module <inst_stack>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\inst_decode.vf" into library work
Parsing module <AND16_HXILINX_inst_decode>.
Parsing module <OR16_HXILINX_inst_decode>.
Parsing module <M2_1_HXILINX_inst_decode>.
Parsing module <inst_decode>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\gnd8.vf" into library work
Parsing module <gnd8>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\edetect.vf" into library work
Parsing module <edetect>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\clkdiv20k.vf" into library work
Parsing module <CD4CE_HXILINX_clkdiv20k>.
Parsing module <FTCE_HXILINX_clkdiv20k>.
Parsing module <clkdiv20k>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\clkdiv10M.vf" into library work
Parsing module <CD4CE_HXILINX_clkdiv10M>.
Parsing module <clkdiv10M>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\alu.vf" into library work
Parsing module <FD8CE_HXILINX_alu>.
Parsing module <M2_1E_HXILINX_alu>.
Parsing module <M8_1E_HXILINX_alu>.
Parsing module <NOR8_HXILINX_alu>.
Parsing module <OR8_HXILINX_alu>.
Parsing module <ADSU8_HXILINX_alu>.
Parsing module <D3_8E_HXILINX_alu>.
Parsing module <M2_1_HXILINX_alu>.
Parsing module <lshift_MUSER_alu>.
Parsing module <buf8b_MUSER_alu>.
Parsing module <mux8x1x8e_MUSER_alu>.
Parsing module <or2x8b_MUSER_alu>.
Parsing module <and2x8b_MUSER_alu>.
Parsing module <xor2x8b_MUSER_alu>.
Parsing module <alu>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" into library work
Parsing module <FD16CE_HXILINX_main>.
Parsing module <FD8CE_HXILINX_main>.
Parsing module <M2_1E_HXILINX_main>.
Parsing module <AND16_HXILINX_main>.
Parsing module <CB4CLED_HXILINX_main>.
Parsing module <M8_1E_HXILINX_main>.
Parsing module <NOR8_HXILINX_main>.
Parsing module <OR16_HXILINX_main>.
Parsing module <OR8_HXILINX_main>.
Parsing module <ADSU8_HXILINX_main>.
Parsing module <CD4CE_HXILINX_main>.
Parsing module <D3_8E_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <FTCE_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <M2_1_HXILINX_main>.
Parsing module <CB2CE_HXILINX_main>.
Parsing module <OBUFT8_HXILINX_main>.
Parsing module <clkdiv10M_MUSER_main>.
Parsing module <vcc4_MUSER_main>.
Parsing module <mux2x1x4_MUSER_main>.
Parsing module <ssd4d0ftb_MUSER_main>.
Parsing module <split16x4x4x4x4_MUSER_main>.
Parsing module <mux2x1x16e_MUSER_main>.
Parsing module <splice8x8x16_MUSER_main>.
Parsing module <inst_decode_MUSER_main>.
Parsing module <mux4x1x8e_MUSER_main>.
Parsing module <splice4x4x8_MUSER_main>.
Parsing module <clkdiv20k_MUSER_main>.
Parsing module <gnd8_MUSER_main>.
Parsing module <lshift_MUSER_main>.
Parsing module <buf8b_MUSER_main>.
Parsing module <mux8x1x8e_MUSER_main>.
Parsing module <or2x8b_MUSER_main>.
Parsing module <and2x8b_MUSER_main>.
Parsing module <xor2x8b_MUSER_main>.
Parsing module <alu_MUSER_main>.
Parsing module <regs_MUSER_main>.
Parsing module <pc_MUSER_main>.
Parsing module <edetect_MUSER_main>.
Parsing module <vcc16_MUSER_main>.
Parsing module <mux4x1x16e_MUSER_main>.
Parsing module <gnd16_MUSER_main>.
Parsing module <inst_stack_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <inst_stack_MUSER_main>.

Elaborating module <gnd16_MUSER_main>.

Elaborating module <GND>.

Elaborating module <mux4x1x16e_MUSER_main>.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <VCC>.

Elaborating module <vcc16_MUSER_main>.

Elaborating module <FD16CE_HXILINX_main>.

Elaborating module <BUF>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <edetect_MUSER_main>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <AND2B1>.

Elaborating module <pc_MUSER_main>.

Elaborating module <CB4CLED_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" Line 162: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" Line 164: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <FDP>.

Elaborating module <AND2>.

Elaborating module <mux4x1x8e_MUSER_main>.

Elaborating module <regs_MUSER_main>.

Elaborating module <FD8CE_HXILINX_main>.

Elaborating module <alu_MUSER_main>.

Elaborating module <ADSU8_HXILINX_main>.

Elaborating module <xor2x8b_MUSER_main>.

Elaborating module <XOR2>.

Elaborating module <and2x8b_MUSER_main>.

Elaborating module <or2x8b_MUSER_main>.

Elaborating module <OR2>.

Elaborating module <buf8b_MUSER_main>.

Elaborating module <mux8x1x8e_MUSER_main>.

Elaborating module <M8_1E_HXILINX_main>.

Elaborating module <NOR8_HXILINX_main>.

Elaborating module <D3_8E_HXILINX_main>.

Elaborating module <FDE(INIT=1'b0)>.

Elaborating module <lshift_MUSER_main>.

Elaborating module <M2_1_HXILINX_main>.

Elaborating module <M2_1E_HXILINX_main>.

Elaborating module <NOR5>.

Elaborating module <OR8_HXILINX_main>.

Elaborating module <gnd8_MUSER_main>.

Elaborating module <ssd4d0ftb_MUSER_main>.

Elaborating module <LUT4(INIT=16'b1110111101111100)>.

Elaborating module <LUT4(INIT=16'b1101111101110001)>.

Elaborating module <LUT4(INIT=16'b1111110101000101)>.

Elaborating module <LUT4(INIT=16'b0111101101101101)>.

Elaborating module <LUT4(INIT=16'b010111111111011)>.

Elaborating module <LUT4(INIT=16'b010011110011111)>.

Elaborating module <LUT4(INIT=16'b1101011111101101)>.

Elaborating module <CB2CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" Line 577: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <INV>.

Elaborating module <clkdiv20k_MUSER_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" Line 347: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FTCE_HXILINX_main>.

Elaborating module <mux2x1x4_MUSER_main>.

Elaborating module <vcc4_MUSER_main>.

Elaborating module <splice4x4x8_MUSER_main>.

Elaborating module <inst_decode_MUSER_main>.

Elaborating module <LUT3(INIT=8'b11010010)>.

Elaborating module <LUT3(INIT=8'b11101000)>.

Elaborating module <LUT3(INIT=8'b11100001)>.

Elaborating module <LUT3(INIT=8'b11010100)>.

Elaborating module <AND16_HXILINX_main>.

Elaborating module <OR16_HXILINX_main>.

Elaborating module <NOR3>.

Elaborating module <LUT4(INIT=16'b0101)>.

Elaborating module <LUT4(INIT=16'b1111111111110000)>.

Elaborating module <AND3>.

Elaborating module <splice8x8x16_MUSER_main>.

Elaborating module <mux2x1x16e_MUSER_main>.

Elaborating module <split16x4x4x4x4_MUSER_main>.

Elaborating module <NOR2>.

Elaborating module <AND3B1>.

Elaborating module <OBUFT8_HXILINX_main>.

Elaborating module <clkdiv10M_MUSER_main>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_90_157" for instance <XLXI_90>.
    Set property "HU_SET = XLXI_163_156" for instance <XLXI_163>.
    Set property "HU_SET = XLXI_358_158" for instance <XLXI_358>.
    Set property "HU_SET = XLXI_360_159" for instance <XLXI_360>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2704: Output port <CEO> of the instance <XLXI_163> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <inst_stack_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_51_148" for instance <XLXI_51>.
    Set property "HU_SET = XLXI_52_149" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_53_150" for instance <XLXI_53>.
    Set property "HU_SET = XLXI_54_151" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_56_152" for instance <XLXI_56>.
    Set property "HU_SET = XLXI_57_153" for instance <XLXI_57>.
    Set property "HU_SET = XLXI_58_154" for instance <XLXI_58>.
    Set property "HU_SET = XLXI_59_155" for instance <XLXI_59>.
    Summary:
	no macro.
Unit <inst_stack_MUSER_main> synthesized.

Synthesizing Unit <gnd16_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <gnd16_MUSER_main> synthesized.

Synthesizing Unit <mux4x1x16e_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_1_132" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_133" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_134" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_135" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_136" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_137" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_138" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_139" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_9_140" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_141" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_142" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_143" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_144" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_145" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_146" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_147" for instance <XLXI_16>.
    Summary:
	no macro.
Unit <mux4x1x16e_MUSER_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 426.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <vcc16_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <vcc16_MUSER_main> synthesized.

Synthesizing Unit <FD16CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

Synthesizing Unit <edetect_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <edetect_MUSER_main> synthesized.

Synthesizing Unit <pc_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_4_131" for instance <XLXI_4>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2129: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2129: Output port <TC> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pc_MUSER_main> synthesized.

Synthesizing Unit <CB4CLED_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
        TERMINAL_COUNT_UP = 4'b1111
        TERMINAL_COUNT_DOWN = 4'b0000
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_16_o_add_0_OUT> created at line 162.
    Found 4-bit subtractor for signal <GND_16_o_GND_16_o_sub_2_OUT<3:0>> created at line 164.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <CB4CLED_HXILINX_main> synthesized.

Synthesizing Unit <mux4x1x8e_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_1_78" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_79" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_80" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_81" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_82" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_83" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_84" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_85" for instance <XLXI_8>.
    Summary:
	no macro.
Unit <mux4x1x8e_MUSER_main> synthesized.

Synthesizing Unit <regs_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_1_129" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_130" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <regs_MUSER_main> synthesized.

Synthesizing Unit <FD8CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_main> synthesized.

Synthesizing Unit <alu_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_2_126" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_21_125" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_57_127" for instance <XLXI_57>.
    Set property "HU_SET = XLXI_71_128" for instance <XLXI_71>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2024: Output port <D0> of the instance <XLXI_71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2024: Output port <D3> of the instance <XLXI_71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2024: Output port <D5> of the instance <XLXI_71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2024: Output port <D6> of the instance <XLXI_71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 2024: Output port <D7> of the instance <XLXI_71> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alu_MUSER_main> synthesized.

Synthesizing Unit <ADSU8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Found 9-bit subtractor for signal <GND_23_o_GND_23_o_sub_3_OUT> created at line 300.
    Found 9-bit subtractor for signal <GND_23_o_GND_23_o_sub_4_OUT> created at line 300.
    Found 9-bit adder for signal <n0039> created at line 298.
    Found 9-bit adder for signal <BUS_0001_GND_23_o_add_1_OUT> created at line 298.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU8_HXILINX_main> synthesized.

Synthesizing Unit <xor2x8b_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <xor2x8b_MUSER_main> synthesized.

Synthesizing Unit <and2x8b_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <and2x8b_MUSER_main> synthesized.

Synthesizing Unit <or2x8b_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <or2x8b_MUSER_main> synthesized.

Synthesizing Unit <buf8b_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <buf8b_MUSER_main> synthesized.

Synthesizing Unit <mux8x1x8e_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_1_117" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_118" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_119" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_120" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_121" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_122" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_123" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_124" for instance <XLXI_8>.
    Summary:
	no macro.
Unit <mux8x1x8e_MUSER_main> synthesized.

Synthesizing Unit <M8_1E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 200.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_main> synthesized.

Synthesizing Unit <NOR8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <NOR8_HXILINX_main> synthesized.

Synthesizing Unit <D3_8E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	inferred   8 Multiplexer(s).
Unit <D3_8E_HXILINX_main> synthesized.

Synthesizing Unit <lshift_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_436_91" for instance <XLXI_436>.
    Set property "HU_SET = XLXI_437_92" for instance <XLXI_437>.
    Set property "HU_SET = XLXI_438_93" for instance <XLXI_438>.
    Set property "HU_SET = XLXI_439_94" for instance <XLXI_439>.
    Set property "HU_SET = XLXI_440_95" for instance <XLXI_440>.
    Set property "HU_SET = XLXI_441_96" for instance <XLXI_441>.
    Set property "HU_SET = XLXI_442_97" for instance <XLXI_442>.
    Set property "HU_SET = XLXI_443_98" for instance <XLXI_443>.
    Set property "HU_SET = XLXI_454_99" for instance <XLXI_454>.
    Set property "HU_SET = XLXI_455_100" for instance <XLXI_455>.
    Set property "HU_SET = XLXI_456_101" for instance <XLXI_456>.
    Set property "HU_SET = XLXI_457_102" for instance <XLXI_457>.
    Set property "HU_SET = XLXI_458_103" for instance <XLXI_458>.
    Set property "HU_SET = XLXI_459_104" for instance <XLXI_459>.
    Set property "HU_SET = XLXI_460_105" for instance <XLXI_460>.
    Set property "HU_SET = XLXI_461_106" for instance <XLXI_461>.
    Set property "HU_SET = XLXI_466_107" for instance <XLXI_466>.
    Set property "HU_SET = XLXI_467_108" for instance <XLXI_467>.
    Set property "HU_SET = XLXI_468_109" for instance <XLXI_468>.
    Set property "HU_SET = XLXI_469_110" for instance <XLXI_469>.
    Set property "HU_SET = XLXI_470_111" for instance <XLXI_470>.
    Set property "HU_SET = XLXI_471_112" for instance <XLXI_471>.
    Set property "HU_SET = XLXI_472_113" for instance <XLXI_472>.
    Set property "HU_SET = XLXI_473_114" for instance <XLXI_473>.
    Set property "HU_SET = XLXI_558_115" for instance <XLXI_558>.
    Set property "HU_SET = XLXI_645_116" for instance <XLXI_645>.
    Summary:
	no macro.
Unit <lshift_MUSER_main> synthesized.

Synthesizing Unit <M2_1_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_main> synthesized.

Synthesizing Unit <M2_1E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_main> synthesized.

Synthesizing Unit <OR8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <OR8_HXILINX_main> synthesized.

Synthesizing Unit <gnd8_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <gnd8_MUSER_main> synthesized.

Synthesizing Unit <ssd4d0ftb_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_162_57" for instance <XLXI_162>.
    Set property "HU_SET = XLXI_183_52" for instance <XLXI_183>.
    Set property "HU_SET = XLXI_184_53" for instance <XLXI_184>.
    Set property "HU_SET = XLXI_185_54" for instance <XLXI_185>.
    Set property "HU_SET = XLXI_186_55" for instance <XLXI_186>.
    Set property "HU_SET = XLXI_210_56" for instance <XLXI_210>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 804: Output port <CEO> of the instance <XLXI_162> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 804: Output port <TC> of the instance <XLXI_162> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ssd4d0ftb_MUSER_main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_49_o_add_0_OUT> created at line 577.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <clkdiv20k_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_1_86" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_14_87" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_17_88" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_22_89" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_36_90" for instance <XLXI_36>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1348: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1348: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1348: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1348: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1348: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1360: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1360: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1360: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1360: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1360: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1370: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1370: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1370: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1370: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1370: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1380: Output port <Q0> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1380: Output port <Q1> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1380: Output port <Q2> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1380: Output port <Q3> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 1380: Output port <TC> of the instance <XLXI_22> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clkdiv20k_MUSER_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_53_o_add_4_OUT> created at line 347.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <FTCE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTCE_HXILINX_main> synthesized.

Synthesizing Unit <mux2x1x4_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_144_48" for instance <XLXI_144>.
    Set property "HU_SET = XLXI_145_49" for instance <XLXI_145>.
    Set property "HU_SET = XLXI_146_50" for instance <XLXI_146>.
    Set property "HU_SET = XLXI_147_51" for instance <XLXI_147>.
    Summary:
	no macro.
Unit <mux2x1x4_MUSER_main> synthesized.

Synthesizing Unit <vcc4_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <vcc4_MUSER_main> synthesized.

Synthesizing Unit <splice4x4x8_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <splice4x4x8_MUSER_main> synthesized.

Synthesizing Unit <inst_decode_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_21_74" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_24_75" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_29_76" for instance <XLXI_29>.
    Set property "HU_SET = XLXI_30_77" for instance <XLXI_30>.
    Summary:
	no macro.
Unit <inst_decode_MUSER_main> synthesized.

Synthesizing Unit <AND16_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <AND16_HXILINX_main> synthesized.

Synthesizing Unit <OR16_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <OR16_HXILINX_main> synthesized.

Synthesizing Unit <splice8x8x16_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <splice8x8x16_MUSER_main> synthesized.

Synthesizing Unit <mux2x1x16e_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_1_58" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_59" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_60" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_61" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_62" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_63" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_64" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_65" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_9_66" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_67" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_68" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_69" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_70" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_71" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_72" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_73" for instance <XLXI_16>.
    Summary:
	no macro.
Unit <mux2x1x16e_MUSER_main> synthesized.

Synthesizing Unit <split16x4x4x4x4_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Summary:
	no macro.
Unit <split16x4x4x4x4_MUSER_main> synthesized.

Synthesizing Unit <OBUFT8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Found 1-bit tristate buffer for signal <O<7>> created at line 594
    Found 1-bit tristate buffer for signal <O<6>> created at line 594
    Found 1-bit tristate buffer for signal <O<5>> created at line 594
    Found 1-bit tristate buffer for signal <O<4>> created at line 594
    Found 1-bit tristate buffer for signal <O<3>> created at line 594
    Found 1-bit tristate buffer for signal <O<2>> created at line 594
    Found 1-bit tristate buffer for signal <O<1>> created at line 594
    Found 1-bit tristate buffer for signal <O<0>> created at line 594
    Summary:
	inferred   8 Tristate(s).
Unit <OBUFT8_HXILINX_main> synthesized.

Synthesizing Unit <clkdiv10M_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf".
    Set property "HU_SET = XLXI_1_41" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_14_42" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_17_43" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_22_44" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_25_45" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_28_46" for instance <XLXI_28>.
    Set property "HU_SET = XLXI_31_47" for instance <XLXI_31>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 616: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 616: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 616: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 616: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 616: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 628: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 628: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 628: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 628: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 628: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 638: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 638: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 638: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 638: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 638: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 648: Output port <Q0> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 648: Output port <Q1> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 648: Output port <Q2> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 648: Output port <Q3> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 648: Output port <TC> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 658: Output port <Q0> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 658: Output port <Q1> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 658: Output port <Q2> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 658: Output port <Q3> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 658: Output port <TC> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 668: Output port <Q0> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 668: Output port <Q1> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 668: Output port <Q2> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 668: Output port <Q3> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 668: Output port <TC> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 678: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 678: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 678: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 678: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Labs\10\simple-cpu\main.vf" line 678: Output port <TC> of the instance <XLXI_31> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clkdiv10M_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 2-bit adder                                           : 1
 4-bit adder                                           : 13
 4-bit subtractor                                      : 2
 9-bit addsub                                          : 2
# Registers                                            : 68
 1-bit register                                        : 57
 16-bit register                                       : 8
 8-bit register                                        : 3
# Multiplexers                                         : 383
 1-bit 2-to-1 multiplexer                              : 281
 1-bit 4-to-1 multiplexer                              : 92
 1-bit 8-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 2-bit adder                                           : 1
 4-bit adder                                           : 13
 4-bit subtractor                                      : 2
 9-bit addsub                                          : 2
# Registers                                            : 217
 Flip-Flops                                            : 217
# Multiplexers                                         : 361
 1-bit 2-to-1 multiplexer                              : 259
 1-bit 4-to-1 multiplexer                              : 92
 1-bit 8-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <inst_stack_MUSER_main> ...

Optimizing unit <FD16CE_HXILINX_main> ...

Optimizing unit <mux4x1x16e_MUSER_main> ...

Optimizing unit <FD8CE_HXILINX_main> ...

Optimizing unit <buf8b_MUSER_main> ...

Optimizing unit <mux8x1x8e_MUSER_main> ...

Optimizing unit <ssd4d0ftb_MUSER_main> ...

Optimizing unit <mux2x1x16e_MUSER_main> ...

Optimizing unit <OBUFT8_HXILINX_main> ...

Optimizing unit <splice4x4x8_MUSER_main> ...

Optimizing unit <mux4x1x8e_MUSER_main> ...

Optimizing unit <splice8x8x16_MUSER_main> ...

Optimizing unit <split16x4x4x4x4_MUSER_main> ...

Optimizing unit <XLXI_311/XLXI_144> ...

Optimizing unit <XLXI_311/XLXI_145> ...

Optimizing unit <XLXI_311/XLXI_146> ...

Optimizing unit <XLXI_311/XLXI_147> ...

Optimizing unit <main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <FJKC_HXILINX_main> ...

Optimizing unit <CB4CLED_HXILINX_main> ...

Optimizing unit <XLXI_94/XLXI_436> ...

Optimizing unit <XLXI_94/XLXI_437> ...

Optimizing unit <XLXI_94/XLXI_438> ...

Optimizing unit <XLXI_94/XLXI_439> ...

Optimizing unit <XLXI_94/XLXI_440> ...

Optimizing unit <XLXI_94/XLXI_441> ...

Optimizing unit <XLXI_94/XLXI_442> ...

Optimizing unit <XLXI_94/XLXI_443> ...

Optimizing unit <XLXI_94/XLXI_454> ...

Optimizing unit <XLXI_94/XLXI_455> ...

Optimizing unit <XLXI_94/XLXI_456> ...

Optimizing unit <XLXI_94/XLXI_457> ...

Optimizing unit <XLXI_94/XLXI_458> ...

Optimizing unit <XLXI_94/XLXI_459> ...

Optimizing unit <XLXI_94/XLXI_460> ...

Optimizing unit <XLXI_94/XLXI_461> ...

Optimizing unit <alu_MUSER_main> ...

Optimizing unit <ADSU8_HXILINX_main> ...

Optimizing unit <OR8_HXILINX_main> ...

Optimizing unit <M2_1E_HXILINX_main> ...

Optimizing unit <M8_1E_HXILINX_main> ...

Optimizing unit <D3_8E_HXILINX_main> ...

Optimizing unit <NOR8_HXILINX_main> ...

Optimizing unit <CB2CE_HXILINX_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FTCE_HXILINX_main> ...

Optimizing unit <XLXI_30> ...

Optimizing unit <XLXI_29> ...

Optimizing unit <inst_decode_MUSER_main> ...

Optimizing unit <AND16_HXILINX_main> ...

Optimizing unit <OR16_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 217
 Flip-Flops                                            : 217

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 474
#      AND2                        : 30
#      AND2B1                      : 8
#      AND3                        : 1
#      AND3B1                      : 1
#      BUF                         : 83
#      GND                         : 1
#      INV                         : 25
#      LUT2                        : 20
#      LUT3                        : 97
#      LUT4                        : 33
#      LUT5                        : 59
#      LUT6                        : 54
#      MUXCY                       : 16
#      MUXF7                       : 8
#      OR2                         : 10
#      VCC                         : 1
#      XOR2                        : 9
#      XORCY                       : 18
# FlipFlops/Latches                : 217
#      FD                          : 6
#      FDC                         : 1
#      FDCE                        : 208
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 18
#      OBUF                        : 17
#      OBUFT                       : 8
# Logical                          : 3
#      NOR2                        : 1
#      NOR3                        : 1
#      NOR5                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             217  out of  11440     1%  
 Number of Slice LUTs:                  288  out of   5720     5%  
    Number used as Logic:               288  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    505
   Number with an unused Flip Flop:     288  out of    505    57%  
   Number with an unused LUT:           217  out of    505    42%  
   Number of fully used LUT-FF pairs:     0  out of    505     0%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    102    43%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OSC                                | BUFGP                  | 217   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 25.919ns (Maximum Frequency: 38.582MHz)
   Minimum input arrival time before clock: 3.087ns
   Maximum output required time after clock: 11.502ns
   Maximum combinational path delay: 10.632ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 25.919ns (frequency: 38.582MHz)
  Total number of paths / destination ports: 237715 / 401
-------------------------------------------------------------------------
Delay:               12.959ns (Levels of Logic = 18)
  Source:            XLXI_368/XLXI_1/Q3 (FF)
  Destination:       XLXI_274/XLXI_2/Q_0 (FF)
  Source Clock:      OSC falling
  Destination Clock: OSC rising

  Data Path: XLXI_368/XLXI_1/Q3 to XLXI_274/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  Q3 (Q3)
     LUT4:I0->O            5   0.203   0.715  Mmux_TC11 (TC)
     end scope: 'XLXI_368/XLXI_1:CEO'
     begin scope: 'XLXI_368/XLXI_14:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_368/XLXI_14:CEO'
     begin scope: 'XLXI_368/XLXI_17:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_368/XLXI_17:CEO'
     begin scope: 'XLXI_368/XLXI_22:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_368/XLXI_22:CEO'
     begin scope: 'XLXI_368/XLXI_25:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_368/XLXI_25:CEO'
     begin scope: 'XLXI_368/XLXI_28:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_368/XLXI_28:CEO'
     begin scope: 'XLXI_368/XLXI_31:CE'
     LUT5:I4->O            1   0.205   0.944  CEO1 (CEO)
     end scope: 'XLXI_368/XLXI_31:CEO'
     AND2:I0->O            3   0.203   0.995  XLXI_218 (XLXN_422)
     AND2:I1->O            3   0.223   0.995  XLXI_219 (XLXN_430)
     AND2B1:I1->O          2   0.223   0.961  XLXI_324 (XLXN_515)
     AND2:I1->O            8   0.223   0.802  XLXI_274/XLXI_8 (XLXI_274/XLXN_5)
     begin scope: 'XLXI_274/XLXI_2:CE'
     FDCE:CE                   0.322          Q_0
    ----------------------------------------
    Total                     12.959ns (3.074ns logic, 9.885ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.087ns (Levels of Logic = 3)
  Source:            SW0 (PAD)
  Destination:       XLXI_3/XLXI_59/Q_0 (FF)
  Destination Clock: OSC rising

  Data Path: SW0 to XLXI_3/XLXI_59/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  SW0_IBUF (SW0_IBUF)
     BUF:I->O              2   0.568   0.616  XLXI_5 (INST<0>)
     begin scope: 'XLXI_3/XLXI_59:D<0>'
     FDCE:D                    0.102          Q_0
    ----------------------------------------
    Total                      3.087ns (1.892ns logic, 1.195ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC'
  Total number of paths / destination ports: 2112 / 25
-------------------------------------------------------------------------
Offset:              11.502ns (Levels of Logic = 12)
  Source:            XLXI_137/XLXI_4/Q0 (FF)
  Destination:       SSD_COM<3> (PAD)
  Source Clock:      OSC rising

  Data Path: XLXI_137/XLXI_4/Q0 to SSD_COM<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             53   0.447   1.932  Q0 (Q0)
     end scope: 'XLXI_137/XLXI_4:Q0'
     begin scope: 'XLXI_3/XLXI_27/XLXI_14:S0'
     LUT6:I0->O            1   0.203   0.808  Mmux_O11 (O)
     end scope: 'XLXI_3/XLXI_27/XLXI_14:O'
     begin scope: 'XLXI_3/XLXI_29/XLXI_14:D1'
     LUT5:I2->O            8   0.205   1.167  Mmux_O11 (O)
     end scope: 'XLXI_3/XLXI_29/XLXI_14:O'
     begin scope: 'XLXI_331/XLXI_24:I2'
     LUT6:I0->O            1   0.203   0.944  O1 (O1)
     LUT6:I0->O            4   0.203   1.028  O3 (O)
     end scope: 'XLXI_331/XLXI_24:O'
     NOR2:I1->O            4   0.223   0.788  XLXI_348 (XLXN_496)
     begin scope: 'XLXI_311/XLXI_147:S0'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_311/XLXI_147:O'
     OBUF:I->O                 2.571          SSD_COM_3_OBUF (SSD_COM<3>)
    ----------------------------------------
    Total                     11.502ns (4.258ns logic, 7.244ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 348 / 22
-------------------------------------------------------------------------
Delay:               10.632ns (Levels of Logic = 9)
  Source:            BTN5 (PAD)
  Destination:       SSD_Segment<6> (PAD)

  Data Path: BTN5 to SSD_Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.962  BTN5_IBUF (BTN5_IBUF)
     AND3B1:I2->O         17   0.320   1.256  XLXI_351 (XLXN_562)
     begin scope: 'XLXI_336/XLXI_8:S0'
     LUT3:I0->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_336/XLXI_8:O'
     BUF:I->O              1   0.568   0.827  XLXI_343/XLXI_8 (XLXN_553<3>)
     begin scope: 'XLXI_283/XLXI_186:D1'
     LUT6:I2->O            7   0.203   0.774  Mmux_O11 (O)
     end scope: 'XLXI_283/XLXI_186:O'
     LUT4:I3->O            1   0.567   0.579  XLXI_283/XLXI_1 (SSD_Segment_6_OBUF)
     OBUF:I->O                 2.571          SSD_Segment_6_OBUF (SSD_Segment<6>)
    ----------------------------------------
    Total                     10.632ns (5.656ns logic, 4.976ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |   14.353|   12.959|    7.184|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.61 secs
 
--> 

Total memory usage is 4517916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   66 (   0 filtered)

