Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Aug  6 15:17:17 2024
| Host         : COURIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Eje18_top_timing_summary_routed.rpt -pb Eje18_top_timing_summary_routed.pb -rpx Eje18_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Eje18_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   98          inf        0.000                      0                   98           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 4.151ns (64.377%)  route 2.297ns (35.623%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[1]/C
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DUT/inst_contBCD/salReg_reg[1]/Q
                         net (fo=5, routed)           2.297     2.716    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.732     6.448 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.448    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 3.986ns (63.250%)  route 2.316ns (36.750%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[0]/C
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_contBCD/salReg_reg[0]/Q
                         net (fo=6, routed)           2.316     2.772    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     6.302 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.302    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 4.172ns (69.435%)  route 1.836ns (30.565%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[3]/C
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DUT/inst_contBCD/salReg_reg[3]/Q
                         net (fo=3, routed)           1.836     2.255    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.753     6.008 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.008    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 4.028ns (70.446%)  route 1.690ns (29.554%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[2]/C
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_contBCD/salReg_reg[2]/Q
                         net (fo=4, routed)           1.690     2.146    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     5.718 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.718    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.594ns  (logic 2.234ns (39.934%)  route 3.360ns (60.066%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    DUT/inst_gen_ena/count_reg[1]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  DUT/inst_gen_ena/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.760    DUT/inst_gen_ena/count_reg[0]_i_11_n_0
    SLICE_X112Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.877    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X112Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.994    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X112Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.111    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X112Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.330 f  DUT/inst_gen_ena/count_reg[0]_i_15/O[0]
                         net (fo=2, routed)           0.871     3.201    DUT/inst_gen_ena/p_0_in[17]
    SLICE_X113Y123       LUT6 (Prop_lut6_I3_O)        0.295     3.496 r  DUT/inst_gen_ena/q_o_i_5/O
                         net (fo=1, routed)           1.024     4.520    DUT/inst_gen_ena/q_o_i_5_n_0
    SLICE_X113Y120       LUT6 (Prop_lut6_I1_O)        0.124     4.644 r  DUT/inst_gen_ena/q_o_i_3/O
                         net (fo=1, routed)           0.798     5.442    DUT/inst_gen_ena/q_o_i_3_n_0
    SLICE_X113Y121       LUT5 (Prop_lut5_I3_O)        0.152     5.594 r  DUT/inst_gen_ena/q_o_i_1/O
                         net (fo=1, routed)           0.000     5.594    DUT/inst_gen_ena/q_o_i_1_n_0
    SLICE_X113Y121       FDRE                                         r  DUT/inst_gen_ena/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 2.082ns (37.329%)  route 3.495ns (62.671%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    DUT/inst_gen_ena/count_reg[1]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  DUT/inst_gen_ena/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.760    DUT/inst_gen_ena/count_reg[0]_i_11_n_0
    SLICE_X112Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.877    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X112Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.994    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X112Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.111    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X112Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.330 f  DUT/inst_gen_ena/count_reg[0]_i_15/O[0]
                         net (fo=2, routed)           0.869     3.199    DUT/inst_gen_ena/p_0_in[17]
    SLICE_X113Y123       LUT6 (Prop_lut6_I3_O)        0.295     3.494 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.797     4.292    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.124     4.416 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          1.162     5.577    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  DUT/inst_gen_ena/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 2.082ns (37.329%)  route 3.495ns (62.671%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    DUT/inst_gen_ena/count_reg[1]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  DUT/inst_gen_ena/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.760    DUT/inst_gen_ena/count_reg[0]_i_11_n_0
    SLICE_X112Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.877    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X112Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.994    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X112Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.111    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X112Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.330 f  DUT/inst_gen_ena/count_reg[0]_i_15/O[0]
                         net (fo=2, routed)           0.869     3.199    DUT/inst_gen_ena/p_0_in[17]
    SLICE_X113Y123       LUT6 (Prop_lut6_I3_O)        0.295     3.494 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.797     4.292    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.124     4.416 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          1.162     5.577    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  DUT/inst_gen_ena/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 2.082ns (37.329%)  route 3.495ns (62.671%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    DUT/inst_gen_ena/count_reg[1]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  DUT/inst_gen_ena/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.760    DUT/inst_gen_ena/count_reg[0]_i_11_n_0
    SLICE_X112Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.877    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X112Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.994    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X112Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.111    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X112Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.330 f  DUT/inst_gen_ena/count_reg[0]_i_15/O[0]
                         net (fo=2, routed)           0.869     3.199    DUT/inst_gen_ena/p_0_in[17]
    SLICE_X113Y123       LUT6 (Prop_lut6_I3_O)        0.295     3.494 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.797     4.292    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.124     4.416 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          1.162     5.577    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  DUT/inst_gen_ena/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 2.082ns (37.329%)  route 3.495ns (62.671%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    DUT/inst_gen_ena/count_reg[1]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  DUT/inst_gen_ena/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.760    DUT/inst_gen_ena/count_reg[0]_i_11_n_0
    SLICE_X112Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.877    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X112Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.994    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X112Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.111    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X112Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.330 f  DUT/inst_gen_ena/count_reg[0]_i_15/O[0]
                         net (fo=2, routed)           0.869     3.199    DUT/inst_gen_ena/p_0_in[17]
    SLICE_X113Y123       LUT6 (Prop_lut6_I3_O)        0.295     3.494 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.797     4.292    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.124     4.416 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          1.162     5.577    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  DUT/inst_gen_ena/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.392ns  (logic 2.082ns (38.614%)  route 3.310ns (61.386%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    DUT/inst_gen_ena/count_reg[1]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  DUT/inst_gen_ena/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.760    DUT/inst_gen_ena/count_reg[0]_i_11_n_0
    SLICE_X112Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.877    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X112Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.994    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X112Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.111    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X112Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.330 f  DUT/inst_gen_ena/count_reg[0]_i_15/O[0]
                         net (fo=2, routed)           0.869     3.199    DUT/inst_gen_ena/p_0_in[17]
    SLICE_X113Y123       LUT6 (Prop_lut6_I3_O)        0.295     3.494 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.797     4.292    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.124     4.416 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          0.976     5.392    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  DUT/inst_gen_ena/count_reg[24]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/inst_gen_ena/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/q_o_reg/C
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/q_o_reg/Q
                         net (fo=2, routed)           0.156     0.297    DUT/inst_gen_ena/q_o
    SLICE_X113Y121       LUT5 (Prop_lut5_I0_O)        0.042     0.339 r  DUT/inst_gen_ena/q_o_i_1/O
                         net (fo=1, routed)           0.000     0.339    DUT/inst_gen_ena/q_o_i_1_n_0
    SLICE_X113Y121       FDRE                                         r  DUT/inst_gen_ena/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[11]/C
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    DUT/inst_gen_ena/count_reg[11]
    SLICE_X111Y121       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DUT/inst_gen_ena/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DUT/inst_gen_ena/count_reg[8]_i_1_n_4
    SLICE_X111Y121       FDRE                                         r  DUT/inst_gen_ena/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[15]/C
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    DUT/inst_gen_ena/count_reg[15]
    SLICE_X111Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DUT/inst_gen_ena/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DUT/inst_gen_ena/count_reg[12]_i_1_n_4
    SLICE_X111Y122       FDRE                                         r  DUT/inst_gen_ena/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[19]/C
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    DUT/inst_gen_ena/count_reg[19]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DUT/inst_gen_ena/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DUT/inst_gen_ena/count_reg[16]_i_1_n_4
    SLICE_X111Y123       FDRE                                         r  DUT/inst_gen_ena/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[23]/C
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    DUT/inst_gen_ena/count_reg[23]
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DUT/inst_gen_ena/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DUT/inst_gen_ena/count_reg[20]_i_1_n_4
    SLICE_X111Y124       FDRE                                         r  DUT/inst_gen_ena/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[3]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    DUT/inst_gen_ena/count_reg[3]
    SLICE_X111Y119       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DUT/inst_gen_ena/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    DUT/inst_gen_ena/count_reg[0]_i_2_n_4
    SLICE_X111Y119       FDRE                                         r  DUT/inst_gen_ena/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[7]/C
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    DUT/inst_gen_ena/count_reg[7]
    SLICE_X111Y120       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DUT/inst_gen_ena/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DUT/inst_gen_ena/count_reg[4]_i_1_n_4
    SLICE_X111Y120       FDRE                                         r  DUT/inst_gen_ena/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[12]/C
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    DUT/inst_gen_ena/count_reg[12]
    SLICE_X111Y122       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  DUT/inst_gen_ena/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    DUT/inst_gen_ena/count_reg[12]_i_1_n_7
    SLICE_X111Y122       FDRE                                         r  DUT/inst_gen_ena/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[16]/C
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[16]/Q
                         net (fo=2, routed)           0.117     0.258    DUT/inst_gen_ena/count_reg[16]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  DUT/inst_gen_ena/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    DUT/inst_gen_ena/count_reg[16]_i_1_n_7
    SLICE_X111Y123       FDRE                                         r  DUT/inst_gen_ena/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[20]/C
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    DUT/inst_gen_ena/count_reg[20]
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  DUT/inst_gen_ena/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    DUT/inst_gen_ena/count_reg[20]_i_1_n_7
    SLICE_X111Y124       FDRE                                         r  DUT/inst_gen_ena/count_reg[20]/D
  -------------------------------------------------------------------    -------------------





