/*
    CS/ECE 552 Spring '23
    Homework #1, Problem 1

    4-1 mux template
*/
`default_nettype none
module mux4_1(out, inputA, inputB, inputC, inputD, sel);
    output wire      out;
    input wire       inputA, inputB, inputC, inputD;
    input wire [1:0] sel;

    // YOUR CODE HERE

    wire n1, n2;

// 4-to-1 multiplexer, two levels of muxing (A or B) & (C or D)

mux2_1 Mux1(.out(n1), .InA(inputA), .InB(inputB), .S(S[0]));  //AB mux

mux2_1 Mux2(.out(n2), .InA(inputC), .InB(inputD), .S(S[0]));  //CD mux

mux2_1 Mux3(.out(out), .InA(n1), .InB(n2), .S(S[1]));  //AB or CD mux
endmodule
`default_nettype wire
