// Seed: 1116228440
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1._id_4 = 0;
  output wire id_1;
  assign id_2 = id_2;
  assign id_2 = id_2;
  localparam id_3 = 1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd70,
    parameter id_14 = 32'd13,
    parameter id_4  = 32'd26
) (
    output supply1 id_0,
    output logic id_1[1 : id_14  ?  1 : ""],
    input supply0 id_2,
    output supply0 id_3,
    input wor _id_4,
    output logic id_5,
    output wire id_6,
    input supply1 id_7,
    output logic id_8,
    output logic id_9,
    input wor id_10,
    input supply1 id_11,
    input wire _id_12,
    input uwire id_13,
    input uwire _id_14,
    input tri id_15
);
  assign id_0 = id_12 * (-1);
  logic [7:0][id_12 : -1  |  id_4] id_17[id_14 : 1 'd0];
  logic [7:0][id_12] id_18;
  module_0 modCall_1 (
      id_18,
      id_18
  );
  always begin : LABEL_0
    id_9 = id_4;
    id_9 = id_4;
    id_1 = id_11;
    begin : LABEL_1
      id_1 <= -1 + id_4;
      $unsigned(67);
      ;
      id_5 <= id_15 - -1;
      id_5 = -1'b0;
      id_8 = id_4;
    end
  end
endmodule
