Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Feb 28 16:47:41 2019
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MipsCPU_timing_summary_routed.rpt -pb MipsCPU_timing_summary_routed.pb -rpx MipsCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : MipsCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: change (HIGH)

 There are 1840 register/latch pins with no clock driven by root clock pin: fp/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_dispaly/xx/clk_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mips_pc/data_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8924 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.759        0.000                      0                   96        0.216        0.000                      0                   96        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.759        0.000                      0                   96        0.216        0.000                      0                   96        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 fp/num_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.033%)  route 3.800ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[27]/Q
                         net (fo=2, routed)           0.833     6.525    fp/num_reg[27]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.649 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.381    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.505 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.958    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.082 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.675    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.799 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.189     9.988    fp/clear
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[28]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[28]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 fp/num_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.033%)  route 3.800ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[27]/Q
                         net (fo=2, routed)           0.833     6.525    fp/num_reg[27]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.649 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.381    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.505 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.958    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.082 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.675    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.799 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.189     9.988    fp/clear
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[29]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[29]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 fp/num_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.033%)  route 3.800ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[27]/Q
                         net (fo=2, routed)           0.833     6.525    fp/num_reg[27]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.649 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.381    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.505 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.958    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.082 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.675    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.799 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.189     9.988    fp/clear
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[30]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[30]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 fp/num_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.033%)  route 3.800ns (79.967%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[27]/Q
                         net (fo=2, routed)           0.833     6.525    fp/num_reg[27]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.649 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.381    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.505 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.958    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.082 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.675    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.799 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.189     9.988    fp/clear
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[31]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 fp/num_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.952ns (20.729%)  route 3.641ns (79.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[31]/Q
                         net (fo=2, routed)           0.812     6.504    fp/num_reg[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.628 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.360    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.937    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.061 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.654    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.778 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.050     9.828    fp/clear
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[24]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[24]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 fp/num_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.952ns (20.729%)  route 3.641ns (79.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[31]/Q
                         net (fo=2, routed)           0.812     6.504    fp/num_reg[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.628 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.360    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.937    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.061 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.654    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.778 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.050     9.828    fp/clear
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[25]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 fp/num_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.952ns (20.729%)  route 3.641ns (79.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[31]/Q
                         net (fo=2, routed)           0.812     6.504    fp/num_reg[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.628 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.360    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.937    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.061 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.654    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.778 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.050     9.828    fp/clear
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[26]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[26]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 fp/num_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.952ns (20.729%)  route 3.641ns (79.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[31]/Q
                         net (fo=2, routed)           0.812     6.504    fp/num_reg[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.628 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.360    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.937    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.061 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.654    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.778 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          1.050     9.828    fp/clear
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.512    14.935    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    fp/num_reg[27]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 fp/num_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.952ns (21.320%)  route 3.513ns (78.680%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[27]/Q
                         net (fo=2, routed)           0.833     6.525    fp/num_reg[27]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.649 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.381    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.505 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.958    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.082 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.675    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.799 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          0.902     9.701    fp/clear
    SLICE_X51Y96         FDRE                                         r  fp/num_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.511    14.934    fp/cp_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  fp/num_reg[20]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    fp/num_reg[20]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 fp/num_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.952ns (21.320%)  route 3.513ns (78.680%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.236    fp/cp_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fp/num_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  fp/num_reg[27]/Q
                         net (fo=2, routed)           0.833     6.525    fp/num_reg[27]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.649 f  fp/num[0]_i_8/O
                         net (fo=1, routed)           0.732     7.381    fp/num[0]_i_8_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.505 f  fp/num[0]_i_6/O
                         net (fo=2, routed)           0.453     7.958    fp/num[0]_i_6_n_1
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.082 f  fp/num[0]_i_4__0/O
                         net (fo=1, routed)           0.593     8.675    fp/num[0]_i_4__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.799 r  fp/num[0]_i_1__0/O
                         net (fo=33, routed)          0.902     9.701    fp/clear
    SLICE_X51Y96         FDRE                                         r  fp/num_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.511    14.934    fp/cp_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  fp/num_reg[21]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    fp/num_reg[21]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mips_dispaly/xx/num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips_dispaly/xx/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.091%)  route 0.164ns (46.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.486    mips_dispaly/xx/cp_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  mips_dispaly/xx/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mips_dispaly/xx/num_reg[4]/Q
                         net (fo=3, routed)           0.164     1.792    mips_dispaly/xx/num_reg[4]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.045     1.837 r  mips_dispaly/xx/clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    mips_dispaly/xx/clk_i_1__0_n_1
    SLICE_X34Y63         FDRE                                         r  mips_dispaly/xx/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.836     2.001    mips_dispaly/xx/cp_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  mips_dispaly/xx/clk_reg/C
                         clock pessimism             -0.500     1.500    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.120     1.620    mips_dispaly/xx/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fp/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.483    fp/cp_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  fp/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fp/num_reg[3]/Q
                         net (fo=1, routed)           0.108     1.733    fp/num_reg_n_1_[3]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  fp/num_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.841    fp/num_reg[0]_i_2__0_n_5
    SLICE_X51Y91         FDRE                                         r  fp/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.999    fp/cp_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  fp/num_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    fp/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fp/num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.483    fp/cp_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  fp/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fp/num_reg[4]/Q
                         net (fo=1, routed)           0.105     1.730    fp/num_reg_n_1_[4]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  fp/num_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.845    fp/num_reg[4]_i_1__0_n_8
    SLICE_X51Y92         FDRE                                         r  fp/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.999    fp/cp_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  fp/num_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    fp/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fp/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.483    fp/cp_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  fp/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fp/num_reg[2]/Q
                         net (fo=1, routed)           0.109     1.734    fp/num_reg_n_1_[2]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  fp/num_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.845    fp/num_reg[0]_i_2__0_n_6
    SLICE_X51Y91         FDRE                                         r  fp/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.999    fp/cp_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  fp/num_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    fp/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mips_dispaly/xx/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips_dispaly/xx/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.568     1.487    mips_dispaly/xx/cp_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mips_dispaly/xx/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mips_dispaly/xx/num_reg[2]/Q
                         net (fo=1, routed)           0.109     1.738    mips_dispaly/xx/num_reg_n_1_[2]
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  mips_dispaly/xx/num_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.849    mips_dispaly/xx/num_reg[0]_i_2_n_6
    SLICE_X35Y61         FDRE                                         r  mips_dispaly/xx/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.839     2.004    mips_dispaly/xx/cp_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mips_dispaly/xx/num_reg[2]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.105     1.592    mips_dispaly/xx/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fp/num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    fp/cp_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  fp/num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  fp/num_reg[23]/Q
                         net (fo=2, routed)           0.117     1.743    fp/num_reg[23]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  fp/num_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    fp/num_reg[20]_i_1_n_5
    SLICE_X51Y96         FDRE                                         r  fp/num_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.835     2.000    fp/cp_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  fp/num_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    fp/num_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mips_dispaly/xx/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips_dispaly/xx/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.485    mips_dispaly/xx/cp_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  mips_dispaly/xx/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mips_dispaly/xx/num_reg[11]/Q
                         net (fo=2, routed)           0.117     1.744    mips_dispaly/xx/num_reg[11]
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  mips_dispaly/xx/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    mips_dispaly/xx/num_reg[8]_i_1_n_5
    SLICE_X35Y63         FDRE                                         r  mips_dispaly/xx/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.836     2.001    mips_dispaly/xx/cp_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  mips_dispaly/xx/num_reg[11]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X35Y63         FDRE (Hold_fdre_C_D)         0.105     1.590    mips_dispaly/xx/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fp/num_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.485    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fp/num_reg[31]/Q
                         net (fo=2, routed)           0.117     1.744    fp/num_reg[31]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  fp/num_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    fp/num_reg[28]_i_1_n_5
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.836     2.001    fp/cp_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  fp/num_reg[31]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.590    fp/num_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fp/num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    fp/cp_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  fp/num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  fp/num_reg[19]/Q
                         net (fo=2, routed)           0.119     1.745    fp/num_reg[19]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  fp/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    fp/num_reg[16]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  fp/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.835     2.000    fp/cp_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  fp/num_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    fp/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fp/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    fp/cp_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  fp/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  fp/clk_reg/Q
                         net (fo=2, routed)           0.175     1.824    fp/clk
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  fp/clk_i_1/O
                         net (fo=1, routed)           0.000     1.869    fp/clk_i_1_n_1
    SLICE_X50Y96         FDRE                                         r  fp/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  cp_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.835     2.000    fp/cp_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  fp/clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.604    fp/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  cp_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    fp/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91    fp/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93    fp/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93    fp/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    fp/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    fp/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    fp/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    fp/num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    fp/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    fp/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    fp/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    fp/num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    fp/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    fp/num_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    fp/num_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    fp/num_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    fp/num_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    fp/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    fp/num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    mips_dispaly/xx/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    mips_dispaly/xx/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    mips_dispaly/xx/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    mips_dispaly/xx/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    fp/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    fp/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    fp/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    fp/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    fp/num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    fp/num_reg[10]/C



