// Seed: 3301295368
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wire id_2,
    input  wand id_3,
    input  tri0 id_4,
    output tri1 id_5,
    input  wand id_6,
    output tri0 id_7,
    output tri  id_8
);
  wire  id_10;
  logic id_11;
  ;
  assign id_7 = id_3;
  assign id_7 = -1 & 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2[1 : 1],
    input wand id_3[1 : 1],
    output logic id_4,
    input uwire id_5,
    output wand id_6,
    output wand id_7
);
  assign id_7 = id_5;
  wire  id_9;
  logic id_10;
  wire id_11, id_12;
  wire id_13;
  ;
  logic id_14;
  always {1, id_12, id_12, 1} <= id_14;
  assign id_12 = id_13;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_2,
      id_3,
      id_0,
      id_7,
      id_5,
      id_7,
      id_2
  );
  always id_4 <= 1;
endmodule
