// Seed: 299178664
module module_0;
  uwire id_2 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wand  id_3,
    output tri   id_4
);
  real id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
  assign id_4[1] = ~id_3;
  wire id_7;
  tri0 id_8 = 1;
endmodule
