Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 30 23:56:57 2024
| Host         : DESKTOP-VTDBCS3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_UART_interface_control_sets_placed.rpt
| Design       : keyboard_UART_interface
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              39 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | kb_code_unit/ps2_rx_unit/n_next           | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/s_next             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[0]_3     | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[1]_2     | reset_IBUF       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[2]_1     | reset_IBUF       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[3]_0     | reset_IBUF       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/b_next_0           | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | kb_code_unit/fifo_key_unit/array_reg[3]_0 | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | kb_code_unit/fifo_key_unit/array_reg[0]_3 | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | kb_code_unit/fifo_key_unit/array_reg[1]_2 | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | kb_code_unit/fifo_key_unit/array_reg[2]_1 | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | kb_code_unit/ps2_rx_unit/b_next           | reset_IBUF       |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG |                                           | reset_IBUF       |               18 |             39 |         2.17 |
+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+


