%ifdef CONFIG
{
  "HostFeatures": ["AVX"],
  "RegData": {
    "XMM0": ["0x008000003F800000", "0x7FC000007F7FFFFF", "0", "0"],
    "XMM1": ["0x7F80000040600000", "0x00000001FF800000", "0", "0"],
    "XMM2": ["0x7E007C0000013C00", "0x0000000000000000", "0", "0"],
    "XMM3": ["0x0001FC007C004300", "0x0000000000000000", "0", "0"],
    "XMM4": ["0x7E007C0000013C00", "0x0001FC007C004300", "0", "0"],
    "XMM5": ["0x008000003F800000", "0x7FC000007F7FFFFF", "0x7F80000040600000", "0x00000001FF800000"],
    "XMM6": ["0x7E007C0000013C00", "0x0001FC007C004300", "0", "0"],
    "XMM7": ["0x7E007C0000013C00", "0x0001FC007C004300", "0", "0"]
  }
}
%endif

; Round Up

lea rdx, [rel .data]

; 128-bit

vmovapd xmm0, [rdx]
vmovapd xmm1, [rdx + 16]

; 128-bit register

vcvtps2ph xmm2, xmm0, 2
vcvtps2ph xmm3, xmm1, 2

; 128-bit memory
vcvtps2ph [rel .memarea + 0], xmm0, 2
vcvtps2ph [rel .memarea + 8], xmm1, 2
vmovapd xmm4, [rel .memarea]

; 256-bit

vmovapd ymm5, [rdx]

; 256-bit register

vcvtps2ph xmm6, ymm5, 2

; 256-bit memory

vcvtps2ph [rel .memarea + 16], ymm5, 2
vmovapd xmm7, [rel .memarea + 16]

hlt

align 4096
.data:
dd 0x3F800000, 0x00800000, 0x7F7FFFFF, 0x7FC00000 ; 1.0, FLT_MIN, FLT_MAX, QNaN
dd 0x40600000, 0x7F800000, 0xFF800000, 0x00000001 ; 3.5, +inf, -inf, FLT_TRUE_MIN

; A quaint little area for testing the store variant of VCVTPS2PH
.memarea: times 16 dq 0

