// Seed: 2305048367
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13,
    output supply1 id_14
);
  assign id_14 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6
);
  assign id_1 = id_5++;
  wire id_8;
  assign id_0 = id_8++;
  wire id_9;
  tri1 id_10 = 1;
  module_0(
      id_1, id_5, id_4, id_6, id_5, id_2, id_1, id_4, id_1, id_2, id_3, id_2, id_5, id_2, id_5
  );
  wire id_11;
endmodule
