TimeQuest Timing Analyzer report for sdram_test
Tue Mar 20 14:57:20 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; sdram_test                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.9%      ;
;     Processor 3            ;   1.1%      ;
;     Processor 4            ;   1.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; sdram_test.sdc ; OK     ; Tue Mar 20 14:57:19 2018 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; sdram_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 138.99 MHz ; 138.99 MHz      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2.805 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; clk                                                      ; 9.858 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.805 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.138      ;
; 2.814 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.129      ;
; 2.909 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.028      ;
; 2.986 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.953      ;
; 2.986 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.953      ;
; 2.986 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.953      ;
; 2.986 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.953      ;
; 2.986 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.953      ;
; 2.986 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.953      ;
; 2.986 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.953      ;
; 2.992 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.951      ;
; 3.001 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.942      ;
; 3.061 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.882      ;
; 3.064 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.879      ;
; 3.093 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.844      ;
; 3.114 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.829      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.119 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.821      ;
; 3.136 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.807      ;
; 3.145 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.798      ;
; 3.148 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.795      ;
; 3.170 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.769      ;
; 3.170 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.769      ;
; 3.170 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.769      ;
; 3.170 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.769      ;
; 3.170 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.769      ;
; 3.170 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.769      ;
; 3.170 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.769      ;
; 3.179 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.764      ;
; 3.188 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.755      ;
; 3.224 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.719      ;
; 3.248 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.695      ;
; 3.251 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.692      ;
; 3.264 ; mem_test:mem_test_m0|next_rd_burst_addr[21] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.679      ;
; 3.273 ; mem_test:mem_test_m0|next_rd_burst_addr[22] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.670      ;
; 3.280 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.663      ;
; 3.283 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.660      ;
; 3.289 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.654      ;
; 3.292 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.651      ;
; 3.294 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.649      ;
; 3.301 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.642      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.302 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.638      ;
; 3.303 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.640      ;
; 3.305 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.632      ;
; 3.325 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.618      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[19] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.328 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.612      ;
; 3.334 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.609      ;
; 3.335 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.608      ;
; 3.342 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.597      ;
; 3.351 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.592      ;
; 3.352 ; mem_test:mem_test_m0|next_rd_burst_addr[19] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.591      ;
; 3.360 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.583      ;
; 3.382 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.557      ;
; 3.382 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.557      ;
; 3.382 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.557      ;
; 3.382 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.557      ;
; 3.382 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.557      ;
; 3.382 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.557      ;
; 3.382 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.557      ;
; 3.392 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.551      ;
; 3.395 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.548      ;
; 3.411 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.532      ;
; 3.427 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.516      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
; 3.432 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.490      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; mem_test:mem_test_m0|test_cnt[15]          ; mem_test:mem_test_m0|test_cnt[15]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[14]          ; mem_test:mem_test_m0|test_cnt[14]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[13]          ; mem_test:mem_test_m0|test_cnt[13]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[12]          ; mem_test:mem_test_m0|test_cnt[12]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[11]          ; mem_test:mem_test_m0|test_cnt[11]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[10]          ; mem_test:mem_test_m0|test_cnt[10]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[9]           ; mem_test:mem_test_m0|test_cnt[9]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[8]           ; mem_test:mem_test_m0|test_cnt[8]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[7]           ; mem_test:mem_test_m0|test_cnt[7]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[6]           ; mem_test:mem_test_m0|test_cnt[6]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[5]           ; mem_test:mem_test_m0|test_cnt[5]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[4]           ; mem_test:mem_test_m0|test_cnt[4]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[3]           ; mem_test:mem_test_m0|test_cnt[3]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[2]           ; mem_test:mem_test_m0|test_cnt[2]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[1]           ; mem_test:mem_test_m0|test_cnt[1]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[0]           ; mem_test:mem_test_m0|test_cnt[0]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_TRFC      ; sdram_core:sdram_core_m0|state.S_TRFC       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_INIT_TRP  ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|sdram_addr_r[10]  ; sdram_core:sdram_core_m0|sdram_addr_r[10]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|wr_burst_req          ; mem_test:mem_test_m0|wr_burst_req           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|read_flag         ; sdram_core:sdram_core_m0|read_flag          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|state.MEM_READ        ; mem_test:mem_test_m0|state.MEM_READ         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_core:sdram_core_m0|state.S_INIT_TMRD  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_TDAL      ; sdram_core:sdram_core_m0|state.S_TDAL       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; mem_test:mem_test_m0|error                 ; mem_test:mem_test_m0|error                  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mem_test:mem_test_m0|heartbeat             ; mem_test:mem_test_m0|heartbeat              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mem_test:mem_test_m0|rd_burst_req          ; mem_test:mem_test_m0|rd_burst_req           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_INIT_NOP  ; sdram_core:sdram_core_m0|state.S_INIT_NOP   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|cnt_200us[0]      ; sdram_core:sdram_core_m0|cnt_200us[0]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_WD        ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.509 ; mem_test:mem_test_m0|wr_cnt[9]             ; mem_test:mem_test_m0|wr_cnt[9]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; mem_test:mem_test_m0|rd_cnt[9]             ; mem_test:mem_test_m0|rd_cnt[9]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.518 ; sdram_core:sdram_core_m0|cnt_200us[14]     ; sdram_core:sdram_core_m0|cnt_200us[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.526 ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_core:sdram_core_m0|state.S_AR         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.530 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_core:sdram_core_m0|state.S_INIT_DONE  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.543 ; sdram_core:sdram_core_m0|state.S_INIT_PRE  ; sdram_core:sdram_core_m0|ras_n_r            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.594 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[4]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.887      ;
; 0.595 ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_core:sdram_core_m0|sdram_addr_r[0]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.595 ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_core:sdram_core_m0|sdram_addr_r[1]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.597 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[2]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.890      ;
; 0.600 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[5]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.893      ;
; 0.676 ; mem_test:mem_test_m0|wr_burst_addr[7]      ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.969      ;
; 0.692 ; sdram_core:sdram_core_m0|state.S_IDLE      ; sdram_core:sdram_core_m0|state.S_ACTIVE     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.985      ;
; 0.720 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.722 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_WRITE      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.015      ;
; 0.734 ; mem_test:mem_test_m0|wr_burst_addr[23]     ; mem_test:mem_test_m0|next_wr_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.027      ;
; 0.736 ; mem_test:mem_test_m0|heartbeat_cnt[3]      ; mem_test:mem_test_m0|heartbeat_cnt[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; mem_test:mem_test_m0|heartbeat_cnt[1]      ; mem_test:mem_test_m0|heartbeat_cnt[1]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; mem_test:mem_test_m0|heartbeat_cnt[5]      ; mem_test:mem_test_m0|heartbeat_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.739 ; mem_test:mem_test_m0|heartbeat_cnt[2]      ; mem_test:mem_test_m0|heartbeat_cnt[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; mem_test:mem_test_m0|heartbeat_cnt[6]      ; mem_test:mem_test_m0|heartbeat_cnt[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; mem_test:mem_test_m0|heartbeat_cnt[7]      ; mem_test:mem_test_m0|heartbeat_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; mem_test:mem_test_m0|heartbeat_cnt[4]      ; mem_test:mem_test_m0|heartbeat_cnt[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.747 ; sdram_core:sdram_core_m0|cnt_200us[2]      ; sdram_core:sdram_core_m0|cnt_200us[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_core:sdram_core_m0|state.S_INIT_AR2   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; sdram_core:sdram_core_m0|cnt_200us[3]      ; sdram_core:sdram_core_m0|cnt_200us[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_core:sdram_core_m0|state.S_INIT_MRS   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; sdram_core:sdram_core_m0|cnt_7p5us[3]      ; sdram_core:sdram_core_m0|cnt_7p5us[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; sdram_core:sdram_core_m0|cnt_7p5us[1]      ; sdram_core:sdram_core_m0|cnt_7p5us[1]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; sdram_core:sdram_core_m0|cnt_7p5us[5]      ; sdram_core:sdram_core_m0|cnt_7p5us[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; sdram_core:sdram_core_m0|cnt_clk_r[5]      ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_core:sdram_core_m0|cnt_7p5us[2]      ; sdram_core:sdram_core_m0|cnt_7p5us[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; sdram_core:sdram_core_m0|cnt_7p5us[6]      ; sdram_core:sdram_core_m0|cnt_7p5us[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; sdram_core:sdram_core_m0|cnt_7p5us[7]      ; sdram_core:sdram_core_m0|cnt_7p5us[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; sdram_core:sdram_core_m0|cnt_200us[13]     ; sdram_core:sdram_core_m0|cnt_200us[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; sdram_core:sdram_core_m0|cnt_200us[12]     ; sdram_core:sdram_core_m0|cnt_200us[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.756 ; sdram_core:sdram_core_m0|cnt_7p5us[4]      ; sdram_core:sdram_core_m0|cnt_7p5us[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; sdram_core:sdram_core_m0|cnt_clk_r[4]      ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; sdram_core:sdram_core_m0|state.S_INIT_AR2  ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.758 ; sdram_core:sdram_core_m0|state.S_INIT_AR1  ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.761 ; mem_test:mem_test_m0|heartbeat_cnt[15]     ; mem_test:mem_test_m0|heartbeat_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; sdram_core:sdram_core_m0|cnt_clk_r[6]      ; sdram_core:sdram_core_m0|cnt_clk_r[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; mem_test:mem_test_m0|wr_cnt[3]             ; mem_test:mem_test_m0|wr_cnt[3]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[0]      ; mem_test:mem_test_m0|heartbeat_cnt[0]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[11]     ; mem_test:mem_test_m0|heartbeat_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[13]     ; mem_test:mem_test_m0|heartbeat_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[19]     ; mem_test:mem_test_m0|heartbeat_cnt[19]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; sdram_core:sdram_core_m0|state.S_AR        ; sdram_core:sdram_core_m0|state.S_TRFC       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; mem_test:mem_test_m0|wr_cnt[1]             ; mem_test:mem_test_m0|wr_cnt[1]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; mem_test:mem_test_m0|rd_cnt[5]             ; mem_test:mem_test_m0|rd_cnt[5]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; mem_test:mem_test_m0|rd_cnt[3]             ; mem_test:mem_test_m0|rd_cnt[3]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; mem_test:mem_test_m0|rd_cnt[1]             ; mem_test:mem_test_m0|rd_cnt[1]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; mem_test:mem_test_m0|heartbeat_cnt[27]     ; mem_test:mem_test_m0|heartbeat_cnt[27]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; mem_test:mem_test_m0|heartbeat_cnt[17]     ; mem_test:mem_test_m0|heartbeat_cnt[17]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; mem_test:mem_test_m0|heartbeat_cnt[21]     ; mem_test:mem_test_m0|heartbeat_cnt[21]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; mem_test:mem_test_m0|heartbeat_cnt[29]     ; mem_test:mem_test_m0|heartbeat_cnt[29]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sdram_core:sdram_core_m0|cnt_200us[6]      ; sdram_core:sdram_core_m0|cnt_200us[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; sdram_core:sdram_core_m0|cnt_clk_r[3]      ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_core:sdram_core_m0|cnt_7p5us[9]      ; sdram_core:sdram_core_m0|cnt_7p5us[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; mem_test:mem_test_m0|wr_cnt[7]             ; mem_test:mem_test_m0|wr_cnt[7]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; mem_test:mem_test_m0|wr_cnt[5]             ; mem_test:mem_test_m0|wr_cnt[5]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; mem_test:mem_test_m0|wr_cnt[2]             ; mem_test:mem_test_m0|wr_cnt[2]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; mem_test:mem_test_m0|heartbeat_cnt[9]      ; mem_test:mem_test_m0|heartbeat_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 149.1 MHz ; 149.1 MHz       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 3.293 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; clk                                                      ; 9.855 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.293 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.657      ;
; 3.298 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.655      ;
; 3.303 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.650      ;
; 3.354 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.596      ;
; 3.354 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.596      ;
; 3.354 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.596      ;
; 3.354 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.596      ;
; 3.354 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.596      ;
; 3.354 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.596      ;
; 3.354 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.596      ;
; 3.461 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.489      ;
; 3.489 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.464      ;
; 3.494 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.459      ;
; 3.522 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.428      ;
; 3.522 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.428      ;
; 3.522 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.428      ;
; 3.522 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.428      ;
; 3.522 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.428      ;
; 3.522 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.428      ;
; 3.522 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.428      ;
; 3.554 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.399      ;
; 3.559 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.394      ;
; 3.572 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.381      ;
; 3.581 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.372      ;
; 3.598 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.355      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.606 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.344      ;
; 3.618 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.335      ;
; 3.650 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.303      ;
; 3.655 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.298      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[19] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.661 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.289      ;
; 3.672 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.278      ;
; 3.673 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.277      ;
; 3.673 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.280      ;
; 3.676 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.277      ;
; 3.681 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.272      ;
; 3.731 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.222      ;
; 3.733 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.217      ;
; 3.733 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.217      ;
; 3.733 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.217      ;
; 3.733 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.217      ;
; 3.733 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.217      ;
; 3.733 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.217      ;
; 3.733 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.217      ;
; 3.736 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.217      ;
; 3.740 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.213      ;
; 3.745 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.208      ;
; 3.753 ; mem_test:mem_test_m0|next_rd_burst_addr[21] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.200      ;
; 3.758 ; mem_test:mem_test_m0|next_rd_burst_addr[22] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.195      ;
; 3.763 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.190      ;
; 3.772 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.181      ;
; 3.776 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.177      ;
; 3.781 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.172      ;
; 3.789 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.164      ;
; 3.802 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.151      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.143      ;
; 3.807 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.146      ;
; 3.809 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.144      ;
; 3.828 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.125      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[19] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.829 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.121      ;
; 3.837 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.116      ;
; 3.841 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.109      ;
; 3.842 ; mem_test:mem_test_m0|next_rd_burst_addr[19] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.111      ;
; 3.854 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.099      ;
; 3.864 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.089      ;
; 3.864 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.089      ;
; 3.869 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.084      ;
; 3.874 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.079      ;
; 3.877 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.076      ;
; 3.882 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.071      ;
; 3.884 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.066      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_core:sdram_core_m0|state.S_TRFC      ; sdram_core:sdram_core_m0|state.S_TRFC       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_core:sdram_core_m0|state.S_INIT_TRP  ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mem_test:mem_test_m0|wr_burst_req          ; mem_test:mem_test_m0|wr_burst_req           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mem_test:mem_test_m0|state.MEM_READ        ; mem_test:mem_test_m0|state.MEM_READ         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[15]          ; mem_test:mem_test_m0|test_cnt[15]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[14]          ; mem_test:mem_test_m0|test_cnt[14]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[13]          ; mem_test:mem_test_m0|test_cnt[13]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[12]          ; mem_test:mem_test_m0|test_cnt[12]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[11]          ; mem_test:mem_test_m0|test_cnt[11]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[10]          ; mem_test:mem_test_m0|test_cnt[10]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[9]           ; mem_test:mem_test_m0|test_cnt[9]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[8]           ; mem_test:mem_test_m0|test_cnt[8]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[7]           ; mem_test:mem_test_m0|test_cnt[7]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[6]           ; mem_test:mem_test_m0|test_cnt[6]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[5]           ; mem_test:mem_test_m0|test_cnt[5]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[4]           ; mem_test:mem_test_m0|test_cnt[4]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[3]           ; mem_test:mem_test_m0|test_cnt[3]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[2]           ; mem_test:mem_test_m0|test_cnt[2]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[1]           ; mem_test:mem_test_m0|test_cnt[1]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[0]           ; mem_test:mem_test_m0|test_cnt[0]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|sdram_addr_r[10]  ; sdram_core:sdram_core_m0|sdram_addr_r[10]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|error                 ; mem_test:mem_test_m0|error                  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|heartbeat             ; mem_test:mem_test_m0|heartbeat              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|read_flag         ; sdram_core:sdram_core_m0|read_flag          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|rd_burst_req          ; mem_test:mem_test_m0|rd_burst_req           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_core:sdram_core_m0|state.S_INIT_TMRD  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_INIT_NOP  ; sdram_core:sdram_core_m0|state.S_INIT_NOP   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|cnt_200us[0]      ; sdram_core:sdram_core_m0|cnt_200us[0]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_TDAL      ; sdram_core:sdram_core_m0|state.S_TDAL       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_WD        ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; mem_test:mem_test_m0|wr_cnt[9]             ; mem_test:mem_test_m0|wr_cnt[9]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; mem_test:mem_test_m0|rd_cnt[9]             ; mem_test:mem_test_m0|rd_cnt[9]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.476 ; sdram_core:sdram_core_m0|cnt_200us[14]     ; sdram_core:sdram_core_m0|cnt_200us[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.479 ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.490 ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_core:sdram_core_m0|state.S_AR         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.495 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_core:sdram_core_m0|state.S_INIT_DONE  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.507 ; sdram_core:sdram_core_m0|state.S_INIT_PRE  ; sdram_core:sdram_core_m0|ras_n_r            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.566 ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_core:sdram_core_m0|sdram_addr_r[0]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.566 ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_core:sdram_core_m0|sdram_addr_r[1]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.566 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[4]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.570 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[2]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.573 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[5]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.840      ;
; 0.625 ; mem_test:mem_test_m0|wr_burst_addr[7]      ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.641 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.908      ;
; 0.644 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_WRITE      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.647 ; sdram_core:sdram_core_m0|state.S_IDLE      ; sdram_core:sdram_core_m0|state.S_ACTIVE     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.651 ; mem_test:mem_test_m0|wr_burst_addr[23]     ; mem_test:mem_test_m0|next_wr_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.684 ; mem_test:mem_test_m0|heartbeat_cnt[3]      ; mem_test:mem_test_m0|heartbeat_cnt[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; mem_test:mem_test_m0|heartbeat_cnt[5]      ; mem_test:mem_test_m0|heartbeat_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; mem_test:mem_test_m0|heartbeat_cnt[1]      ; mem_test:mem_test_m0|heartbeat_cnt[1]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; mem_test:mem_test_m0|heartbeat_cnt[6]      ; mem_test:mem_test_m0|heartbeat_cnt[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; mem_test:mem_test_m0|heartbeat_cnt[7]      ; mem_test:mem_test_m0|heartbeat_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; mem_test:mem_test_m0|heartbeat_cnt[2]      ; mem_test:mem_test_m0|heartbeat_cnt[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; mem_test:mem_test_m0|heartbeat_cnt[4]      ; mem_test:mem_test_m0|heartbeat_cnt[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.694 ; sdram_core:sdram_core_m0|cnt_200us[3]      ; sdram_core:sdram_core_m0|cnt_200us[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_core:sdram_core_m0|state.S_INIT_AR2   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_core:sdram_core_m0|cnt_200us[2]      ; sdram_core:sdram_core_m0|cnt_200us[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.699 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_core:sdram_core_m0|state.S_INIT_MRS   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; sdram_core:sdram_core_m0|cnt_7p5us[5]      ; sdram_core:sdram_core_m0|cnt_7p5us[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; sdram_core:sdram_core_m0|cnt_7p5us[1]      ; sdram_core:sdram_core_m0|cnt_7p5us[1]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; sdram_core:sdram_core_m0|cnt_7p5us[3]      ; sdram_core:sdram_core_m0|cnt_7p5us[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; sdram_core:sdram_core_m0|cnt_200us[13]     ; sdram_core:sdram_core_m0|cnt_200us[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; sdram_core:sdram_core_m0|cnt_clk_r[5]      ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; sdram_core:sdram_core_m0|cnt_200us[12]     ; sdram_core:sdram_core_m0|cnt_200us[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_clk_r[4]      ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_7p5us[2]      ; sdram_core:sdram_core_m0|cnt_7p5us[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_7p5us[6]      ; sdram_core:sdram_core_m0|cnt_7p5us[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_7p5us[7]      ; sdram_core:sdram_core_m0|cnt_7p5us[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; mem_test:mem_test_m0|heartbeat_cnt[13]     ; mem_test:mem_test_m0|heartbeat_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; mem_test:mem_test_m0|heartbeat_cnt[15]     ; mem_test:mem_test_m0|heartbeat_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; sdram_core:sdram_core_m0|cnt_7p5us[4]      ; sdram_core:sdram_core_m0|cnt_7p5us[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_core:sdram_core_m0|state.S_INIT_AR1  ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; mem_test:mem_test_m0|rd_cnt[3]             ; mem_test:mem_test_m0|rd_cnt[3]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[11]     ; mem_test:mem_test_m0|heartbeat_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[19]     ; mem_test:mem_test_m0|heartbeat_cnt[19]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[21]     ; mem_test:mem_test_m0|heartbeat_cnt[21]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[29]     ; mem_test:mem_test_m0|heartbeat_cnt[29]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sdram_core:sdram_core_m0|state.S_INIT_AR2  ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; mem_test:mem_test_m0|wr_cnt[3]             ; mem_test:mem_test_m0|wr_cnt[3]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; mem_test:mem_test_m0|rd_cnt[5]             ; mem_test:mem_test_m0|rd_cnt[5]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; mem_test:mem_test_m0|heartbeat_cnt[27]     ; mem_test:mem_test_m0|heartbeat_cnt[27]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; mem_test:mem_test_m0|heartbeat_cnt[17]     ; mem_test:mem_test_m0|heartbeat_cnt[17]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_core:sdram_core_m0|cnt_200us[6]      ; sdram_core:sdram_core_m0|cnt_200us[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; mem_test:mem_test_m0|wr_cnt[2]             ; mem_test:mem_test_m0|wr_cnt[2]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; mem_test:mem_test_m0|rd_cnt[1]             ; mem_test:mem_test_m0|rd_cnt[1]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; mem_test:mem_test_m0|heartbeat_cnt[9]      ; mem_test:mem_test_m0|heartbeat_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; mem_test:mem_test_m0|heartbeat_cnt[22]     ; mem_test:mem_test_m0|heartbeat_cnt[22]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; mem_test:mem_test_m0|heartbeat_cnt[31]     ; mem_test:mem_test_m0|heartbeat_cnt[31]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; mem_test:mem_test_m0|rd_burst_addr[11]     ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_core:sdram_core_m0|cnt_200us[5]      ; sdram_core:sdram_core_m0|cnt_200us[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; mem_test:mem_test_m0|wr_cnt[8]             ; mem_test:mem_test_m0|wr_cnt[8]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; mem_test:mem_test_m0|wr_cnt[1]             ; mem_test:mem_test_m0|wr_cnt[1]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; mem_test:mem_test_m0|rd_cnt[6]             ; mem_test:mem_test_m0|rd_cnt[6]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; mem_test:mem_test_m0|heartbeat_cnt[25]     ; mem_test:mem_test_m0|heartbeat_cnt[25]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 6.937 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.796 ; 0.000         ;
; clk                                                      ; 9.423 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.937 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.034      ;
; 6.955 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.016      ;
; 6.955 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.016      ;
; 6.955 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.016      ;
; 6.955 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.016      ;
; 6.955 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.016      ;
; 6.955 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.016      ;
; 6.955 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.016      ;
; 7.013 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.957      ;
; 7.013 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.957      ;
; 7.030 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.941      ;
; 7.048 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.923      ;
; 7.048 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.923      ;
; 7.048 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.923      ;
; 7.048 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.923      ;
; 7.048 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.923      ;
; 7.048 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.923      ;
; 7.048 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.923      ;
; 7.084 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.886      ;
; 7.085 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.885      ;
; 7.085 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.885      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.090 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.097 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.873      ;
; 7.097 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.873      ;
; 7.104 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.866      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[19] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.107 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.864      ;
; 7.111 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.860      ;
; 7.125 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.846      ;
; 7.130 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.840      ;
; 7.136 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.834      ;
; 7.143 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.828      ;
; 7.143 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.828      ;
; 7.143 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.828      ;
; 7.143 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.828      ;
; 7.143 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.828      ;
; 7.143 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.828      ;
; 7.143 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.828      ;
; 7.154 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.816      ;
; 7.154 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.816      ;
; 7.156 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.814      ;
; 7.165 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.805      ;
; 7.165 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.805      ;
; 7.168 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.802      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.174 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.796      ;
; 7.175 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.795      ;
; 7.175 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.795      ;
; 7.184 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.786      ;
; 7.184 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.786      ;
; 7.188 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.782      ;
; 7.198 ; mem_test:mem_test_m0|next_rd_burst_addr[21] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.772      ;
; 7.198 ; mem_test:mem_test_m0|next_rd_burst_addr[22] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.772      ;
; 7.200 ; mem_test:mem_test_m0|rd_cnt[1]              ; mem_test:mem_test_m0|error             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[19] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.200 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.771      ;
; 7.204 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.767      ;
; 7.207 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.763      ;
; 7.208 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.762      ;
; 7.214 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.756      ;
; 7.220 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.750      ;
; 7.221 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.749      ;
; 7.221 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.749      ;
; 7.223 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[10]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.747      ;
; 7.223 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[10]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.747      ;
; 7.227 ; mem_test:mem_test_m0|next_rd_burst_addr[19] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.743      ;
; 7.228 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.742      ;
; 7.231 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.739      ;
; 7.231 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.739      ;
; 7.232 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.738      ;
; 7.232 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.738      ;
; 7.240 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.730      ;
; 7.243 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; mem_test:mem_test_m0|heartbeat_cnt[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.719      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; mem_test:mem_test_m0|test_cnt[15]          ; mem_test:mem_test_m0|test_cnt[15]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[14]          ; mem_test:mem_test_m0|test_cnt[14]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[13]          ; mem_test:mem_test_m0|test_cnt[13]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[12]          ; mem_test:mem_test_m0|test_cnt[12]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[11]          ; mem_test:mem_test_m0|test_cnt[11]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[10]          ; mem_test:mem_test_m0|test_cnt[10]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[9]           ; mem_test:mem_test_m0|test_cnt[9]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[8]           ; mem_test:mem_test_m0|test_cnt[8]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[7]           ; mem_test:mem_test_m0|test_cnt[7]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[6]           ; mem_test:mem_test_m0|test_cnt[6]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[5]           ; mem_test:mem_test_m0|test_cnt[5]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[4]           ; mem_test:mem_test_m0|test_cnt[4]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[3]           ; mem_test:mem_test_m0|test_cnt[3]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[2]           ; mem_test:mem_test_m0|test_cnt[2]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[1]           ; mem_test:mem_test_m0|test_cnt[1]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|test_cnt[0]           ; mem_test:mem_test_m0|test_cnt[0]            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_core:sdram_core_m0|sdram_addr_r[10]  ; sdram_core:sdram_core_m0|sdram_addr_r[10]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_core:sdram_core_m0|read_flag         ; sdram_core:sdram_core_m0|read_flag          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_core:sdram_core_m0|state.S_TDAL      ; sdram_core:sdram_core_m0|state.S_TDAL       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_TRFC      ; sdram_core:sdram_core_m0|state.S_TRFC       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TRP  ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|error                 ; mem_test:mem_test_m0|error                  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|heartbeat             ; mem_test:mem_test_m0|heartbeat              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|wr_burst_req          ; mem_test:mem_test_m0|wr_burst_req           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|state.MEM_READ        ; mem_test:mem_test_m0|state.MEM_READ         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|rd_burst_req          ; mem_test:mem_test_m0|rd_burst_req           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_core:sdram_core_m0|state.S_INIT_TMRD  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_NOP  ; sdram_core:sdram_core_m0|state.S_INIT_NOP   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|cnt_200us[0]      ; sdram_core:sdram_core_m0|cnt_200us[0]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_WD        ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.200 ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_core:sdram_core_m0|state.S_AR         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; mem_test:mem_test_m0|wr_cnt[9]             ; mem_test:mem_test_m0|wr_cnt[9]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; mem_test:mem_test_m0|rd_cnt[9]             ; mem_test:mem_test_m0|rd_cnt[9]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_core:sdram_core_m0|state.S_INIT_DONE  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sdram_core:sdram_core_m0|cnt_200us[14]     ; sdram_core:sdram_core_m0|cnt_200us[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.214 ; sdram_core:sdram_core_m0|state.S_INIT_PRE  ; sdram_core:sdram_core_m0|ras_n_r            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.241 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[4]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.362      ;
; 0.243 ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_core:sdram_core_m0|sdram_addr_r[0]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.364      ;
; 0.243 ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_core:sdram_core_m0|sdram_addr_r[1]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.364      ;
; 0.245 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[2]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.366      ;
; 0.248 ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_core:sdram_core_m0|sdram_addr_r[5]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.369      ;
; 0.272 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_core:sdram_core_m0|state.S_WRITE      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; mem_test:mem_test_m0|wr_burst_addr[7]      ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.280 ; sdram_core:sdram_core_m0|state.S_IDLE      ; sdram_core:sdram_core_m0|state.S_ACTIVE     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; mem_test:mem_test_m0|wr_burst_addr[23]     ; mem_test:mem_test_m0|next_wr_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.293 ; mem_test:mem_test_m0|heartbeat_cnt[1]      ; mem_test:mem_test_m0|heartbeat_cnt[1]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; mem_test:mem_test_m0|heartbeat_cnt[3]      ; mem_test:mem_test_m0|heartbeat_cnt[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; mem_test:mem_test_m0|heartbeat_cnt[5]      ; mem_test:mem_test_m0|heartbeat_cnt[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; mem_test:mem_test_m0|heartbeat_cnt[6]      ; mem_test:mem_test_m0|heartbeat_cnt[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; mem_test:mem_test_m0|heartbeat_cnt[7]      ; mem_test:mem_test_m0|heartbeat_cnt[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; mem_test:mem_test_m0|heartbeat_cnt[2]      ; mem_test:mem_test_m0|heartbeat_cnt[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; mem_test:mem_test_m0|heartbeat_cnt[4]      ; mem_test:mem_test_m0|heartbeat_cnt[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_core:sdram_core_m0|state.S_INIT_AR2   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_core:sdram_core_m0|cnt_200us[3]      ; sdram_core:sdram_core_m0|cnt_200us[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_core:sdram_core_m0|cnt_200us[2]      ; sdram_core:sdram_core_m0|cnt_200us[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_core:sdram_core_m0|cnt_7p5us[1]      ; sdram_core:sdram_core_m0|cnt_7p5us[1]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_core:sdram_core_m0|state.S_INIT_MRS   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; sdram_core:sdram_core_m0|cnt_7p5us[5]      ; sdram_core:sdram_core_m0|cnt_7p5us[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sdram_core:sdram_core_m0|cnt_clk_r[4]      ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sdram_core:sdram_core_m0|cnt_clk_r[5]      ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sdram_core:sdram_core_m0|cnt_7p5us[3]      ; sdram_core:sdram_core_m0|cnt_7p5us[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; mem_test:mem_test_m0|heartbeat_cnt[15]     ; mem_test:mem_test_m0|heartbeat_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sdram_core:sdram_core_m0|cnt_7p5us[2]      ; sdram_core:sdram_core_m0|cnt_7p5us[2]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_core:sdram_core_m0|cnt_7p5us[7]      ; sdram_core:sdram_core_m0|cnt_7p5us[7]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; mem_test:mem_test_m0|heartbeat_cnt[13]     ; mem_test:mem_test_m0|heartbeat_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; mem_test:mem_test_m0|heartbeat_cnt[31]     ; mem_test:mem_test_m0|heartbeat_cnt[31]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_core:sdram_core_m0|cnt_200us[13]     ; sdram_core:sdram_core_m0|cnt_200us[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_core:sdram_core_m0|cnt_200us[12]     ; sdram_core:sdram_core_m0|cnt_200us[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sdram_core:sdram_core_m0|cnt_clk_r[3]      ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_core:sdram_core_m0|cnt_7p5us[4]      ; sdram_core:sdram_core_m0|cnt_7p5us[4]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_core:sdram_core_m0|cnt_7p5us[6]      ; sdram_core:sdram_core_m0|cnt_7p5us[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|wr_cnt[3]             ; mem_test:mem_test_m0|wr_cnt[3]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|rd_cnt[5]             ; mem_test:mem_test_m0|rd_cnt[5]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|rd_cnt[3]             ; mem_test:mem_test_m0|rd_cnt[3]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|rd_cnt[1]             ; mem_test:mem_test_m0|rd_cnt[1]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|heartbeat_cnt[27]     ; mem_test:mem_test_m0|heartbeat_cnt[27]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|heartbeat_cnt[0]      ; mem_test:mem_test_m0|heartbeat_cnt[0]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|heartbeat_cnt[11]     ; mem_test:mem_test_m0|heartbeat_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|heartbeat_cnt[17]     ; mem_test:mem_test_m0|heartbeat_cnt[17]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|heartbeat_cnt[19]     ; mem_test:mem_test_m0|heartbeat_cnt[19]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|heartbeat_cnt[21]     ; mem_test:mem_test_m0|heartbeat_cnt[21]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mem_test:mem_test_m0|heartbeat_cnt[29]     ; mem_test:mem_test_m0|heartbeat_cnt[29]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_core:sdram_core_m0|cnt_200us[6]      ; sdram_core:sdram_core_m0|cnt_200us[6]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; mem_test:mem_test_m0|wr_cnt[8]             ; mem_test:mem_test_m0|wr_cnt[8]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|wr_cnt[5]             ; mem_test:mem_test_m0|wr_cnt[5]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|wr_cnt[2]             ; mem_test:mem_test_m0|wr_cnt[2]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|wr_cnt[1]             ; mem_test:mem_test_m0|wr_cnt[1]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|rd_cnt[7]             ; mem_test:mem_test_m0|rd_cnt[7]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|rd_cnt[6]             ; mem_test:mem_test_m0|rd_cnt[6]              ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|heartbeat_cnt[25]     ; mem_test:mem_test_m0|heartbeat_cnt[25]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|heartbeat_cnt[8]      ; mem_test:mem_test_m0|heartbeat_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mem_test:mem_test_m0|heartbeat_cnt[9]      ; mem_test:mem_test_m0|heartbeat_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 2.805 ; 0.186 ; N/A      ; N/A     ; 4.718               ;
;  clk                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2.805 ; 0.186 ; N/A      ; N/A     ; 4.718               ;
; Design-wide TNS                                           ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; sdram_dq[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7565     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7565     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 312   ; 312  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk                                                      ; clk                                                      ; Base      ; Constrained ;
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 20 14:57:16 2018
Info: Command: quartus_sta sdram_test -c sdram_test
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdram_test.sdc'
Warning (332174): Ignored filter at sdram_test.sdc(13): altera_reserved_tck could not be matched with a port File: D:/intel_project/AX301/demo/13_sdram_test/sdram_test.sdc Line: 13
Warning (332049): Ignored create_clock at sdram_test.sdc(13): Argument <targets> is an empty collection File: D:/intel_project/AX301/demo/13_sdram_test/sdram_test.sdc Line: 13
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}] File: D:/intel_project/AX301/demo/13_sdram_test/sdram_test.sdc Line: 13
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdram_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Warning (332174): Ignored filter at sdram_test.sdc(51): altera_reserved_tck could not be matched with a clock File: D:/intel_project/AX301/demo/13_sdram_test/sdram_test.sdc Line: 51
Warning (332049): Ignored set_clock_groups at sdram_test.sdc(51): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: D:/intel_project/AX301/demo/13_sdram_test/sdram_test.sdc Line: 51
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: D:/intel_project/AX301/demo/13_sdram_test/sdram_test.sdc Line: 51
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) to sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.805               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) to sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.293               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) to sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.937               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.796               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 645 megabytes
    Info: Processing ended: Tue Mar 20 14:57:20 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


