============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 16 2025  09:43:40 am
  Module:                 apb_timer
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3715 ps) Late External Delay Assertion at pin PRDATA[8]
          Group: PCLK
     Startpoint: (F) PADDR[8]
          Clock: (R) PCLK
       Endpoint: (R) PRDATA[8]
          Clock: (R) PCLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           14     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           14     
                                              
      Output Delay:-    2000                  
     Required Time:=    8000                  
      Launch Clock:-      14                  
       Input Delay:-    2000                  
         Data Path:-    2270                  
             Slack:=    3715                  

Exceptions/Constraints:
  input_delay              2000            apb_timer.sdc_line_8_5_1  
  output_delay             2000            apb_timer.sdc_line_9_72_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  PADDR[8]       -       -     F     (arrival)      2   6.9    48     0    2014    (-,-) 
  g4481__3680/Y  -       A->Y  F     OR4X1          1   4.4   129   286    2300    (-,-) 
  g4480__6783/Y  -       D->Y  F     OR4X1          3   9.7   210   310    2610    (-,-) 
  g4479__5526/Y  -       B->Y  R     NOR2XL         4  12.0   656   398    3007    (-,-) 
  g2__5122/Y     -       AN->Y R     NOR2BX4       32  89.0   681   695    3702    (-,-) 
  g4453__5122/Y  -       A1->Y R     AO22X4         1 103.8   409   580    4282    (-,-) 
  PRDATA[8]      <<<     -     R     (port)         -     -     -     2    4285    (-,-) 
#----------------------------------------------------------------------------------------

