-i ./src/testbench
-i ./src/testbench/riscv_decoder_tb/agents
-i ./src/testbench/riscv_decoder_tb/agents/riscv_decoder_agent
-i ./src/testbench/riscv_decoder_tb/env
-i ./src/testbench/riscv_decoder_tb/tests
-i ./src/testbench/riscv_decoder_tb/sequences
-i ./src/rtl
-i ./src/rtl/include
-i ./src/rtl/core
-i ./src/rtl/core/arith
-i ./src/rtl/core/pipeline
-i ./src/rtl/core/zicsr
-i ./src/rtl/core/ifc
-i ./src/rtl/core/mem_hier
-i ./src/rtl/core/mem_hier/cache
./src/rtl/include/riscv_opcodes.svh
./src/rtl/include/instr_defs.sv
./src/rtl/include/param_defs.sv
./src/rtl/core/riscv_decoder.sv
./src/rtl/core/reg_file.sv
./src/rtl/core/riscv_core.sv
./src/rtl/core/arith/alu.sv
./src/rtl/core/pipeline/_0_if_stage.sv
./src/rtl/core/pipeline/_1_id_stage.sv
./src/rtl/core/pipeline/_2_ex_stage.sv
./src/rtl/core/pipeline/_3_mem_stage.sv
./src/rtl/core/pipeline/_4_wb_stage.sv
./src/dpi/svdpi_pkg.sv
./src/testbench/riscv_decoder_tb/agents/riscv_decoder_agent_pkg.sv 
./src/testbench/riscv_decoder_tb/env/riscv_decoder_ref_model_pkg.sv 
./src/testbench/riscv_decoder_tb/env/riscv_decoder_env_pkg.sv
./src/testbench/riscv_decoder_tb/sequences/riscv_decoder_seq_list.sv 
./src/testbench/riscv_decoder_tb/tests/riscv_decoder_test_list.sv 
./src/testbench/riscv_decoder_tb/riscv_decoder_if.sv
./src/testbench/riscv_decoder_tb/tb_riscv_decoder.sv
./src/testbench/riscv_core_tb/tb_riscv_core.sv
