library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity shiftregister is
    Port (
        clk      : in  STD_LOGIC;
        reset    : in  STD_LOGIC;
        datain   : in  STD_LOGIC_VECTOR (3 downto 0);
        sel      : in  STD_LOGIC_VECTOR (1 downto 0);
        sl_in    : in  STD_LOGIC;
        sr_in    : in  STD_LOGIC;
        dataout  : out STD_LOGIC_VECTOR (3 downto 0)
    );
end shiftregister;

entity shift_register is
    Port ( clk      : in  STD_LOGIC;
           reset    : in  STD_LOGIC;
           datain   : in  STD_LOGIC_VECTOR (3 downto 0);
           sel      : in  STD_LOGIC_VECTOR (1 downto 0);
           sl_in    : in  STD_LOGIC;
           sr_in    : in  STD_LOGIC;
           dataout  : out STD_LOGIC_VECTOR (3 downto 0));
end shift_register;

architecture Behavioral of shift_register is
    signal TEMP : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
begin
    process(clk, reset)
    begin
        if reset = '1' then
            TEMP <= (others => '0');
        elsif rising_edge(clk) then
            case sel is
                when "11" => TEMP <= datain;                     -- Parallel load
                when "01" => TEMP <= TEMP(2 downto 0) & sl_in;   -- Shift left
                when "10" => TEMP <= sr_in & TEMP(3 downto 1);   -- Shift right
                when others => null;
            end case;
        end if;
    end process;

    dataout <= TEMP;
end Behavioral;
