
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003738                       # Number of seconds simulated
sim_ticks                                  3737729043                       # Number of ticks simulated
final_tick                               533302108980                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134430                       # Simulator instruction rate (inst/s)
host_op_rate                                   174096                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 126868                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928660                       # Number of bytes of host memory used
host_seconds                                 29461.65                       # Real time elapsed on the host
sim_insts                                  3960540550                       # Number of instructions simulated
sim_ops                                    5129155208                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       300160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       238592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       318336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       118272                       # Number of bytes read from this memory
system.physmem.bytes_read::total               982144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       236928                       # Number of bytes written to this memory
system.physmem.bytes_written::total            236928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2345                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2487                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          924                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7673                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1851                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1851                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       376699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80305447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       513681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63833413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       445190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     85168292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       479436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     31642743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               262764900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       376699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       513681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       445190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       479436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1815006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63388222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63388222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63388222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       376699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80305447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       513681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63833413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       445190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     85168292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       479436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     31642743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              326153123                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113322                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555852                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203270                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258452                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202823                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314168                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8844                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3203654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17084592                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113322                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1516991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1087191                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        882391                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565533                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8631829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4966864     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366870      4.25%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318892      3.69%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342892      3.97%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297820      3.45%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154600      1.79%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101549      1.18%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270434      3.13%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1811908     20.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8631829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.347338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.906043                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372671                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       839175                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3484118                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55881                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879975                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507834                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1005                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20253788                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879975                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541951                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         461866                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99428                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366651                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281950                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19558974                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          677                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177034                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27168272                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91176486                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91176486                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10361288                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3341                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           747344                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25963                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       315894                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18433970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14778374                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29245                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6154768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18819930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8631829                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.712079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904301                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3207317     37.16%     37.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789469     20.73%     57.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195857     13.85%     71.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765081      8.86%     80.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752909      8.72%     89.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442088      5.12%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339242      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74508      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65358      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8631829                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108067     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21741     13.91%     83.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26525     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12147120     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200858      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578789     10.68%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850010      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14778374                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.648750                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156338                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010579                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38374158                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24592200                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14363570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934712                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26207                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709653                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228481                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879975                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         383351                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16787                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18437304                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1736                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          743                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238313                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14519746                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485387                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258626                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310999                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058369                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825612                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.619896                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14377880                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14363570                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9365252                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26145303                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.602473                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358200                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6198390                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205438                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7751854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159173                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3225741     41.61%     41.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042095     26.34%     67.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837107     10.80%     78.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428566      5.53%     84.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367298      4.74%     89.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179001      2.31%     91.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201123      2.59%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100999      1.30%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369924      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7751854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369924                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25819647                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37756380                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 331551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.896338                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.896338                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.115651                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.115651                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65564666                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19692074                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19009729                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3143466                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2743944                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200608                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1566759                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1502823                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          227870                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6472                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3686472                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17472182                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3143466                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1730693                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3605084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         985645                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        466019                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1817251                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8541491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.359802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4936407     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          180324      2.11%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          331474      3.88%     63.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          310849      3.64%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          497793      5.83%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          514748      6.03%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124692      1.46%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94290      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1550914     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8541491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350701                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.949285                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3805973                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       451765                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3486545                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14089                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        783118                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       346666                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          779                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19576965                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        783118                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3969350                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         176980                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        50344                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3335786                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       225912                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19050908                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77019                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        91756                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25336719                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86769614                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86769614                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16434854                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8901814                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2271                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1110                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           604195                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2901676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       642921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10452                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       212920                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18027464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15180463                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20740                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5444483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     15016124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8541491                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777261                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841116                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2984980     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1594075     18.66%     53.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1378511     16.14%     69.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       845626      9.90%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       883220     10.34%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       517894      6.06%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       232744      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61854      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42587      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8541491                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60768     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19273     21.09%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11360     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11926755     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121241      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1110      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2584961     17.03%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       546396      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15180463                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.693609                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              91401                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006021                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39014557                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23474216                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14688912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15271864                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37328                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       839982                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157577                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        783118                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         109897                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6570                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18029686                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2901676                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       642921                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1110                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225287                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14898918                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2483295                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281544                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3016136                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2248646                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            532841                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.662199                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14705116                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14688912                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9031609                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22153104                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.638769                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407690                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10996313                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12518852                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5510887                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200951                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7758373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.613592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311393                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3578647     46.13%     46.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1648775     21.25%     67.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       913445     11.77%     79.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       313062      4.04%     83.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       300815      3.88%     87.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125407      1.62%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       328111      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95848      1.24%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       454263      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7758373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10996313                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12518852                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2547035                       # Number of memory references committed
system.switch_cpus1.commit.loads              2061691                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1956689                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10936602                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       171305                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       454263                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25333849                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36843265                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 421889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10996313                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12518852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10996313                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.815126                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.815126                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.226804                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.226804                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68866158                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19285557                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20121849                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3045114                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2474718                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       209245                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1263830                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1184014                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          320652                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8952                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3053946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16881152                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3045114                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1504666                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3710545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1120222                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        806617                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1495473                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89954                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8477491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.460530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4766946     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          325912      3.84%     60.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          263232      3.11%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          638208      7.53%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          172907      2.04%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223232      2.63%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161090      1.90%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           89921      1.06%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1836043     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8477491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.339728                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.883347                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3195502                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       788713                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3566484                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24814                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        901969                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       520042                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4443                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20177632                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9459                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        901969                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3431415                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         157962                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       282204                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3349683                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       354250                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19458782                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4260                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146346                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       109441                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1101                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27237090                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90830122                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90830122                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16651390                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10585695                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4028                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2301                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           968634                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1816014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       923175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14523                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       229603                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18392586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14595509                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30462                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6384347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19485213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          673                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8477491                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.721678                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3071677     36.23%     36.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1803066     21.27%     57.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1135760     13.40%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       865218     10.21%     81.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       752300      8.87%     89.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       384229      4.53%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       332417      3.92%     98.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62170      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70654      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8477491                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85433     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17329     14.40%     85.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17537     14.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12156571     83.29%     83.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207297      1.42%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1613      0.01%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1449862      9.93%     94.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       780166      5.35%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14595509                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.628349                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             120299                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37819270                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24780902                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14219409                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14715808                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        54424                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       720127                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          278                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237761                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        901969                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          71651                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8245                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18396489                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1816014                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       923175                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2287                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       242300                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14360472                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1359970                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       235037                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2117785                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2024844                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            757815                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.602127                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14229027                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14219409                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9259102                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26141455                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.586389                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354192                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9754833                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11979993                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6416592                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209427                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7575522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.581408                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.128596                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3063049     40.43%     40.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2048715     27.04%     67.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       833820     11.01%     78.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       468362      6.18%     84.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       379858      5.01%     89.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       153112      2.02%     91.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181547      2.40%     94.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92194      1.22%     95.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       354865      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7575522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9754833                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11979993                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1781301                       # Number of memory references committed
system.switch_cpus2.commit.loads              1095887                       # Number of loads committed
system.switch_cpus2.commit.membars               1614                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1721182                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10794542                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243912                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       354865                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25617242                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37695744                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 485889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9754833                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11979993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9754833                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.918866                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.918866                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.088298                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.088298                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64602918                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19649742                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18621247                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3228                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3224455                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2630038                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       217369                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1364974                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1258778                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          347509                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9711                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3228703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17722091                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3224455                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1606287                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3936017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1151707                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        604200                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1594318                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       105804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8700628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.525952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.290817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4764611     54.76%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          259858      2.99%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          486123      5.59%     63.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          483062      5.55%     68.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          299645      3.44%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          239264      2.75%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151583      1.74%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          140177      1.61%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1876305     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8700628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.359737                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.977166                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3369406                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       597771                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3779007                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22969                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        931468                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       543485                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21261346                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        931468                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3615906                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104650                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       158766                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3550796                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       339036                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20486378                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140252                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104734                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28758003                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95573724                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95573724                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17735681                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11022317                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3639                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1748                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           949032                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1902552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       965518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        12184                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       413116                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19310209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15354031                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29736                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6565306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20101462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8700628                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.764704                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890946                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3023635     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1854952     21.32%     56.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1280749     14.72%     70.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       810815      9.32%     80.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       844137      9.70%     89.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       414110      4.76%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       323019      3.71%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        73764      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75447      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8700628                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          95587     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18543     14.06%     86.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17708     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12847645     83.68%     83.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       206067      1.34%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1747      0.01%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1485212      9.67%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       813360      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15354031                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.712973                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             131838                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39570264                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25879051                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15005257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15485869                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        48432                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       745956                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232746                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        931468                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54281                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9247                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19313708                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1902552                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       965518                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1748                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       256690                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15152495                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1417973                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       201536                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2213521                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2146924                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            795548                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.690489                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15010182                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15005257                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9562422                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27447669                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.674062                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348387                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10330161                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12719871                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6593852                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       219771                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7769159                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637226                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141080                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2992660     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2155573     27.75%     66.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       894894     11.52%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       445132      5.73%     83.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       448392      5.77%     89.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       181923      2.34%     91.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185492      2.39%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        97765      1.26%     95.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       367328      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7769159                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10330161                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12719871                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1889368                       # Number of memory references committed
system.switch_cpus3.commit.loads              1156596                       # Number of loads committed
system.switch_cpus3.commit.membars               1748                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1835999                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11459674                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       262362                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       367328                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26715554                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39559558                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 262752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10330161                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12719871                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10330161                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.867690                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.867690                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.152485                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.152485                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68071654                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20846153                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19526476                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3496                       # number of misc regfile writes
system.l20.replacements                          2356                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          471735                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6452                       # Sample count of references to valid blocks.
system.l20.avg_refs                         73.114538                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.712149                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.884938                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1186.937886                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2892.465028                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001395                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002657                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.289780                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.706168                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         7528                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7528                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1578                       # number of Writeback hits
system.l20.Writeback_hits::total                 1578                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         7528                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7528                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         7528                       # number of overall hits
system.l20.overall_hits::total                   7528                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2345                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2356                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2345                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2356                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2345                       # number of overall misses
system.l20.overall_misses::total                 2356                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1495207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    388066956                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      389562163                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1495207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    388066956                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       389562163                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1495207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    388066956                       # number of overall miss cycles
system.l20.overall_miss_latency::total      389562163                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9873                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9884                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1578                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1578                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9873                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9884                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9873                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9884                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.237516                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.238365                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.237516                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.238365                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.237516                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.238365                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 165486.974840                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165348.965620                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 165486.974840                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165348.965620                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 165486.974840                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165348.965620                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 552                       # number of writebacks
system.l20.writebacks::total                      552                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2345                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2356                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2345                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2356                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2345                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2356                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    361389850                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    362760427                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    361389850                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    362760427                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    361389850                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    362760427                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.238365                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.238365                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.238365                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154110.810235                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153973.016553                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154110.810235                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153973.016553                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154110.810235                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153973.016553                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1879                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          114703                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5975                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.197155                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  70                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.938080                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   985.009650                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3026.052271                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017090                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003647                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.240481                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.738782                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3550                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l21.Writeback_hits::total                  940                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3550                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3550                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3550                       # number of overall hits
system.l21.overall_hits::total                   3550                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1864                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1879                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1864                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1879                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1864                       # number of overall misses
system.l21.overall_misses::total                 1879                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    258314446                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      260602442                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    258314446                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       260602442                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    258314446                       # number of overall miss cycles
system.l21.overall_miss_latency::total      260602442                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5414                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5429                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5414                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5429                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5414                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5429                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.344293                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.346104                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.344293                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.346104                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.344293                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.346104                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138580.711373                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 138692.092602                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138580.711373                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 138692.092602                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138580.711373                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 138692.092602                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 299                       # number of writebacks
system.l21.writebacks::total                      299                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1864                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1879                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1864                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1879                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1864                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1879                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    236177490                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    238288786                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    236177490                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    238288786                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    236177490                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    238288786                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.344293                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.346104                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.344293                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.346104                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.344293                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.346104                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126704.662017                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126816.810005                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126704.662017                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126816.810005                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126704.662017                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126816.810005                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2500                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          312170                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6596                       # Sample count of references to valid blocks.
system.l22.avg_refs                         47.327168                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.414901                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.290271                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   956.238629                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3091.056199                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009134                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002756                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.233457                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.754652                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         4662                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4662                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1509                       # number of Writeback hits
system.l22.Writeback_hits::total                 1509                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         4662                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4662                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         4662                       # number of overall hits
system.l22.overall_hits::total                   4662                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2487                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2500                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2487                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2500                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2487                       # number of overall misses
system.l22.overall_misses::total                 2500                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1573434                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    414231266                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      415804700                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1573434                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    414231266                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       415804700                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1573434                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    414231266                       # number of overall miss cycles
system.l22.overall_miss_latency::total      415804700                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7149                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7162                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1509                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1509                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7149                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7162                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7149                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7162                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.347881                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.349065                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.347881                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.349065                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.347881                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.349065                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 166558.611178                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 166321.880000                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 166558.611178                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 166321.880000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 166558.611178                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 166321.880000                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 483                       # number of writebacks
system.l22.writebacks::total                      483                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2487                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2500                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2487                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2500                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2487                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2500                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    385929579                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    387355580                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    385929579                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    387355580                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    385929579                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    387355580                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.347881                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.349065                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.347881                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.349065                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.347881                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.349065                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 155178.761158                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 154942.232000                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 155178.761158                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 154942.232000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 155178.761158                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 154942.232000                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           938                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          255804                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5034                       # Sample count of references to valid blocks.
system.l23.avg_refs                         50.815256                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           86.560255                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.977956                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   466.932557                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3528.529231                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021133                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003413                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.113997                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.861457                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3173                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3173                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1017                       # number of Writeback hits
system.l23.Writeback_hits::total                 1017                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3173                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3173                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3173                       # number of overall hits
system.l23.overall_hits::total                   3173                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          924                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  938                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          924                       # number of demand (read+write) misses
system.l23.demand_misses::total                   938                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          924                       # number of overall misses
system.l23.overall_misses::total                  938                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2050162                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    145490186                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      147540348                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2050162                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    145490186                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       147540348                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2050162                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    145490186                       # number of overall miss cycles
system.l23.overall_miss_latency::total      147540348                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4097                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4111                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1017                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1017                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4097                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4111                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4097                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4111                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.225531                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.228168                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.225531                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.228168                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.225531                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.228168                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 146440.142857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 157456.911255                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 157292.481876                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 146440.142857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 157456.911255                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 157292.481876                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 146440.142857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 157456.911255                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 157292.481876                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 517                       # number of writebacks
system.l23.writebacks::total                      517                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          924                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             938                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          924                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              938                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          924                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             938                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1890704                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    134931630                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    136822334                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1890704                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    134931630                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    136822334                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1890704                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    134931630                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    136822334                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.225531                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.228168                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.225531                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.228168                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.225531                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.228168                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 135050.285714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146029.902597                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 145866.027719                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 135050.285714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 146029.902597                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 145866.027719                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 135050.285714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 146029.902597                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 145866.027719                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964527                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573183                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.174229                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882956                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565522                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565522                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565522                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565522                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1546577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1546577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565533                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565533                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565533                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565533                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9873                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468854                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10129                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17224.686938                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.845388                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.154612                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897834                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102166                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167105                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943782                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943782                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943782                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943782                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38411                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38426                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38426                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38426                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38426                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2090264941                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2090264941                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2389303                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2389303                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2092654244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2092654244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2092654244                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2092654244                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205516                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205516                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982208                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982208                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982208                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982208                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019385                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019385                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019385                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019385                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54418.394236                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54418.394236                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 159286.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 159286.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54459.330766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54459.330766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54459.330766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54459.330766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1578                       # number of writebacks
system.cpu0.dcache.writebacks::total             1578                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28538                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28553                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28553                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28553                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28553                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9873                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9873                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9873                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    449045787                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    449045787                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    449045787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    449045787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    449045787                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    449045787                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45482.202674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45482.202674                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45482.202674                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45482.202674                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45482.202674                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45482.202674                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.938027                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913283225                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685024.400369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.938027                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023939                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868490                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1817235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1817235                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1817235                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1817235                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1817235                       # number of overall hits
system.cpu1.icache.overall_hits::total        1817235                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1817251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1817251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1817251                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1817251                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1817251                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1817251                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5414                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207703283                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5670                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36631.972310                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.877588                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.122412                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2248739                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2248739                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       483123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        483123                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1109                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1109                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2731862                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2731862                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2731862                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2731862                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17907                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17907                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17907                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17907                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17907                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17907                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1604645277                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1604645277                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1604645277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1604645277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1604645277                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1604645277                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2266646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2266646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       483123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       483123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2749769                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2749769                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2749769                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2749769                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007900                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006512                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89609.944547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89609.944547                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89609.944547                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89609.944547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89609.944547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89609.944547                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu1.dcache.writebacks::total              940                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12493                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12493                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12493                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5414                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5414                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5414                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5414                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    284910423                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    284910423                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    284910423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    284910423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    284910423                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    284910423                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52624.754895                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52624.754895                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 52624.754895                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52624.754895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 52624.754895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52624.754895                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.965518                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006576211                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029387.522177                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.965518                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020778                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1495456                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1495456                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1495456                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1495456                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1495456                       # number of overall hits
system.cpu2.icache.overall_hits::total        1495456                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1949757                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1949757                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1949757                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1949757                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1949757                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1949757                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1495473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1495473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1495473                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1495473                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1495473                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1495473                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 114691.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 114691.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 114691.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1586434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1586434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1586434                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 122033.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7149                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165452884                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7405                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22343.400945                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.931938                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.068062                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878640                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121360                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1033323                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1033323                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       682187                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        682187                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2200                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2200                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1614                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1614                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1715510                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1715510                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1715510                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1715510                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15742                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15742                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15742                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15742                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15742                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15742                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1234958988                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1234958988                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1234958988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1234958988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1234958988                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1234958988                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1049065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1049065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       682187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       682187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1731252                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1731252                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1731252                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1731252                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015006                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015006                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009093                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009093                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009093                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009093                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 78449.942066                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78449.942066                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 78449.942066                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 78449.942066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 78449.942066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 78449.942066                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1509                       # number of writebacks
system.cpu2.dcache.writebacks::total             1509                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8593                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8593                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8593                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8593                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7149                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7149                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7149                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7149                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7149                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7149                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    451386164                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    451386164                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    451386164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    451386164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    451386164                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    451386164                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004129                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004129                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 63139.762764                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63139.762764                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 63139.762764                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63139.762764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 63139.762764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63139.762764                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.977909                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004554175                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169663.444924                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.977909                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022400                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741952                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1594301                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1594301                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1594301                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1594301                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1594301                       # number of overall hits
system.cpu3.icache.overall_hits::total        1594301                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2745513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2745513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2745513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2745513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2745513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2745513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1594318                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1594318                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1594318                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1594318                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1594318                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1594318                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 161500.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 161500.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 161500.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 161500.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 161500.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 161500.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2081832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2081832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2081832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2081832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2081832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2081832                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 148702.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 148702.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4097                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153914295                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4353                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35358.211578                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.272489                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.727511                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864346                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135654                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1081695                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1081695                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       729340                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        729340                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1748                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1748                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1748                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1811035                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1811035                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1811035                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1811035                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10589                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10589                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10589                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10589                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10589                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10589                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    714011198                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    714011198                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    714011198                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    714011198                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    714011198                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    714011198                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1092284                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1092284                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       729340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       729340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1748                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1748                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1821624                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1821624                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1821624                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1821624                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009694                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005813                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005813                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67429.521012                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67429.521012                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 67429.521012                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67429.521012                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67429.521012                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67429.521012                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1017                       # number of writebacks
system.cpu3.dcache.writebacks::total             1017                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6492                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6492                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6492                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6492                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6492                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6492                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4097                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4097                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4097                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4097                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4097                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4097                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    166509294                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    166509294                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    166509294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    166509294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    166509294                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    166509294                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002249                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002249                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40641.760801                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40641.760801                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 40641.760801                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40641.760801                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 40641.760801                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40641.760801                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
