/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [15:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [2:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [22:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _01_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_10z;
  assign out_data[6:0] = _01_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { in_data[153:148], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[2:1], celloutsig_0_1z, celloutsig_0_4z } & { celloutsig_0_0z[13:6], celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_2z[6:0] & celloutsig_0_0z[9:3];
  assign celloutsig_1_0z = in_data[152:150] & in_data[105:103];
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] & in_data[88:86];
  assign celloutsig_1_5z = in_data[155:152] & in_data[123:120];
  assign celloutsig_1_8z = { _00_[6:0], celloutsig_1_3z, celloutsig_1_7z } & { celloutsig_1_1z[9:3], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_4z = - celloutsig_0_2z[8:3];
  assign celloutsig_0_5z = - in_data[94:92];
  assign celloutsig_1_3z = - celloutsig_1_1z[9:5];
  assign celloutsig_1_4z = - in_data[121:119];
  assign celloutsig_1_9z = - _00_[5:1];
  assign celloutsig_0_2z = - { celloutsig_0_0z[12:3], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[183:170] >> in_data[128:115];
  assign celloutsig_1_7z = celloutsig_1_6z[6:2] >> { celloutsig_1_6z[3:2], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[160:159], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z } >> in_data[136:117];
  assign celloutsig_1_13z = celloutsig_1_8z[9:7] >> celloutsig_1_7z[4:2];
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_13z } >> { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_1_18z = { _00_[8:5], celloutsig_1_7z } >> celloutsig_1_8z[10:2];
  assign celloutsig_1_6z = { celloutsig_1_5z[1], celloutsig_1_4z, celloutsig_1_0z } ^ { celloutsig_1_0z[2:1], celloutsig_1_3z };
  assign celloutsig_1_12z = in_data[181:174] ^ celloutsig_1_1z[13:6];
  assign celloutsig_1_19z = { celloutsig_1_14z[17:4], celloutsig_1_9z, celloutsig_1_0z } ^ { celloutsig_1_18z[6:0], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_13z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 16'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[33:18];
  assign out_data[42:32] = celloutsig_0_6z ^ { celloutsig_0_2z[9:5], celloutsig_0_4z };
  assign { out_data[136:128], out_data[117:96], out_data[45:43] } = { celloutsig_1_18z, celloutsig_1_19z, 3'h0 };
endmodule
