// Seed: 290819620
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  assign id_3 = 1;
  defparam id_4.id_5 = 1;
  initial begin
    id_4 <= 1;
  end
  logic id_6;
  logic id_7;
  logic id_8, id_9, id_10;
endmodule
