================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu May 29 21:24:28 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         TRANS_FFT
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              26101
FF:               15353
DSP:              163
BRAM:             20
URAM:             0
SRL:              107


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 6.518       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                | 26101 | 15353 | 163 | 20   |      |     |        |      |         |          |        |
|   (inst)                                            | 104   | 3171  |     |      |      |     |        |      |         |          |        |
|   DATA_x_U                                          | 624   |       |     | 4    |      |     |        |      |         |          |        |
|   DATA_y_U                                          | 682   |       |     | 4    |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U66            | 1089  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U67            | 1033  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U68            | 1229  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U69            | 1078  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U70            | 718   | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U71            | 782   | 369   | 3   |      |      |     |        |      |         |          |        |
|   data_x_U_x                                        | 192   |       |     | 4    |      |     |        |      |         |          |        |
|   data_y_U_x                                        | 527   |       |     | 4    |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U74                 | 168   | 213   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U75                 | 169   | 213   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U76                 | 104   | 213   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U77                 | 104   | 188   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U78                 | 77    | 149   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U79                 | 77    | 149   | 8   |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U72                | 751   | 369   | 3   |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U73                | 751   | 369   | 3   |      |      |     |        |      |         |          |        |
|   grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550     | 4922  | 3604  |     |      |      |     |        |      |         |          |        |
|     (grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550) | 4678  | 3596  |     |      |      |     |        |      |         |          |        |
|   grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580     | 5758  | 3500  |     |      |      |     |        |      |         |          |        |
|     (grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580) | 5509  | 3495  |     |      |      |     |        |      |         |          |        |
|   grp_sin_or_cos_double_s_fu_5138                   | 4673  | 993   | 91  |      |      |     |        |      |         |          |        |
|     (grp_sin_or_cos_double_s_fu_5138)               | 1628  | 540   |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K0_U                | 283   | 59    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K1_U                | 209   | 18    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K2_U                | 166   | 26    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K3_U                | 130   | 16    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K4_U                | 94    | 25    |     |      |      |     |        |      |         |          |        |
|     mul_170s_53ns_170_2_1_U9                        | 661   | 86    | 27  |      |      |     |        |      |         |          |        |
|     mul_35ns_25ns_60_1_1_U1                         | 25    |       | 2   |      |      |     |        |      |         |          |        |
|     mul_42ns_33ns_75_1_1_U2                         | 102   |       | 4   |      |      |     |        |      |         |          |        |
|     mul_49ns_44s_93_1_1_U3                          | 104   |       | 6   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U4                         | 506   |       | 9   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U5                         | 82    |       | 9   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U6                         | 82    |       | 9   |      |      |     |        |      |         |          |        |
|     mul_56ns_52s_108_1_1_U7                         | 248   |       | 9   |      |      |     |        |      |         |          |        |
|     mul_64s_63ns_126_1_1_U8                         | 157   |       | 16  |      |      |     |        |      |         |          |        |
|     ref_4oPi_table_256_U                            | 197   | 223   |     |      |      |     |        |      |         |          |        |
|   smem_U                                            | 489   |       |     | 4    |      |     |        |      |         |          |        |
|   twiddles8_reversed8_U                             |       | 3     |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.99%  | OK     |
| FD                                                        | 50%       | 0.88%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.03%  | OK     |
| CARRY8                                                    | 25%       | 0.42%  | OK     |
| MUXF7                                                     | 15%       | 0.09%  | OK     |
| DSP                                                       | 80%       | 2.74%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.74%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.74%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 147    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.55   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                          | ENDPOINT PIN                                                                                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                         |                                                                                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.482 | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C | grp_sin_or_cos_double_s_fu_5138/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[11]    |           20 |        166 |          6.231 |          3.585 |        2.646 |
| Path2 | 1.482 | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C | grp_sin_or_cos_double_s_fu_5138/mul_49ns_44s_93_1_1_U3/tmp_product__0__0/DSP_A_B_DATA_INST/B[11] |           20 |        166 |          6.231 |          3.585 |        2.646 |
| Path3 | 1.482 | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U5/tmp_product__0/DSP_A_B_DATA_INST/B[11]   |           20 |        166 |          6.231 |          3.585 |        2.646 |
| Path4 | 1.482 | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U5/tmp_product__4/DSP_A_B_DATA_INST/B[11]   |           20 |        166 |          6.231 |          3.585 |        2.646 |
| Path5 | 1.482 | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[11]      |           20 |        166 |          6.231 |          3.585 |        2.646 |
+-------+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                              | Primitive Type         |
    +------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]                                    | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_314                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_292                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_243                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_169                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_99__0              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_32__1              | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_4                  | CLB.LUT.LUT4           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST  | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                | Primitive Type         |
    +--------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]                                      | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41                | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_314                  | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_292                  | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_243                  | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_169                  | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_99__0                | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_32__1                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_4                    | CLB.LUT.LUT4           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0                 | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2                 | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_44s_93_1_1_U3/tmp_product__0__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +--------------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                              | Primitive Type         |
    +------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]                                    | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_314                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_292                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_243                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_169                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_99__0              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_32__1              | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_4                  | CLB.LUT.LUT4           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U5/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                              | Primitive Type         |
    +------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]                                    | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_314                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_292                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_243                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_169                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_99__0              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_32__1              | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_4                  | CLB.LUT.LUT4           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U5/tmp_product__4/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                              | Primitive Type         |
    +------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]                                    | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_314                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_292                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_243                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_169                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_99__0              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_32__1              | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_4                  | CLB.LUT.LUT4           |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fft1D_512_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fft1D_512_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fft1D_512_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fft1D_512_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fft1D_512_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fft1D_512_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


