<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mm › c-tx39.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>c-tx39.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * r2300.c: R2000 and R3000 specific mmu/cache code.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> *</span>
<span class="cm"> * with a lot of changes to make this thing work for R3000s</span>
<span class="cm"> * Tx39XX R4k style caches added. HK</span>
<span class="cm"> * Copyright (C) 1998, 1999, 2000 Harald Koerfgen</span>
<span class="cm"> * Copyright (C) 1998 Gleb Raiko &amp; Vladimir Roganov</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>

<span class="cp">#include &lt;asm/cacheops.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/isadep.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>

<span class="cm">/* For R3000 cores with R4000 style caches */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icache_size</span><span class="p">,</span> <span class="n">dcache_size</span><span class="p">;</span>		<span class="cm">/* Size in bytes */</span>

<span class="cp">#include &lt;asm/r4kcache.h&gt;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">r3k_have_wired_reg</span><span class="p">;</span>	<span class="cm">/* in r3k-tlb.c */</span>

<span class="cm">/* This sequence is required to ensure icache is disabled immediately */</span>
<span class="cp">#define TX39_STOP_STREAMING() \</span>
<span class="cp">__asm__ __volatile__( \</span>
<span class="cp">	&quot;.set    push\n\t&quot; \</span>
<span class="cp">	&quot;.set    noreorder\n\t&quot; \</span>
<span class="cp">	&quot;b       1f\n\t&quot; \</span>
<span class="cp">	&quot;nop\n\t&quot; \</span>
<span class="cp">	&quot;1:\n\t&quot; \</span>
<span class="cp">	&quot;.set pop&quot; \</span>
<span class="cp">	)</span>

<span class="cm">/* TX39H-style cache flush routines. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39h_flush_icache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">config</span><span class="p">;</span>

	<span class="cm">/* disable icache (set ICE#) */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TX39_CONF_ICE</span><span class="p">);</span>
	<span class="n">TX39_STOP_STREAMING</span><span class="p">();</span>
	<span class="n">blast_icache16</span><span class="p">();</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39h_dma_cache_wback_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Catch bad driver code */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">iob</span><span class="p">();</span>
	<span class="n">blast_inv_dcache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* TX39H2,TX39H3 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39_blast_dcache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">!=</span> <span class="n">CPU_TX3912</span><span class="p">)</span>
		<span class="n">blast_dcache16_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39_blast_dcache_page_indexed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">blast_dcache16_page_indexed</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39_blast_dcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">blast_dcache16</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39_blast_icache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">config</span><span class="p">;</span>
	<span class="cm">/* disable icache (set ICE#) */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TX39_CONF_ICE</span><span class="p">);</span>
	<span class="n">TX39_STOP_STREAMING</span><span class="p">();</span>
	<span class="n">blast_icache16_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39_blast_icache_page_indexed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">config</span><span class="p">;</span>
	<span class="cm">/* disable icache (set ICE#) */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TX39_CONF_ICE</span><span class="p">);</span>
	<span class="n">TX39_STOP_STREAMING</span><span class="p">();</span>
	<span class="n">blast_icache16_page_indexed</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39_blast_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">config</span><span class="p">;</span>
	<span class="cm">/* disable icache (set ICE#) */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TX39_CONF_ICE</span><span class="p">);</span>
	<span class="n">TX39_STOP_STREAMING</span><span class="p">();</span>
	<span class="n">blast_icache16</span><span class="p">();</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39__flush_cache_vmap</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tx39_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39__flush_cache_vunmap</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tx39_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39_flush_cache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_dc_aliases</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">tx39_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx39___flush_cache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tx39_blast_dcache</span><span class="p">();</span>
	<span class="n">tx39_blast_icache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_flush_cache_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_dc_aliases</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mm</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">tx39_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_flush_cache_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_dc_aliases</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">tx39_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_flush_cache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">exec</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">;</span>
	<span class="n">pgd_t</span> <span class="o">*</span><span class="n">pgdp</span><span class="p">;</span>
	<span class="n">pud_t</span> <span class="o">*</span><span class="n">pudp</span><span class="p">;</span>
	<span class="n">pmd_t</span> <span class="o">*</span><span class="n">pmdp</span><span class="p">;</span>
	<span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If ownes no valid ASID yet, cannot possibly have gotten</span>
<span class="cm">	 * this page into the cache.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mm</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">page</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
	<span class="n">pgdp</span> <span class="o">=</span> <span class="n">pgd_offset</span><span class="p">(</span><span class="n">mm</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>
	<span class="n">pudp</span> <span class="o">=</span> <span class="n">pud_offset</span><span class="p">(</span><span class="n">pgdp</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>
	<span class="n">pmdp</span> <span class="o">=</span> <span class="n">pmd_offset</span><span class="p">(</span><span class="n">pudp</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>
	<span class="n">ptep</span> <span class="o">=</span> <span class="n">pte_offset</span><span class="p">(</span><span class="n">pmdp</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the page isn&#39;t marked valid, the page cannot possibly be</span>
<span class="cm">	 * in the cache.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pte_val</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">_PAGE_PRESENT</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Doing flushes for another ASID than the current one is</span>
<span class="cm">	 * too difficult since stupid R4k caches do a TLB translation</span>
<span class="cm">	 * for every cache flush operation.  So we do indexed flushes</span>
<span class="cm">	 * in that case, which doesn&#39;t overly flush the cache too much.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">mm</span> <span class="o">==</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">pte_val</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">_PAGE_VALID</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_dc_aliases</span> <span class="o">||</span> <span class="n">exec</span><span class="p">)</span>
			<span class="n">tx39_blast_dcache_page</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exec</span><span class="p">)</span>
			<span class="n">tx39_blast_icache_page</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>

		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Do indexed flush, too much work to get the (possible) TLB refills</span>
<span class="cm">	 * to work correctly.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_dc_aliases</span> <span class="o">||</span> <span class="n">exec</span><span class="p">)</span>
		<span class="n">tx39_blast_dcache_page_indexed</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">exec</span><span class="p">)</span>
		<span class="n">tx39_blast_icache_page_indexed</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">local_tx39_flush_data_cache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tx39_blast_dcache_page</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_flush_data_cache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tx39_blast_dcache_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">&gt;</span> <span class="n">dcache_size</span><span class="p">)</span>
		<span class="n">tx39_blast_dcache</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">protected_blast_dcache_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">&gt;</span> <span class="n">icache_size</span><span class="p">)</span>
		<span class="n">tx39_blast_icache</span><span class="p">();</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">config</span><span class="p">;</span>
		<span class="cm">/* disable icache (set ICE#) */</span>
		<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>
		<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TX39_CONF_ICE</span><span class="p">);</span>
		<span class="n">TX39_STOP_STREAMING</span><span class="p">();</span>
		<span class="n">protected_blast_icache_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
		<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_flush_kernel_vmap_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_dma_cache_wback_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">size</span> <span class="o">|</span> <span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">end</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">tx39_blast_dcache_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="n">addr</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span><span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="n">end</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">dcache_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tx39_blast_dcache</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">blast_dcache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_dma_cache_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">size</span> <span class="o">|</span> <span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">end</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">tx39_blast_dcache_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="n">addr</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span><span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="n">end</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">dcache_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tx39_blast_dcache</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">blast_inv_dcache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tx39_flush_cache_sigtramp</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ic_lsize</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dc_lsize</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">config</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">protected_writeback_dcache_line</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">dc_lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="cm">/* disable icache (set ICE#) */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TX39_CONF_ICE</span><span class="p">);</span>
	<span class="n">TX39_STOP_STREAMING</span><span class="p">();</span>
	<span class="n">protected_flush_icache_line</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">ic_lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">tx39_probe_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">config</span><span class="p">;</span>

	<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>

	<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">10</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">TX39_CONF_ICS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
				  <span class="n">TX39_CONF_ICS_SHIFT</span><span class="p">));</span>
	<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">10</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">TX39_CONF_DCS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
				  <span class="n">TX39_CONF_DCS_SHIFT</span><span class="p">));</span>

	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_TX3912</span>:
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_TX3927</span>:
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_TX3922</span>:
	<span class="nl">default:</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">tx39_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="n">build_clear_page</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="n">build_copy_page</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">config</span><span class="p">;</span>

	<span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_conf</span><span class="p">();</span>
	<span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TX39_CONF_WBON</span><span class="p">;</span>
	<span class="n">write_c0_conf</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>

	<span class="n">tx39_probe_cache</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_TX3912</span>:
		<span class="cm">/* TX39/H core (writethru direct-map cache) */</span>
		<span class="n">__flush_cache_vmap</span>	<span class="o">=</span> <span class="n">tx39__flush_cache_vmap</span><span class="p">;</span>
		<span class="n">__flush_cache_vunmap</span>	<span class="o">=</span> <span class="n">tx39__flush_cache_vunmap</span><span class="p">;</span>
		<span class="n">flush_cache_all</span>	<span class="o">=</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">__flush_cache_all</span>	<span class="o">=</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">flush_cache_mm</span>		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">flush_cache_range</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">flush_cache_page</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">flush_icache_range</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">local_flush_icache_range</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>

		<span class="n">flush_cache_sigtramp</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">local_flush_data_cache_page</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>
		<span class="n">flush_data_cache_page</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">tx39h_flush_icache_all</span><span class="p">;</span>

		<span class="n">_dma_cache_wback_inv</span>	<span class="o">=</span> <span class="n">tx39h_dma_cache_wback_inv</span><span class="p">;</span>

		<span class="n">shm_align_mask</span>		<span class="o">=</span> <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_TX3922</span>:
	<span class="k">case</span> <span class="n">CPU_TX3927</span>:
	<span class="nl">default:</span>
		<span class="cm">/* TX39/H2,H3 core (writeback 2way-set-associative cache) */</span>
		<span class="n">r3k_have_wired_reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">write_c0_wired</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* set 8 on reset... */</span>
		<span class="cm">/* board-dependent init code may set WBON */</span>

		<span class="n">__flush_cache_vmap</span>	<span class="o">=</span> <span class="n">tx39__flush_cache_vmap</span><span class="p">;</span>
		<span class="n">__flush_cache_vunmap</span>	<span class="o">=</span> <span class="n">tx39__flush_cache_vunmap</span><span class="p">;</span>

		<span class="n">flush_cache_all</span> <span class="o">=</span> <span class="n">tx39_flush_cache_all</span><span class="p">;</span>
		<span class="n">__flush_cache_all</span> <span class="o">=</span> <span class="n">tx39___flush_cache_all</span><span class="p">;</span>
		<span class="n">flush_cache_mm</span> <span class="o">=</span> <span class="n">tx39_flush_cache_mm</span><span class="p">;</span>
		<span class="n">flush_cache_range</span> <span class="o">=</span> <span class="n">tx39_flush_cache_range</span><span class="p">;</span>
		<span class="n">flush_cache_page</span> <span class="o">=</span> <span class="n">tx39_flush_cache_page</span><span class="p">;</span>
		<span class="n">flush_icache_range</span> <span class="o">=</span> <span class="n">tx39_flush_icache_range</span><span class="p">;</span>
		<span class="n">local_flush_icache_range</span> <span class="o">=</span> <span class="n">tx39_flush_icache_range</span><span class="p">;</span>

		<span class="n">__flush_kernel_vmap_range</span> <span class="o">=</span> <span class="n">tx39_flush_kernel_vmap_range</span><span class="p">;</span>

		<span class="n">flush_cache_sigtramp</span> <span class="o">=</span> <span class="n">tx39_flush_cache_sigtramp</span><span class="p">;</span>
		<span class="n">local_flush_data_cache_page</span> <span class="o">=</span> <span class="n">local_tx39_flush_data_cache_page</span><span class="p">;</span>
		<span class="n">flush_data_cache_page</span> <span class="o">=</span> <span class="n">tx39_flush_data_cache_page</span><span class="p">;</span>

		<span class="n">_dma_cache_wback_inv</span> <span class="o">=</span> <span class="n">tx39_dma_cache_wback_inv</span><span class="p">;</span>
		<span class="n">_dma_cache_wback</span> <span class="o">=</span> <span class="n">tx39_dma_cache_wback_inv</span><span class="p">;</span>
		<span class="n">_dma_cache_inv</span> <span class="o">=</span> <span class="n">tx39_dma_cache_inv</span><span class="p">;</span>

		<span class="n">shm_align_mask</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span>
		                       <span class="p">(</span><span class="n">dcache_size</span> <span class="o">/</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		                       <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">icache_size</span> <span class="o">/</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>
	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">dcache_size</span> <span class="o">/</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>

	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">/</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">/</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">&gt;</span> <span class="n">PAGE_SIZE</span><span class="p">)</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_ALIASES</span><span class="p">;</span>

	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Primary instruction cache %ldkB, linesize %d bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">icache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Primary data cache %ldkB, linesize %d bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dcache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>

	<span class="n">build_clear_page</span><span class="p">();</span>
	<span class="n">build_copy_page</span><span class="p">();</span>
	<span class="n">tx39h_flush_icache_all</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
