--
-- VHDL Architecture AhbLiteComponents_test.ahbAds1282_tb.struct
--
-- Created:
--          by - francois.UNKNOWN (WE3673)
--          at - 18:56:57 22.04.2016
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.2 (Build 10)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY AhbLite;
  USE AhbLite.ahbLite.all;

LIBRARY AhbLiteComponents;
LIBRARY AhbLiteComponents_test;

ARCHITECTURE struct OF ahbAds1282_tb IS

   -- Architecture declarations
   constant adcDataBitNb: positive := 24;
   constant vRefP: real := 5.0;
   constant vRefN: real := 0.0;

   -- Internal signal declarations
   SIGNAL AINP1    : real;
   SIGNAL AINP2    : real;
   SIGNAL CLK      : std_uLogic;
   SIGNAL DIN      : std_uLogic;
   SIGNAL DOUT     : std_uLogic;
   SIGNAL DRDY_n   : std_ulogic;
   SIGNAL RESET_n  : std_uLogic;
   SIGNAL SCLK     : std_uLogic;
   SIGNAL enable   : std_uLogic;
   SIGNAL hAddr    : unsigned( ahbAddressBitNb-1 DOWNTO 0 );
   SIGNAL hClk     : std_uLogic;
   SIGNAL hRData   : std_ulogic_vector(ahbDataBitNb-1 DOWNTO 0);
   SIGNAL hReady   : std_uLogic;
   SIGNAL hReset_n : std_uLogic;
   SIGNAL hResp    : std_uLogic;
   SIGNAL hSel     : std_uLogic;
   SIGNAL hTrans   : std_ulogic_vector(ahbTransBitNb-1 DOWNTO 0);
   SIGNAL hWData   : std_ulogic_vector(ahbDataBitNb-1 DOWNTO 0);
   SIGNAL hWrite   : std_uLogic;


   -- Component Declarations
   COMPONENT ahbAds1282
   GENERIC (
      dataBitNb : positive := 8
   );
   PORT (
      DOUT     : IN     std_uLogic ;
      DRDY_n   : IN     std_ulogic ;
      enable   : IN     std_uLogic ;
      hAddr    : IN     unsigned ( ahbAddressBitNb-1 DOWNTO 0 );
      hClk     : IN     std_uLogic ;
      hReset_n : IN     std_uLogic ;
      hSel     : IN     std_uLogic ;
      hTrans   : IN     std_ulogic_vector (ahbTransBitNb-1 DOWNTO 0);
      hWData   : IN     std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
      hWrite   : IN     std_uLogic ;
      CLK      : OUT    std_uLogic ;
      DIN      : OUT    std_uLogic ;
      RESET_n  : OUT    std_uLogic ;
      SCLK     : OUT    std_uLogic ;
      hRData   : OUT    std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
      hReady   : OUT    std_uLogic ;
      hResp    : OUT    std_uLogic 
   );
   END COMPONENT;
   COMPONENT ads1282
   GENERIC (
      VREFP : real := 5.0;
      VREFN : real := 0.0
   );
   PORT (
      AINP1   : IN     real ;
      AINP2   : IN     real ;
      CLK     : IN     std_ulogic ;
      DIN     : IN     std_ulogic ;
      RESET_n : IN     std_ulogic ;
      SCLK    : IN     std_ulogic ;
      DOUT    : OUT    std_ulogic ;
      DRDY_n  : OUT    std_ulogic
   );
   END COMPONENT;
   COMPONENT ahbAds1282_tester
   PORT (
      hRData   : IN     std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
      hReady   : IN     std_uLogic ;
      hResp    : IN     std_uLogic ;
      AINP1    : OUT    real ;
      AINP2    : OUT    real ;
      enable   : OUT    std_uLogic ;
      hAddr    : OUT    unsigned ( ahbAddressBitNb-1 DOWNTO 0 );
      hClk     : OUT    std_uLogic ;
      hReset_n : OUT    std_uLogic ;
      hSel     : OUT    std_uLogic ;
      hTrans   : OUT    std_ulogic_vector (ahbTransBitNb-1 DOWNTO 0);
      hWData   : OUT    std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
      hWrite   : OUT    std_uLogic 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : ads1282 USE ENTITY AhbLiteComponents_test.ads1282;
   FOR ALL : ahbAds1282 USE ENTITY AhbLiteComponents.ahbAds1282;
   FOR ALL : ahbAds1282_tester USE ENTITY AhbLiteComponents_test.ahbAds1282_tester;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   I_DUT : ahbAds1282
      GENERIC MAP (
         dataBitNb => adcDataBitNb
      )
      PORT MAP (
         DOUT     => DOUT,
         DRDY_n   => DRDY_n,
         enable   => enable,
         hAddr    => hAddr,
         hClk     => hClk,
         hReset_n => hReset_n,
         hSel     => hSel,
         hTrans   => hTrans,
         hWData   => hWData,
         hWrite   => hWrite,
         CLK      => CLK,
         DIN      => DIN,
         RESET_n  => RESET_n,
         SCLK     => SCLK,
         hRData   => hRData,
         hReady   => hReady,
         hResp    => hResp
      );
   I_ADC : ads1282
      GENERIC MAP (
         VREFP => 5.0,
         VREFN => 0.0
      )
      PORT MAP (
         AINP1   => AINP1,
         AINP2   => AINP2,
         CLK     => CLK,
         DIN     => DIN,
         RESET_n => RESET_n,
         SCLK    => SCLK,
         DOUT    => DOUT,
         DRDY_n  => DRDY_n
      );
   I_tester : ahbAds1282_tester
      PORT MAP (
         hRData   => hRData,
         hReady   => hReady,
         hResp    => hResp,
         AINP1    => AINP1,
         AINP2    => AINP2,
         enable   => enable,
         hAddr    => hAddr,
         hClk     => hClk,
         hReset_n => hReset_n,
         hSel     => hSel,
         hTrans   => hTrans,
         hWData   => hWData,
         hWrite   => hWrite
      );

END struct;
