<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32520 Peripheral Driver API: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32520 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32520</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('modules.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9660;</span><a class="el" href="group__ctb.html" target="_self">CTB</a></td><td class="desc"></td></tr>
<tr id="row_0_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_0_" class="arrow" onclick="toggleFolder('0_0_')">&#9658;</span><a class="el" href="group__aes__registers.html" target="_self">AES_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the AES Peripheral Module </td></tr>
<tr id="row_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_e_s___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">AES Peripheral Register Offsets from the AES Base Peripheral Address </td></tr>
<tr id="row_0_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_1_" class="arrow" onclick="toggleFolder('0_1_')">&#9658;</span><a class="el" href="group__ctb__registers.html" target="_self">CTB_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the CTB Peripheral Module </td></tr>
<tr id="row_0_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">CTB Peripheral Register Offsets from the CTB Base Peripheral Address </td></tr>
<tr id="row_0_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_r_y_p_t_o___c_t_r_l.html" target="_self">CTB_CRYPTO_CTRL</a></td><td class="desc">Crypto Control Register </td></tr>
<tr id="row_0_1_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_i_p_h_e_r___c_t_r_l.html" target="_self">CTB_CIPHER_CTRL</a></td><td class="desc">Cipher Control Register </td></tr>
<tr id="row_0_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___h_a_s_h___c_t_r_l.html" target="_self">CTB_HASH_CTRL</a></td><td class="desc">HASH Control Register </td></tr>
<tr id="row_0_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_r_c___c_t_r_l.html" target="_self">CTB_CRC_CTRL</a></td><td class="desc">CRC Control Register </td></tr>
<tr id="row_0_1_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___d_m_a___s_r_c.html" target="_self">CTB_DMA_SRC</a></td><td class="desc">Crypto DMA Source Address </td></tr>
<tr id="row_0_1_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___d_m_a___d_e_s_t.html" target="_self">CTB_DMA_DEST</a></td><td class="desc">Crypto DMA Destination Address </td></tr>
<tr id="row_0_1_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___d_m_a___c_n_t.html" target="_self">CTB_DMA_CNT</a></td><td class="desc">Crypto DMA Byte Count </td></tr>
<tr id="row_0_1_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_r_y_p_t_o___d_i_n.html" target="_self">CTB_CRYPTO_DIN</a></td><td class="desc">Crypto Data Input. Data input can be written to this register instead of using the DMA. This register writes to the FIFO. This register occupies four successive words to allow the use of multi-store instructions. Words can be written to any location, they will be placed in the FIFO in the order they are written. The endian swap input control bit affects this register </td></tr>
<tr id="row_0_1_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_r_y_p_t_o___d_o_u_t.html" target="_self">CTB_CRYPTO_DOUT</a></td><td class="desc">Crypto Data Output. Resulting data from cipher calculation. Data is placed in the lower words of these four registers depending on the algorithm. For block cipher modes, this register holds the result of most recent encryption or decryption operation. These registers are affected by the endian swap bits </td></tr>
<tr id="row_0_1_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_r_c___p_o_l_y.html" target="_self">CTB_CRC_POLY</a></td><td class="desc">CRC Polynomial. The polynomial to be used for Galois Field calculations (CRC or LFSR) should be written to this register. This register is affected by the MSB control bit </td></tr>
<tr id="row_0_1_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_r_c___v_a_l.html" target="_self">CTB_CRC_VAL</a></td><td class="desc">CRC Value. This is the state for the Galois Field. This register holds the result of a CRC calculation or the current state of the LFSR. This register is affected by the MSB control bit </td></tr>
<tr id="row_0_1_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_r_c___p_r_n_g.html" target="_self">CTB_CRC_PRNG</a></td><td class="desc">Pseudo-Random Number Generator. Output of the Galois Field shift register. This holds the resulting pseudo-random number if entropy is disabled or true random number if entropy is enabled </td></tr>
<tr id="row_0_1_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___h_a_m___e_c_c.html" target="_self">CTB_HAM_ECC</a></td><td class="desc">Hamming ECC Register </td></tr>
<tr id="row_0_1_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_i_p_h_e_r___i_n_i_t.html" target="_self">CTB_CIPHER_INIT</a></td><td class="desc">Initial Vector. For block cipher operations that use CBC, CFB, OFB, or CNTR modes, this register holds the initial value. This register is updated with each encryption or decryption operation. This register is affected by the endian swap bits </td></tr>
<tr id="row_0_1_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___c_i_p_h_e_r___k_e_y.html" target="_self">CTB_CIPHER_KEY</a></td><td class="desc">Cipher Key. This register holds the key used for block cipher operations. The lower words are used for block ciphers that use shorter key lengths. This register is affected by the endian swap input control bits </td></tr>
<tr id="row_0_1_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___h_a_s_h___d_i_g_e_s_t.html" target="_self">CTB_HASH_DIGEST</a></td><td class="desc">This register holds the calculated hash value. This register is affected by the endian swap bits </td></tr>
<tr id="row_0_1_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___h_a_s_h___m_s_g___s_z.html" target="_self">CTB_HASH_MSG_SZ</a></td><td class="desc">Message Size. This register holds the lowest 32-bit of message size in bytes </td></tr>
<tr id="row_0_1_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___a___l_e_n_g_t_h__0.html" target="_self">CTB_A_LENGTH_0</a></td><td class="desc">.AAD Length Register 0 </td></tr>
<tr id="row_0_1_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___a___l_e_n_g_t_h__1.html" target="_self">CTB_A_LENGTH_1</a></td><td class="desc">.AAD Length Register 1 </td></tr>
<tr id="row_0_1_20_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___p_l_d___l_e_n_g_t_h__0.html" target="_self">CTB_PLD_LENGTH_0</a></td><td class="desc">.PLD Length Register 0 </td></tr>
<tr id="row_0_1_21_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___p_l_d___l_e_n_g_t_h__1.html" target="_self">CTB_PLD_LENGTH_1</a></td><td class="desc">.LENGTH </td></tr>
<tr id="row_0_1_22_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___t_a_g_m_i_c.html" target="_self">CTB_TAGMIC</a></td><td class="desc">TAG/MIC Registers </td></tr>
<tr id="row_0_1_23_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___c_n.html" target="_self">CTB_SCA_CN</a></td><td class="desc">SCA Control 0 Register </td></tr>
<tr id="row_0_1_24_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___a_c_n.html" target="_self">CTB_SCA_ACN</a></td><td class="desc">SCA Advanced Control Register </td></tr>
<tr id="row_0_1_25_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___s_t.html" target="_self">CTB_SCA_ST</a></td><td class="desc">SCA Status Register </td></tr>
<tr id="row_0_1_26_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___p_p_x___a_d_d_r.html" target="_self">CTB_SCA_PPX_ADDR</a></td><td class="desc">PPX Coordinate Data Pointer Register </td></tr>
<tr id="row_0_1_27_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___p_p_y___a_d_d_r.html" target="_self">CTB_SCA_PPY_ADDR</a></td><td class="desc">PPY Coordinate Data Pointer Register </td></tr>
<tr id="row_0_1_28_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___p_p_z___a_d_d_r.html" target="_self">CTB_SCA_PPZ_ADDR</a></td><td class="desc">PPZ Coordinate Data Pointer Register </td></tr>
<tr id="row_0_1_29_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___p_q_x___a_d_d_r.html" target="_self">CTB_SCA_PQX_ADDR</a></td><td class="desc">PQX Coordinate Data Pointer Register </td></tr>
<tr id="row_0_1_30_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___p_q_y___a_d_d_r.html" target="_self">CTB_SCA_PQY_ADDR</a></td><td class="desc">PQY Coordinate Data Pointer Register </td></tr>
<tr id="row_0_1_31_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___p_q_z___a_d_d_r.html" target="_self">CTB_SCA_PQZ_ADDR</a></td><td class="desc">PQZ Coordinate Data Pointer Register </td></tr>
<tr id="row_0_1_32_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___r_d_s_a___a_d_d_r.html" target="_self">CTB_SCA_RDSA_ADDR</a></td><td class="desc">SCA RDSA Address Register </td></tr>
<tr id="row_0_1_33_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___r_e_s___a_d_d_r.html" target="_self">CTB_SCA_RES_ADDR</a></td><td class="desc">SCA Result Address Register </td></tr>
<tr id="row_0_1_34_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___o_p___b_u_f_f___a_d_d_r.html" target="_self">CTB_SCA_OP_BUFF_ADDR</a></td><td class="desc">SCA Operation Buffer Address Register </td></tr>
<tr id="row_0_1_35_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_t_b___s_c_a___m_o_d_d_a_t_a.html" target="_self">CTB_SCA_MODDATA</a></td><td class="desc">SCA Modulo Data Input Register </td></tr>
<tr id="row_0_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_2_" class="arrow" onclick="toggleFolder('0_2_')">&#9658;</span><a class="el" href="group__trng__registers.html" target="_self">TRNG_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TRNG Peripheral Module </td></tr>
<tr id="row_0_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">TRNG Peripheral Register Offsets from the TRNG Base Peripheral Address </td></tr>
<tr id="row_0_2_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___c_n.html" target="_self">TRNG_CN</a></td><td class="desc">TRNG Control Register </td></tr>
<tr id="row_0_2_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___s_t.html" target="_self">TRNG_ST</a></td><td class="desc">Data. The content of this register is valid only when RNG_IS = 1. When TRNG is disabled, read returns 0x0000 0000 </td></tr>
<tr id="row_0_2_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___d_a_t_a.html" target="_self">TRNG_DATA</a></td><td class="desc">Data. The content of this register is valid only when RNG_IS = 1. When TRNG is disabled, read returns 0x0000 0000 </td></tr>
<tr id="row_1_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__dma.html" target="_self">Direct Memory Access (DMA)</a></td><td class="desc"></td></tr>
<tr id="row_1_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_0_" class="arrow" onclick="toggleFolder('1_0_')">&#9658;</span><a class="el" href="group__dma__registers.html" target="_self">DMA_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the DMA Peripheral Module </td></tr>
<tr id="row_1_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">DMA Peripheral Register Offsets from the DMA Base Peripheral Address </td></tr>
<tr id="row_1_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_n.html" target="_self">DMA_CN</a></td><td class="desc">DMA Control Register </td></tr>
<tr id="row_1_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___i_n_t_r.html" target="_self">DMA_INTR</a></td><td class="desc">DMA Interrupt Register </td></tr>
<tr id="row_1_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_f_g.html" target="_self">DMA_CFG</a></td><td class="desc">DMA Channel Configuration Register </td></tr>
<tr id="row_1_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___s_t.html" target="_self">DMA_ST</a></td><td class="desc">DMA Channel Status Register </td></tr>
<tr id="row_1_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___s_r_c.html" target="_self">DMA_SRC</a></td><td class="desc">Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD </td></tr>
<tr id="row_1_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___d_s_t.html" target="_self">DMA_DST</a></td><td class="desc">Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD </td></tr>
<tr id="row_1_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_n_t.html" target="_self">DMA_CNT</a></td><td class="desc">DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered </td></tr>
<tr id="row_1_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___s_r_c___r_l_d.html" target="_self">DMA_SRC_RLD</a></td><td class="desc">Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition </td></tr>
<tr id="row_1_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___d_s_t___r_l_d.html" target="_self">DMA_DST_RLD</a></td><td class="desc">Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition </td></tr>
<tr id="row_1_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_n_t___r_l_d.html" target="_self">DMA_CNT_RLD</a></td><td class="desc">DMA Channel Count Reload Register </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_2_" class="arrow" onclick="toggleFolder('2_')">&#9660;</span><a class="el" href="group__flc.html" target="_self">Flash Controller  (FLC)</a></td><td class="desc"></td></tr>
<tr id="row_2_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_0_" class="arrow" onclick="toggleFolder('2_0_')">&#9658;</span><a class="el" href="group__flc__registers.html" target="_self">FLC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the FLC Peripheral Module </td></tr>
<tr id="row_2_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">FLC Peripheral Register Offsets from the FLC Base Peripheral Address </td></tr>
<tr id="row_2_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___f_l_s_h___a_d_d_r.html" target="_self">FLC_FLSH_ADDR</a></td><td class="desc">Flash Write Address </td></tr>
<tr id="row_2_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___f_l_s_h___c_l_k_d_i_v.html" target="_self">FLC_FLSH_CLKDIV</a></td><td class="desc">Flash Clock Divide. The clock (PLL0) is divided by this value to generate a 1 MHz clock for Flash controller </td></tr>
<tr id="row_2_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___f_l_s_h___c_n.html" target="_self">FLC_FLSH_CN</a></td><td class="desc">Flash Control Register </td></tr>
<tr id="row_2_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___f_l_s_h___i_n_t.html" target="_self">FLC_FLSH_INT</a></td><td class="desc">Flash Interrupt Register </td></tr>
<tr id="row_2_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___f_l_s_h___d_a_t_a.html" target="_self">FLC_FLSH_DATA</a></td><td class="desc">Flash Write Data </td></tr>
<tr id="row_2_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___a_c_n_t_l.html" target="_self">FLC_ACNTL</a></td><td class="desc">Access Control Register. Writing the ACTRL register with the following values in the order shown, allows read and write access to the system and user Information block: pflc-actrl = 0x3a7f5ca3; pflc-actrl = 0xa1e34f20; pflc-actrl = 0x9608b2c1. When unlocked, a write of any word will disable access to system and user information block. Readback of this register is always zero </td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group__gpio.html" target="_self">General-Purpose Input/Output (GPIO)</a></td><td class="desc"></td></tr>
<tr id="row_3_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_3_0_" class="arrow" onclick="toggleFolder('3_0_')">&#9658;</span><a class="el" href="group__gpio__port__pin.html" target="_self">Port and Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_3_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port.html" target="_self">Port Definitions</a></td><td class="desc"></td></tr>
<tr id="row_3_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin.html" target="_self">Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_3_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_3_1_" class="arrow" onclick="toggleFolder('3_1_')">&#9658;</span><a class="el" href="group__gpio__registers.html" target="_self">GPIO_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the GPIO Peripheral Module </td></tr>
<tr id="row_3_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">GPIO Peripheral Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_3_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n0.html" target="_self">GPIO_EN0</a></td><td class="desc">GPIO Function Enable Register. Each bit controls the GPIO_EN setting for one GPIO pin on the associated port </td></tr>
<tr id="row_3_1_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n0___s_e_t.html" target="_self">GPIO_EN0_SET</a></td><td class="desc">GPIO Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_3_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n0___c_l_r.html" target="_self">GPIO_EN0_CLR</a></td><td class="desc">GPIO Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_3_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___e_n.html" target="_self">GPIO_OUT_EN</a></td><td class="desc">GPIO Output Enable Register. Each bit controls the GPIO_OUT_EN setting for one GPIO pin in the associated port </td></tr>
<tr id="row_3_1_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html" target="_self">GPIO_OUT_EN_SET</a></td><td class="desc">GPIO Output Enable Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_3_1_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html" target="_self">GPIO_OUT_EN_CLR</a></td><td class="desc">GPIO Output Enable Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_3_1_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t.html" target="_self">GPIO_OUT</a></td><td class="desc">GPIO Output Register. Each bit controls the GPIO_OUT setting for one pin in the associated port. This register can be written either directly, or by using the GPIO_OUT_SET and GPIO_OUT_CLR registers </td></tr>
<tr id="row_3_1_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___s_e_t.html" target="_self">GPIO_OUT_SET</a></td><td class="desc">GPIO Output Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT to 1, without affecting other bits in that register </td></tr>
<tr id="row_3_1_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___c_l_r.html" target="_self">GPIO_OUT_CLR</a></td><td class="desc">GPIO Output Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT to 0, without affecting other bits in that register </td></tr>
<tr id="row_3_1_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n.html" target="_self">GPIO_IN</a></td><td class="desc">GPIO Input Register. Read-only register to read from the logic states of the GPIO pins on this port </td></tr>
<tr id="row_3_1_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___m_o_d.html" target="_self">GPIO_INT_MOD</a></td><td class="desc">GPIO Interrupt Mode Register. Each bit in this register controls the interrupt mode setting for the associated GPIO pin on this port </td></tr>
<tr id="row_3_1_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___p_o_l.html" target="_self">GPIO_INT_POL</a></td><td class="desc">GPIO Interrupt Polarity Register. Each bit in this register controls the interrupt polarity setting for one GPIO pin in the associated port </td></tr>
<tr id="row_3_1_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n___e_n.html" target="_self">GPIO_IN_EN</a></td><td class="desc">GPIO Input Enable </td></tr>
<tr id="row_3_1_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___e_n.html" target="_self">GPIO_INT_EN</a></td><td class="desc">GPIO Interrupt Enable Register. Each bit in this register controls the GPIO interrupt enable for the associated pin on the GPIO port </td></tr>
<tr id="row_3_1_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html" target="_self">GPIO_INT_EN_SET</a></td><td class="desc">GPIO Interrupt Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_INT_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_3_1_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html" target="_self">GPIO_INT_EN_CLR</a></td><td class="desc">GPIO Interrupt Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_3_1_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___s_t_a_t.html" target="_self">GPIO_INT_STAT</a></td><td class="desc">GPIO Interrupt Status Register. Each bit in this register contains the pending interrupt status for the associated GPIO pin in this port </td></tr>
<tr id="row_3_1_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___c_l_r.html" target="_self">GPIO_INT_CLR</a></td><td class="desc">GPIO Status Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_STAT to 0, without affecting other bits in that register </td></tr>
<tr id="row_3_1_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___w_a_k_e___e_n.html" target="_self">GPIO_WAKE_EN</a></td><td class="desc">GPIO Wake Enable Register. Each bit in this register controls the PMU wakeup enable for the associated GPIO pin in this port </td></tr>
<tr id="row_3_1_20_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html" target="_self">GPIO_WAKE_EN_SET</a></td><td class="desc">GPIO Wake Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_WAKE_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_3_1_21_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html" target="_self">GPIO_WAKE_EN_CLR</a></td><td class="desc">GPIO Wake Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_WAKE_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_3_1_22_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html" target="_self">GPIO_INT_DUAL_EDGE</a></td><td class="desc">GPIO Interrupt Dual Edge Mode Register. Each bit in this register selects dual edge mode for the associated GPIO pin in this port </td></tr>
<tr id="row_3_1_23_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___p_d_p_u___s_e_l0.html" target="_self">GPIO_PDPU_SEL0</a></td><td class="desc">GPIO Input Mode Config 1. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port </td></tr>
<tr id="row_3_1_24_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___p_d_p_u___s_e_l1.html" target="_self">GPIO_PDPU_SEL1</a></td><td class="desc">GPIO Input Mode Config 2. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port </td></tr>
<tr id="row_3_1_25_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n1.html" target="_self">GPIO_EN1</a></td><td class="desc">GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port </td></tr>
<tr id="row_3_1_26_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n1___s_e_t.html" target="_self">GPIO_EN1_SET</a></td><td class="desc">GPIO Alternate Function Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN1 to 1, without affecting other bits in that register </td></tr>
<tr id="row_3_1_27_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n1___c_l_r.html" target="_self">GPIO_EN1_CLR</a></td><td class="desc">GPIO Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN1 to 0, without affecting other bits in that register </td></tr>
<tr id="row_3_1_28_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___d_s___s_e_l0.html" target="_self">GPIO_DS_SEL0</a></td><td class="desc">GPIO Drive Strength Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode </td></tr>
<tr id="row_3_1_29_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___d_s___s_e_l1.html" target="_self">GPIO_DS_SEL1</a></td><td class="desc">GPIO Drive Strength 1 Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode </td></tr>
<tr id="row_3_1_30_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___p_s_s_e_l.html" target="_self">GPIO_PSSEL</a></td><td class="desc">GPIO Pull Select Mode </td></tr>
<tr id="row_4_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9660;</span><a class="el" href="group__i2c.html" target="_self">I2C</a></td><td class="desc"></td></tr>
<tr id="row_4_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_0_" class="arrow" onclick="toggleFolder('4_0_')">&#9658;</span><a class="el" href="group__i2c__registers.html" target="_self">I2C_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the I2C Peripheral Module </td></tr>
<tr id="row_4_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">I2C Peripheral Register Offsets from the I2C Base Peripheral Address </td></tr>
<tr id="row_4_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___c_n.html" target="_self">I2C_CN</a></td><td class="desc">Control Register0 </td></tr>
<tr id="row_4_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___s_t.html" target="_self">I2C_ST</a></td><td class="desc">Status Register </td></tr>
<tr id="row_4_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t0.html" target="_self">I2C_INT0</a></td><td class="desc">Interrupt Status Register </td></tr>
<tr id="row_4_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t_e_n0.html" target="_self">I2C_INTEN0</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_4_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t1.html" target="_self">I2C_INT1</a></td><td class="desc">Interrupt Status Register 1 </td></tr>
<tr id="row_4_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t_e_n1.html" target="_self">I2C_INTEN1</a></td><td class="desc">Interrupt Staus Register 1 </td></tr>
<tr id="row_4_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___f_i_f_o.html" target="_self">I2C_FIFO</a></td><td class="desc">FIFO Configuration Register </td></tr>
<tr id="row_4_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___r_x_c_f_g.html" target="_self">I2C_RXCFG</a></td><td class="desc">Receive Control Register 0 </td></tr>
<tr id="row_4_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___r_x.html" target="_self">I2C_RX</a></td><td class="desc">Receive Control Register 1 </td></tr>
<tr id="row_4_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___t_x_c_f_g.html" target="_self">I2C_TXCFG</a></td><td class="desc">Transmit Control Register 0 </td></tr>
<tr id="row_4_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___t_x.html" target="_self">I2C_TX</a></td><td class="desc">Transmit Control Register 1 </td></tr>
<tr id="row_4_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___d_a_t_a.html" target="_self">I2C_DATA</a></td><td class="desc">Data Register </td></tr>
<tr id="row_4_0_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___m_c_n.html" target="_self">I2C_MCN</a></td><td class="desc">Master Control Register </td></tr>
<tr id="row_4_0_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___c_k_l.html" target="_self">I2C_CKL</a></td><td class="desc">Clock Low Register </td></tr>
<tr id="row_4_0_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___c_k_h.html" target="_self">I2C_CKH</a></td><td class="desc">Clock high Register </td></tr>
<tr id="row_4_0_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___t_o.html" target="_self">I2C_TO</a></td><td class="desc">Timeout Register </td></tr>
<tr id="row_4_0_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___s_l_a.html" target="_self">I2C_SLA</a></td><td class="desc">Slave Address Register </td></tr>
<tr id="row_4_0_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___d_m_a.html" target="_self">I2C_DMA</a></td><td class="desc">DMA Register </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9660;</span><a class="el" href="group__icc.html" target="_self">ICC</a></td><td class="desc"></td></tr>
<tr id="row_5_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_0_" class="arrow" onclick="toggleFolder('5_0_')">&#9658;</span><a class="el" href="group__icc__registers.html" target="_self">ICC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the ICC Peripheral Module </td></tr>
<tr id="row_5_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">ICC Peripheral Register Offsets from the ICC Base Peripheral Address </td></tr>
<tr id="row_5_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___c_a_c_h_e___i_d.html" target="_self">ICC_CACHE_ID</a></td><td class="desc">Cache ID Register </td></tr>
<tr id="row_5_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___m_e_m_c_f_g.html" target="_self">ICC_MEMCFG</a></td><td class="desc">Memory Configuration Register </td></tr>
<tr id="row_5_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___c_a_c_h_e___c_t_r_l.html" target="_self">ICC_CACHE_CTRL</a></td><td class="desc">Cache Control and Status Register </td></tr>
<tr id="row_6_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_6_" class="arrow" onclick="toggleFolder('6_')">&#9660;</span><a class="el" href="group__pwrseq.html" target="_self">Low Power (LP)</a></td><td class="desc"></td></tr>
<tr id="row_6_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_0_" class="arrow" onclick="toggleFolder('6_0_')">&#9658;</span><a class="el" href="group__pwrseq__registers.html" target="_self">PWRSEQ_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PWRSEQ Peripheral Module </td></tr>
<tr id="row_6_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">PWRSEQ Peripheral Register Offsets from the PWRSEQ Base Peripheral Address </td></tr>
<tr id="row_6_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_c_n.html" target="_self">PWRSEQ_LPCN</a></td><td class="desc">Low Power Control Register </td></tr>
<tr id="row_6_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html" target="_self">PWRSEQ_LPWKST0</a></td><td class="desc">Low Power I/O Wakeup Status Register 0. This register indicates the low power wakeup status for GPIO0 </td></tr>
<tr id="row_6_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html" target="_self">PWRSEQ_LPWKEN0</a></td><td class="desc">Low Power I/O Wakeup Enable Register 0. This register enables low power wakeup functionality for GPIO0 </td></tr>
<tr id="row_6_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html" target="_self">PWRSEQ_LPWKST1</a></td><td class="desc">Low Power I/O Wakeup Status Register 1. This register indicates the low power wakeup status for GPIO1 </td></tr>
<tr id="row_6_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html" target="_self">PWRSEQ_LPWKEN1</a></td><td class="desc">Low Power I/O Wakeup Enable Register 1. This register enables low power wakeup functionality for GPIO1 </td></tr>
<tr id="row_6_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html" target="_self">PWRSEQ_LPPWKST</a></td><td class="desc">Low Power Peripheral Wakeup Status Register </td></tr>
<tr id="row_6_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html" target="_self">PWRSEQ_LPMEMSD</a></td><td class="desc">Low Power Memory Shutdown Control </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__assertions.html" target="_self">Assertion Checks for Debugging</a></td><td class="desc">Assertion checks for debugging </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___m_x_c__delay.html" target="_self">Delay Utility Functions</a></td><td class="desc">Asynchronous delay routines based on the SysTick Timer </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___m_x_c___error___codes.html" target="_self">Error Codes</a></td><td class="desc">A list of common error codes used by the API </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__lock__utilities.html" target="_self">Exclusive Access Locks</a></td><td class="desc">Lock functions to obtain and release a variable for exclusive access. These functions are marked interrupt safe if they are interrupt safe </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_11_" class="arrow" onclick="toggleFolder('11_')">&#9660;</span><a class="el" href="group__sfe.html" target="_self">Serial Flash Emulator (SFE)</a></td><td class="desc"></td></tr>
<tr id="row_11_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_11_0_" class="arrow" onclick="toggleFolder('11_0_')">&#9658;</span><a class="el" href="group__sfe__registers.html" target="_self">SFE_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SFE Peripheral Module </td></tr>
<tr id="row_11_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SFE Peripheral Register Offsets from the SFE Base Peripheral Address </td></tr>
<tr id="row_11_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___c_f_g.html" target="_self">SFE_CFG</a></td><td class="desc">SFE Configuration Register </td></tr>
<tr id="row_11_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___h_f_s_a.html" target="_self">SFE_HFSA</a></td><td class="desc">SFE Host Flash Start Address Register </td></tr>
<tr id="row_11_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___h_r_s_a.html" target="_self">SFE_HRSA</a></td><td class="desc">SFE Host RAM Start Address Register </td></tr>
<tr id="row_11_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___s_f_d_p___s_b_a.html" target="_self">SFE_SFDP_SBA</a></td><td class="desc">SFE Discoverable Parameter System Base Register </td></tr>
<tr id="row_11_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___f_l_a_s_h___s_b_a.html" target="_self">SFE_FLASH_SBA</a></td><td class="desc">Flash System Base Address Register </td></tr>
<tr id="row_11_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___f_l_a_s_h___s_t_a.html" target="_self">SFE_FLASH_STA</a></td><td class="desc">Flash System Top Address Register </td></tr>
<tr id="row_11_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___r_a_m___s_b_a.html" target="_self">SFE_RAM_SBA</a></td><td class="desc">RAM System Base Address Register </td></tr>
<tr id="row_11_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_f_e___r_a_m___s_t_a.html" target="_self">SFE_RAM_STA</a></td><td class="desc">RAM System Top Address Register </td></tr>
<tr id="row_12_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_12_" class="arrow" onclick="toggleFolder('12_')">&#9660;</span><a class="el" href="group__smon.html" target="_self">Security Monitor(SMON)</a></td><td class="desc"></td></tr>
<tr id="row_12_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_12_0_" class="arrow" onclick="toggleFolder('12_0_')">&#9658;</span><a class="el" href="group__smon__registers.html" target="_self">SMON_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SMON Peripheral Module </td></tr>
<tr id="row_12_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SMON Peripheral Register Offsets from the SMON Base Peripheral Address </td></tr>
<tr id="row_12_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___e_x_t_s_c_n.html" target="_self">SMON_EXTSCN</a></td><td class="desc">External Sensor Control Register </td></tr>
<tr id="row_12_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___i_n_t_s_c_n.html" target="_self">SMON_INTSCN</a></td><td class="desc">Internal Sensor Control Register </td></tr>
<tr id="row_12_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___s_e_c_a_l_m.html" target="_self">SMON_SECALM</a></td><td class="desc">Security Alarm Register </td></tr>
<tr id="row_12_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___s_e_c_d_i_a_g.html" target="_self">SMON_SECDIAG</a></td><td class="desc">Security Diagnostic Register </td></tr>
<tr id="row_12_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___s_e_c_s_t.html" target="_self">SMON_SECST</a></td><td class="desc">Security Monitor Status Register </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_13_" class="arrow" onclick="toggleFolder('13_')">&#9660;</span><a class="el" href="group__spi.html" target="_self">SPI</a></td><td class="desc"></td></tr>
<tr id="row_13_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_13_0_" class="arrow" onclick="toggleFolder('13_0_')">&#9658;</span><a class="el" href="group__spi__registers.html" target="_self">SPI_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPI Peripheral Module </td></tr>
<tr id="row_13_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPI Peripheral Register Offsets from the SPI Base Peripheral Address </td></tr>
<tr id="row_13_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_a_t_a32.html" target="_self">SPI_DATA32</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_13_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_a_t_a16.html" target="_self">SPI_DATA16</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_13_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_a_t_a8.html" target="_self">SPI_DATA8</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_13_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___m_s_t_r___c_n_t_l.html" target="_self">SPI_MSTR_CNTL</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_13_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___t_r_n_m_t___s_i_z_e.html" target="_self">SPI_TRNMT_SIZE</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_13_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html" target="_self">SPI_STATIC_CONFIG</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_13_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___s_s___t_i_m_e.html" target="_self">SPI_SS_TIME</a></td><td class="desc">Register for controlling SPI peripheral/Slave Select Timing </td></tr>
<tr id="row_13_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html" target="_self">SPI_CLK_CONFIG</a></td><td class="desc">Register for controlling SPI clock rate </td></tr>
<tr id="row_13_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_m_a.html" target="_self">SPI_DMA</a></td><td class="desc">Register for controlling DMA </td></tr>
<tr id="row_13_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___i_n_t___f_l.html" target="_self">SPI_INT_FL</a></td><td class="desc">Register for reading and clearing interrupt flags. All bits are write 1 to clear </td></tr>
<tr id="row_13_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___i_n_t___e_n.html" target="_self">SPI_INT_EN</a></td><td class="desc">Register for enabling interrupts </td></tr>
<tr id="row_13_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___w_a_k_e___f_l.html" target="_self">SPI_WAKE_FL</a></td><td class="desc">Register for wake up flags. All bits in this register are write 1 to clear </td></tr>
<tr id="row_13_0_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___w_a_k_e___e_n.html" target="_self">SPI_WAKE_EN</a></td><td class="desc">Register for wake up enable </td></tr>
<tr id="row_13_0_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___s_t_a_t.html" target="_self">SPI_STAT</a></td><td class="desc">SPI Status register </td></tr>
<tr id="row_14_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_14_" class="arrow" onclick="toggleFolder('14_')">&#9660;</span><a class="el" href="group__tmr.html" target="_self">Timer (TMR)</a></td><td class="desc"></td></tr>
<tr id="row_14_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_14_0_" class="arrow" onclick="toggleFolder('14_0_')">&#9658;</span><a class="el" href="group__tmr__registers.html" target="_self">TMR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TMR Peripheral Module </td></tr>
<tr id="row_14_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_m_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">TMR Peripheral Register Offsets from the TMR Base Peripheral Address </td></tr>
<tr id="row_14_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_m_r___i_n_t_r.html" target="_self">TMR_INTR</a></td><td class="desc">Clear Interrupt. Writing a value (0 or 1) to a bit in this register clears the associated interrupt </td></tr>
<tr id="row_14_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_m_r___c_n.html" target="_self">TMR_CN</a></td><td class="desc">Timer Control Register </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_15_" class="arrow" onclick="toggleFolder('15_')">&#9660;</span><a class="el" href="group__uart.html" target="_self">UART</a></td><td class="desc"></td></tr>
<tr id="row_15_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_15_0_" class="arrow" onclick="toggleFolder('15_0_')">&#9658;</span><a class="el" href="group__uart__registers.html" target="_self">UART_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the UART Peripheral Module </td></tr>
<tr id="row_15_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">UART Peripheral Register Offsets from the UART Base Peripheral Address </td></tr>
<tr id="row_15_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___c_t_r_l.html" target="_self">UART_CTRL</a></td><td class="desc">Control Register </td></tr>
<tr id="row_15_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___s_t_a_t.html" target="_self">UART_STAT</a></td><td class="desc">Status Register </td></tr>
<tr id="row_15_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___i_n_t___e_n.html" target="_self">UART_INT_EN</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_15_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___i_n_t___s_t_a_t.html" target="_self">UART_INT_STAT</a></td><td class="desc">Interrupt Status Flags </td></tr>
<tr id="row_15_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___b_a_u_d0.html" target="_self">UART_BAUD0</a></td><td class="desc">Baud rate register. Integer portion </td></tr>
<tr id="row_15_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___b_a_u_d1.html" target="_self">UART_BAUD1</a></td><td class="desc">Baud rate register. Decimal Setting </td></tr>
<tr id="row_15_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___d_a_t_a.html" target="_self">UART_DATA</a></td><td class="desc">FIFO Data buffer </td></tr>
<tr id="row_15_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___d_m_a.html" target="_self">UART_DMA</a></td><td class="desc">DMA Configuration </td></tr>
<tr id="row_16_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_16_" class="arrow" onclick="toggleFolder('16_')">&#9660;</span><a class="el" href="group__wdt.html" target="_self">Watchdog Timer (WDT)</a></td><td class="desc"></td></tr>
<tr id="row_16_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_16_0_" class="arrow" onclick="toggleFolder('16_0_')">&#9658;</span><a class="el" href="group__wdt__registers.html" target="_self">WDT_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the WDT Peripheral Module </td></tr>
<tr id="row_16_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_t___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">WDT Peripheral Register Offsets from the WDT Base Peripheral Address </td></tr>
<tr id="row_16_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_t___c_t_r_l.html" target="_self">WDT_CTRL</a></td><td class="desc">Watchdog Timer Control Register </td></tr>
<tr id="row_16_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_t___r_s_t.html" target="_self">WDT_RST</a></td><td class="desc">Watchdog Timer Reset Register </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_17_" class="arrow" onclick="toggleFolder('17_')">&#9660;</span><a class="el" href="group__fcr__registers.html" target="_self">FCR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the FCR Peripheral Module </td></tr>
<tr id="row_17_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___f_c_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">FCR Peripheral Register Offsets from the FCR Base Peripheral Address </td></tr>
<tr id="row_17_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___f_c_r___f_c_t_r_l0.html" target="_self">FCR_FCTRL0</a></td><td class="desc">Register 0 </td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_18_" class="arrow" onclick="toggleFolder('18_')">&#9660;</span><a class="el" href="group__gcr__registers.html" target="_self">GCR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the GCR Peripheral Module </td></tr>
<tr id="row_18_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">GCR Peripheral Register Offsets from the GCR Base Peripheral Address </td></tr>
<tr id="row_18_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___s_y_s_c_t_r_l.html" target="_self">GCR_SYSCTRL</a></td><td class="desc">System Control </td></tr>
<tr id="row_18_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___r_s_t0.html" target="_self">GCR_RST0</a></td><td class="desc">Reset </td></tr>
<tr id="row_18_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___c_l_k_c_t_r_l.html" target="_self">GCR_CLKCTRL</a></td><td class="desc">Clock Control </td></tr>
<tr id="row_18_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_m.html" target="_self">GCR_PM</a></td><td class="desc">Power Management </td></tr>
<tr id="row_18_5_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_c_l_k_d_i_v.html" target="_self">GCR_PCLKDIV</a></td><td class="desc">Peripheral Clock Divider </td></tr>
<tr id="row_18_6_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_c_l_k_d_i_s0.html" target="_self">GCR_PCLKDIS0</a></td><td class="desc">Peripheral Clock Disable </td></tr>
<tr id="row_18_7_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___m_e_m_c_t_r_l.html" target="_self">GCR_MEMCTRL</a></td><td class="desc">Memory Clock Control Register </td></tr>
<tr id="row_18_8_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___m_e_m_z.html" target="_self">GCR_MEMZ</a></td><td class="desc">Memory Zeroize Control </td></tr>
<tr id="row_18_9_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___s_y_s_s_t.html" target="_self">GCR_SYSST</a></td><td class="desc">System Status Register </td></tr>
<tr id="row_18_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___r_s_t1.html" target="_self">GCR_RST1</a></td><td class="desc">Reset 1 </td></tr>
<tr id="row_18_11_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_c_l_k_d_i_s1.html" target="_self">GCR_PCLKDIS1</a></td><td class="desc">Peripheral Clock Disable </td></tr>
<tr id="row_18_12_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_v_e_n_t_e_n.html" target="_self">GCR_EVENTEN</a></td><td class="desc">Event Enable Register </td></tr>
<tr id="row_18_13_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___r_e_v_i_s_i_o_n.html" target="_self">GCR_REVISION</a></td><td class="desc">Revision Register </td></tr>
<tr id="row_18_14_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___s_y_s_i_e.html" target="_self">GCR_SYSIE</a></td><td class="desc">System Status Interrupt Enable Register </td></tr>
<tr id="row_18_15_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c_e_r_r.html" target="_self">GCR_ECCERR</a></td><td class="desc">ECC Error Register </td></tr>
<tr id="row_18_16_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c_c_e_d.html" target="_self">GCR_ECCCED</a></td><td class="desc">ECC Not Double Error Detect Register </td></tr>
<tr id="row_18_17_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c_i_e.html" target="_self">GCR_ECCIE</a></td><td class="desc">ECC IRQ Enable Register </td></tr>
<tr id="row_18_18_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c_a_d_d_r.html" target="_self">GCR_ECCADDR</a></td><td class="desc">ECC Error Address Register </td></tr>
<tr id="row_19_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_19_" class="arrow" onclick="toggleFolder('19_')">&#9660;</span><a class="el" href="group__mcr__registers.html" target="_self">MCR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the MCR Peripheral Module </td></tr>
<tr id="row_19_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">MCR Peripheral Register Offsets from the MCR Base Peripheral Address </td></tr>
<tr id="row_19_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_r___e_c_c_e_n.html" target="_self">MCR_ECCEN</a></td><td class="desc">ECC Enable Register </td></tr>
<tr id="row_20_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_20_" class="arrow" onclick="toggleFolder('20_')">&#9660;</span><a class="el" href="group__sir__registers.html" target="_self">SIR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SIR Peripheral Module </td></tr>
<tr id="row_20_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SIR Peripheral Register Offsets from the SIR Base Peripheral Address </td></tr>
<tr id="row_20_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___s_i_s_t_a_t.html" target="_self">SIR_SISTAT</a></td><td class="desc">System Initialization Status Register </td></tr>
<tr id="row_20_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___e_r_r_a_d_d_r.html" target="_self">SIR_ERRADDR</a></td><td class="desc">Read-only field set by the SIB block if a CRC error occurs during the read of the OTP memory. Contains the failing address in OTP memory (when CRCERR equals 1) </td></tr>
<tr id="row_20_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___f_s_t_a_t.html" target="_self">SIR_FSTAT</a></td><td class="desc">Funcstat register </td></tr>
<tr id="row_20_4_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___s_f_s_t_a_t.html" target="_self">SIR_SFSTAT</a></td><td class="desc">Secfuncstat register </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Dec 4 2020 11:02:32 for MAX32520 Peripheral Driver API by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
