#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 14 15:42:48 2018
# Process ID: 5400
# Current directory: C:/Users/arody/Documents/490/7_seg_online/7_seg_online.runs/synth_1
# Command line: vivado.exe -log seven_segment_display_VHDL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_segment_display_VHDL.tcl
# Log file: C:/Users/arody/Documents/490/7_seg_online/7_seg_online.runs/synth_1/seven_segment_display_VHDL.vds
# Journal file: C:/Users/arody/Documents/490/7_seg_online/7_seg_online.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source seven_segment_display_VHDL.tcl -notrace
Command: synth_design -top seven_segment_display_VHDL -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 358.715 ; gain = 99.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seven_segment_display_VHDL' [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/sources_1/new/seven_segment_display_VHDL.vhd:43]
WARNING: [Synth 8-614] signal 'displayed_number' is read in the process but is not in the sensitivity list [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/sources_1/new/seven_segment_display_VHDL.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element one_second_counter_reg was removed.  [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/sources_1/new/seven_segment_display_VHDL.vhd:124]
WARNING: [Synth 8-3848] Net displayed_number in module/entity seven_segment_display_VHDL does not have driver. [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/sources_1/new/seven_segment_display_VHDL.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display_VHDL' (1#1) [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/sources_1/new/seven_segment_display_VHDL.vhd:43]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[15]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[14]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[13]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[12]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[11]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[10]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[9]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[8]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[7]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[6]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[5]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[4]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[3]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[2]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[1]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 410.504 ; gain = 151.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 410.504 ; gain = 151.707
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_segment_display_VHDL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_segment_display_VHDL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 717.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 717.371 ; gain = 458.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 717.371 ; gain = 458.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 717.371 ; gain = 458.574
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/sources_1/new/seven_segment_display_VHDL.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 717.371 ; gain = 458.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_segment_display_VHDL 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/arody/Documents/490/7_seg_online/7_seg_online.srcs/sources_1/new/seven_segment_display_VHDL.vhd:87]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[15]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[14]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[13]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[12]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[11]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[10]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[9]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[8]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[7]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[6]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[5]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[4]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[3]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[2]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[1]
WARNING: [Synth 8-3331] design seven_segment_display_VHDL has unconnected port display_number[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 717.371 ; gain = 458.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:13 . Memory (MB): peak = 729.992 ; gain = 471.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:13 . Memory (MB): peak = 729.992 ; gain = 471.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:13 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |FDCE   |    21|
|6     |IBUF   |     2|
|7     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    46|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 749.129 ; gain = 490.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:50 . Memory (MB): peak = 749.129 ; gain = 183.465
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 749.129 ; gain = 490.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:28 . Memory (MB): peak = 749.129 ; gain = 502.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/arody/Documents/490/7_seg_online/7_seg_online.runs/synth_1/seven_segment_display_VHDL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seven_segment_display_VHDL_utilization_synth.rpt -pb seven_segment_display_VHDL_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 749.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 15:45:36 2018...
