#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 23 19:19:22 2025
# Process ID: 3244
# Current directory: E:/CODD/NanoProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14752 E:\CODD\NanoProcessor\Lab 9-10.xpr
# Log file: E:/CODD/NanoProcessor/vivado.log
# Journal file: E:/CODD/NanoProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/CODD/NanoProcessor/Lab 9-10.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
Finished Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.605 ; gain = 382.906
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.930 ; gain = 94.980
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri May 23 19:25:11 2025] Launched synth_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/synth_1/runme.log
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.791 . Memory (MB): peak = 1833.805 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
Finished Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri May 23 19:31:54 2025] Launched synth_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/synth_1/runme.log
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.737 . Memory (MB): peak = 1875.344 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri May 23 19:40:16 2025] Launched synth_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/synth_1/runme.log
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1880.121 ; gain = 0.000
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 23 19:41:31 2025] Launched impl_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1880.121 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1880.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.890 . Memory (MB): peak = 1931.625 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nano_Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1937.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd:35' bound to instance 'Slow_Clock' of component 'Slow_Clk' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd:40]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_Unit' of component 'Program_Counter' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (3#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/ROM.vhd:36' bound to instance 'Program_ROM' of component 'ROM' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:173]
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_3' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_2_3.vhd:34' bound to instance 'Mux_2_3_Unit' of component 'Mux_2_3' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Mux_2_3' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_2_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_3' (5#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_2_3.vhd:41]
WARNING: [Synth 8-5640] Port 'comp_en' is missing in component declaration [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:85]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Inst_Decoder' of component 'Instruction_Decoder' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (6#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Reg_Bank' of component 'Register_Bank' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_8_0' of component 'Decoder_3_8' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_4_0' of component 'Decoder_2_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_3_8.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_4' (7#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_4_1' of component 'Decoder_2_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_3_8.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (8#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R0' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4' (9#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R1' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:82]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R2' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:89]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R3' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:96]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R4' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R5' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:110]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R6' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:117]
INFO: [Synth 8-3491] module 'Register_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'R7' of component 'Register_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (10#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Register_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Mux_2_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_2_4.vhd:34' bound to instance 'Mux_2_4_Unit' of component 'Mux_2_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Mux_2_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_2_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_4' (11#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_2_4.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_8_4.vhd:34' bound to instance 'Mux_8_4_1' of component 'Mux_8_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Mux_8_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_8_4.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_4' (12#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Mux_8_4.vhd:34' bound to instance 'Mux_8_4_2' of component 'Mux_8_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:235]
INFO: [Synth 8-3491] module 'ALU' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/ALU.vhd:34' bound to instance 'Arithmetic_Logic_Unit' of component 'ALU' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:248]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Add_Sub_4' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Add_Sub_4.vhd:34' bound to instance 'ADD_SUB_UNIT' of component 'Add_Sub_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/ALU.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Add_Sub_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Add_Sub_4.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (13#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (14#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Add_Sub_4.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Add_Sub_4.vhd:80]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Add_Sub_4.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4' (15#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Add_Sub_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ALU' (16#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder_3' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Adder_3.vhd:34' bound to instance 'Adder_3_bit' of component 'Adder_3' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:259]
INFO: [Synth 8-638] synthesizing module 'Adder_3' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Adder_3.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Adder_3.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Adder_3.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Adder_3.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (17#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Adder_3.vhd:40]
INFO: [Synth 8-3491] module 'LUT' declared at 'E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/LUT.vhd:35' bound to instance 'LUT_Unit' of component 'LUT' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'LUT' [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/LUT.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT' (18#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/LUT.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (19#1) [E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:44]
WARNING: [Synth 8-3917] design Nano_Processor has port AnodeSelector[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port AnodeSelector[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port AnodeSelector[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port AnodeSelector[0] driven by constant 0
WARNING: [Synth 8-3331] design ALU has unconnected port Selector[1]
WARNING: [Synth 8-3331] design ALU has unconnected port Selector[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1937.852 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1937.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1937.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
Finished Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2024.156 ; gain = 86.305
78 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2115.051 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2115.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.829 . Memory (MB): peak = 2160.480 ; gain = 0.453
reset_run synth_1
launch_runs impl_1 -jobs 6
[Fri May 23 19:45:12 2025] Launched synth_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/synth_1/runme.log
[Fri May 23 19:45:12 2025] Launched impl_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/impl_1/runme.log
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.733 . Memory (MB): peak = 2166.410 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
Finished Parsing XDC File [E:/CODD/NanoProcessor/Lab 9-10.srcs/constrs_1/imports/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 2311.477 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri May 23 19:48:35 2025] Launched synth_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 23 19:49:09 2025] Launched impl_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 23 19:50:34 2025] Launched impl_1...
Run output will be captured here: E:/CODD/NanoProcessor/Lab 9-10.runs/impl_1/runme.log
current_design impl_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CODD/NanoProcessor/Lab 9-10.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 95d965acf525429e80320c0a5b60f42a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_3 [mux_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2346.059 ; gain = 16.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CODD/NanoProcessor/Lab 9-10.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 95d965acf525429e80320c0a5b60f42a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_3 [mux_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CODD/NanoProcessor/Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CODD/NanoProcessor/Lab 9-10.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 95d965acf525429e80320c0a5b60f42a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_3 [mux_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CODD/NanoProcessor/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 23 20:05:11 2025...
