module register(clk,data_i,data_o);
input        clk;
input [15:0]  data_i;
output [15:0] data_o;

//declare data type for ports
wire       clk;
wire [15:0] data_i;
reg [15:0]  data_o;
//Functional description
always @(posedge clk) begin
	data_o <= data_i;
end
endmodule