#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jul 12 13:45:04 2025
# Process ID: 8860
# Current directory: C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.runs/synth_1
# Command line: vivado.exe -log srf_pll.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source srf_pll.tcl
# Log file: C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.runs/synth_1/srf_pll.vds
# Journal file: C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.runs/synth_1\vivado.jou
# Running On        :DESKTOP-1FUVVL9
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10400F CPU @ 2.90GHz
# CPU Frequency     :2904 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17037 MB
# Swap memory       :14495 MB
# Total Virtual     :31533 MB
# Available Virtual :12990 MB
#-----------------------------------------------------------
source srf_pll.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 513.312 ; gain = 193.680
Command: synth_design -top srf_pll -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20284
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 970.668 ; gain = 453.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'srf_pll' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/srf_pll.vhd:17]
INFO: [Synth 8-3491] module 'parke_transform' declared at 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/parke_transform.vhd:5' bound to instance 'parke_inst' of component 'parke_transform' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/srf_pll.vhd:80]
INFO: [Synth 8-638] synthesizing module 'parke_transform' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/parke_transform.vhd:18]
INFO: [Synth 8-3491] module 'clarke_transform' declared at 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/clarke_transform.vhd:5' bound to instance 'clarke_inst' of component 'clarke_transform' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/parke_transform.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clarke_transform' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/clarke_transform.vhd:17]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/clarke_transform.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'clarke_transform' (0#1) [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/clarke_transform.vhd:17]
INFO: [Synth 8-3491] module 'cordic_sin_cos' declared at 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/cordic_sin_cos.vhd:5' bound to instance 'cordic_inst' of component 'cordic_sin_cos' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/parke_transform.vhd:81]
INFO: [Synth 8-638] synthesizing module 'cordic_sin_cos' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/cordic_sin_cos.vhd:16]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/cordic_sin_cos.vhd:56]
WARNING: [Synth 8-614] signal 'iterations' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/cordic_sin_cos.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'cordic_sin_cos' (0#1) [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/cordic_sin_cos.vhd:16]
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'delay_inst' of component 'shift_register' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/parke_transform.vhd:91]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/shift_register.vhd:16]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/shift_register.vhd:16]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/parke_transform.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'parke_transform' (0#1) [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/parke_transform.vhd:18]
INFO: [Synth 8-3491] module 'clarke_transform' declared at 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/clarke_transform.vhd:5' bound to instance 'clarke_inst' of component 'clarke_transform' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/srf_pll.vhd:92]
INFO: [Synth 8-3491] module 'pi_controller' declared at 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/pi_controller.vhd:5' bound to instance 'pi_ctrl_inst' of component 'pi_controller' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/srf_pll.vhd:103]
INFO: [Synth 8-638] synthesizing module 'pi_controller' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/pi_controller.vhd:14]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/pi_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'pi_controller' (0#1) [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/pi_controller.vhd:14]
INFO: [Synth 8-3491] module 'ema_filter' declared at 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/ema_filter.vhd:5' bound to instance 'ema_inst' of component 'ema_filter' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/srf_pll.vhd:111]
INFO: [Synth 8-638] synthesizing module 'ema_filter' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/ema_filter.vhd:14]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/ema_filter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ema_filter' (0#1) [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/ema_filter.vhd:14]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/srf_pll.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'srf_pll' (0#1) [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/srf_pll.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[15][pip_theta] was removed.  [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/cordic_sin_cos.vhd:59]
WARNING: [Synth 8-7129] Port iterations[4] in module cordic_sin_cos is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.789 ; gain = 572.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.789 ; gain = 572.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.789 ; gain = 572.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.789 ; gain = 572.531
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 17    
	   3 Input   32 Bit       Adders := 31    
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 86    
	                2 Bit    Registers := 16    
+---Multipliers : 
	              32x32  Multipliers := 5     
	              20x32  Multipliers := 1     
	              13x32  Multipliers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 30    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP parke_inst/clarke_inst/ARG, operation Mode is: A*(B:0x2aad).
DSP Report: operator parke_inst/clarke_inst/ARG is absorbed into DSP parke_inst/clarke_inst/ARG.
DSP Report: Generating DSP parke_inst/clarke_inst/ARG, operation Mode is: A*(B:0x1555).
DSP Report: operator parke_inst/clarke_inst/ARG is absorbed into DSP parke_inst/clarke_inst/ARG.
DSP Report: Generating DSP parke_inst/clarke_inst/ARG, operation Mode is: A*(B:0x1555).
DSP Report: operator parke_inst/clarke_inst/ARG is absorbed into DSP parke_inst/clarke_inst/ARG.
DSP Report: Generating DSP parke_inst/clarke_inst/ARG, operation Mode is: PCIN-A:B-C.
DSP Report: operator parke_inst/clarke_inst/ARG is absorbed into DSP parke_inst/clarke_inst/ARG.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP parke_inst/clarke_inst/ARG, operation Mode is: A*(B:0x24f5).
DSP Report: operator parke_inst/clarke_inst/ARG is absorbed into DSP parke_inst/clarke_inst/ARG.
DSP Report: Generating DSP parke_inst/clarke_inst/ARG, operation Mode is: PCIN-A*(B:0x24f5).
DSP Report: operator parke_inst/clarke_inst/ARG is absorbed into DSP parke_inst/clarke_inst/ARG.
DSP Report: operator parke_inst/clarke_inst/ARG is absorbed into DSP parke_inst/clarke_inst/ARG.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP parke_inst/v_q_int1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: operator parke_inst/v_q_int1 is absorbed into DSP parke_inst/v_q_int1.
DSP Report: Generating DSP pi_ctrl_inst/omega_int1, operation Mode is: A*B.
DSP Report: operator pi_ctrl_inst/omega_int1 is absorbed into DSP pi_ctrl_inst/omega_int1.
DSP Report: operator pi_ctrl_inst/omega_int1 is absorbed into DSP pi_ctrl_inst/omega_int1.
DSP Report: Generating DSP pi_ctrl_inst/omega_int1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pi_ctrl_inst/omega_int1 is absorbed into DSP pi_ctrl_inst/omega_int1.
DSP Report: operator pi_ctrl_inst/omega_int1 is absorbed into DSP pi_ctrl_inst/omega_int1.
DSP Report: Generating DSP pi_ctrl_inst/integrator1, operation Mode is: (A:0x66666)*B.
DSP Report: operator pi_ctrl_inst/integrator1 is absorbed into DSP pi_ctrl_inst/integrator1.
DSP Report: operator pi_ctrl_inst/integrator1 is absorbed into DSP pi_ctrl_inst/integrator1.
DSP Report: Generating DSP pi_ctrl_inst/integrator1, operation Mode is: (PCIN>>17)+(A:0x66666)*B.
DSP Report: operator pi_ctrl_inst/integrator1 is absorbed into DSP pi_ctrl_inst/integrator1.
DSP Report: operator pi_ctrl_inst/integrator1 is absorbed into DSP pi_ctrl_inst/integrator1.
WARNING: [Synth 8-3917] design srf_pll has port omega[1] driven by constant 0
WARNING: [Synth 8-3917] design srf_pll has port omega[0] driven by constant 0
WARNING: [Synth 8-7129] Port iterations[4] in module cordic_sin_cos is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
 Sort Area is  parke_inst/v_q_int1_3 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  parke_inst/v_q_int1_3 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  parke_inst/v_q_int1_e : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  parke_inst/v_q_int1_e : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  parke_inst/v_q_int1_6 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  parke_inst/v_q_int1_6 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is  parke_inst/v_q_int1_f : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  parke_inst/v_q_int1_f : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is  pi_ctrl_inst/omega_int1_13 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  pi_ctrl_inst/omega_int1_13 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is  pi_ctrl_inst/integrator1_10 : 0 0 : 2310 4636 : Used 1 time 0
 Sort Area is  pi_ctrl_inst/integrator1_10 : 0 1 : 2326 4636 : Used 1 time 0
 Sort Area is  parke_inst/clarke_inst/ARG_0 : 0 0 : 994 2211 : Used 1 time 0
 Sort Area is  parke_inst/clarke_inst/ARG_0 : 0 1 : 1217 2211 : Used 1 time 0
 Sort Area is  parke_inst/clarke_inst/ARG_c : 0 0 : 994 1495 : Used 1 time 0
 Sort Area is  parke_inst/clarke_inst/ARG_c : 0 1 : 501 1495 : Used 1 time 0
 Sort Area is  parke_inst/clarke_inst/ARG_9 : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  parke_inst/clarke_inst/ARG_b : 0 0 : 918 918 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clarke_transform | A*(B:0x2aad)             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | A*(B:0x1555)             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | A*(B:0x1555)             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | PCIN-A:B-C               | 12     | 18     | 30     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|srf_pll          | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (PCIN>>17)+A*B           | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | A*(B:0x24f5)             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | PCIN-A*(B:0x24f5)        | 16     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (PCIN>>17)+A*B           | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (PCIN>>17)+A*B           | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (A:0x66666)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (PCIN>>17)+(A:0x66666)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srf_pll     | parke_inst/cordic_inst/pipeline_reg[15][pip_quadrant][1] | 16     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|srf_pll     | parke_inst/cordic_inst/pipeline_reg[13][pip_theta][14]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|srf_pll     | parke_inst/delay_inst/v_alpha_del_reg[31]                | 17     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|srf_pll     | parke_inst/delay_inst/v_beta_del_reg[31]                 | 17     | 32    | YES          | NO                 | YES               | 32     | 0       | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srf_pll          | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | PCIN>>17+A*B    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | PCIN>>17+A*B    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | PCIN>>17+A*B    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | PCIN>>17+A*B    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | A*B             | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | A*B             | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | A*B             | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | (PCIN-(A:B+C))' | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clarke_transform | A*B             | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform | (PCIN-(A*B))'   | 30     | 0      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srf_pll          | A*B             | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | PCIN>>17+A*B    | 14     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | A*B             | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srf_pll          | PCIN>>17+A*B    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   537|
|3     |DSP48E1 |    18|
|4     |LUT1    |   294|
|5     |LUT2    |  1107|
|6     |LUT3    |  1040|
|7     |LUT4    |    81|
|8     |LUT5    |    29|
|9     |LUT6    |    63|
|10    |SRL16E  |    67|
|11    |FDCE    |  1634|
|12    |FDRE    |    67|
|13    |IBUF    |    50|
|14    |OBUF    |    96|
+------+--------+------+

Report Instance Areas: 
+------+----------------+-----------------+------+
|      |Instance        |Module           |Cells |
+------+----------------+-----------------+------+
|1     |top             |                 |  5084|
|2     |  ema_inst      |ema_filter       |    96|
|3     |  parke_inst    |parke_transform  |  4135|
|4     |    clarke_inst |clarke_transform |    70|
|5     |    cordic_inst |cordic_sin_cos   |  3507|
|6     |    delay_inst  |shift_register   |   272|
|7     |  pi_ctrl_inst  |pi_controller    |   651|
+------+----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1313.375 ; gain = 796.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1325.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 555 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1427.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8fc13e33
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1427.344 ; gain = 914.031
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1427.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.runs/synth_1/srf_pll.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file srf_pll_utilization_synth.rpt -pb srf_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 12 13:45:45 2025...
