Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan 17 19:34:46 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file VGA_top_wrapper_control_sets_placed.rpt
| Design       : VGA_top_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   222 |
| Unused register locations in slices containing registers |   672 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1156 |          366 |
| No           | No                    | Yes                    |             171 |           59 |
| No           | Yes                   | No                     |             475 |          177 |
| Yes          | No                    | No                     |            1255 |          364 |
| Yes          | No                    | Yes                    |             142 |           30 |
| Yes          | Yes                   | No                     |             761 |          208 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                                                                                                                     Enable Signal                                                                                                                    |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  VGA_top_i/VGA_v1_0_0/U0/clock                                          |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                         |                1 |              2 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_BUFG |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                           |                3 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                           |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                3 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                         | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                               |                2 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                               |                2 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                   |                2 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/s_axi_config_awprot_buff                                                                                                                                                                             | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                2 |              5 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_0/clock_ver                                |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              5 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              |                                                                                                                                                                                                                                         |                1 |              5 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         |                                                                                                                                                                                                                                         |                1 |              5 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/s_axi_config_arprot_buff                                                                                                                                                                             | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                2 |              5 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              5 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                     | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                           |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | VGA_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_0/clock_hor                                |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                             | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/address_reg_buff[23]_i_1_n_0                                                                                                                                                                         | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                1 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/address_reg_buff[31]_i_1_n_0                                                                                                                                                                         | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                1 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/address_reg_buff[7]_i_1_n_0                                                                                                                                                                          | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/address_reg_buff[15]_i_1_n_0                                                                                                                                                                         | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                2 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                    |                1 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                3 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/word_pointer[7]_i_1_n_0                                                                                                                                                                                     | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                4 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                 | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                2 |              9 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_0/clock_hor                                |                                                                                                                                                                                                                                                      | VGA_top_i/VGA_v1_0_0/U0/VGA_0/hor_counter_buff[9]_i_1_n_0                                                                                                                                                                               |                4 |              9 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_0/clock_ver                                |                                                                                                                                                                                                                                                      | VGA_top_i/VGA_v1_0_0/U0/VGA_0/ver_counter_buff[9]_i_1_n_0                                                                                                                                                                               |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                       |                2 |             10 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                       |                3 |             10 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                    |                2 |             10 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                               |                2 |             10 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                               |                2 |             10 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                    |                2 |             10 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                      |                5 |             11 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             11 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             11 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             11 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                 |                3 |             11 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             11 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                    |                4 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                       |                3 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                               |                5 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             13 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             13 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             14 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             14 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                       |                4 |             14 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                           |               11 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                             |               12 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                           |                7 |             20 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                         |                                                                                                                                                                                                                                         |                7 |             21 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             21 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                         | VGA_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                 |               10 |             22 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             24 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_BUFG | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/gat_address_base[31]_i_1_n_0                                                                                                                                                                                | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                6 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |               14 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                           |                8 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_fb_controller_0/m_axi_fb_araddr_buff__0                                                                                                                                                                                  | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/start_reg_buff[31]_i_1_n_0                                                                                                                                                                           | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |               10 |             32 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/axi_fb_di_address_buff__0                                                                                                                                                                                   | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |               10 |             32 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_BUFG | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/vga_b[3]_i_2_n_0                                                                                                                                                                                            | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                9 |             32 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             32 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/axi_config_controller_0/s_axi_config_rdata[31]_i_1_n_0                                                                                                                                                                       | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |               12 |             33 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             33 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             34 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             35 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             47 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             47 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                         |               13 |             49 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             49 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                     |                                                                                                                                                                                                                                         |               12 |             49 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | VGA_top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                           |               14 |             53 |
|  VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_BUFG | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/blk_addrb                                                                                                                                                                                                   | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/DownSample_0/output_buff_reg_0                                                                                                                                                                 |                9 |             56 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | VGA_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |               17 |             59 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               24 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               27 |             61 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | VGA_top_i/VGA_v1_0_0/U0/VGA_controller_0/blk_addra[7]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               18 |             72 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               28 |            103 |
|  VGA_top_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |              337 |           1101 |
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                    11 |
| 3      |                    11 |
| 4      |                    33 |
| 5      |                    10 |
| 6      |                     6 |
| 7      |                     4 |
| 8      |                    14 |
| 9      |                     3 |
| 10     |                     8 |
| 11     |                     6 |
| 12     |                    10 |
| 13     |                     2 |
| 14     |                     3 |
| 16+    |                    90 |
+--------+-----------------------+


