#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe46610a0 .scope module, "BancoPruebas" "BancoPruebas" 2 6;
 .timescale 0 -3;
v0x7fffe46d3ce0_0 .net "clk", 0 0, v0x7fffe46d3500_0;  1 drivers
v0x7fffe46d3da0_0 .net "data_conductual", 1 0, v0x7fffe4692890_0;  1 drivers
v0x7fffe46d3eb0_0 .net "data_estructural", 1 0, v0x7fffe46d2ea0_0;  1 drivers
v0x7fffe46d3fa0_0 .net "data_in0", 1 0, v0x7fffe46d37b0_0;  1 drivers
v0x7fffe46d4060_0 .net "data_in1", 1 0, v0x7fffe46d38a0_0;  1 drivers
v0x7fffe46d4170_0 .net "reset_L", 0 0, v0x7fffe46d39e0_0;  1 drivers
v0x7fffe46d4210_0 .net "selector", 0 0, v0x7fffe46d3ad0_0;  1 drivers
S_0x7fffe4661220 .scope module, "p_conductual" "mux" 2 10, 3 1 0, S_0x7fffe46610a0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffe4691c20_0 .net "clk", 0 0, v0x7fffe46d3500_0;  alias, 1 drivers
v0x7fffe4692160_0 .net "data_in0", 1 0, v0x7fffe46d37b0_0;  alias, 1 drivers
v0x7fffe46926a0_0 .net "data_in1", 1 0, v0x7fffe46d38a0_0;  alias, 1 drivers
v0x7fffe4692890_0 .var "data_out", 1 0;
v0x7fffe468d4b0_0 .net "reset_L", 0 0, v0x7fffe46d39e0_0;  alias, 1 drivers
v0x7fffe468de80_0 .var "salMux1", 1 0;
v0x7fffe46c1ae0_0 .net "selector", 0 0, v0x7fffe46d3ad0_0;  alias, 1 drivers
E_0x7fffe46a3d60 .event posedge, v0x7fffe4691c20_0;
E_0x7fffe46a3f80 .event edge, v0x7fffe46c1ae0_0, v0x7fffe4692160_0, v0x7fffe46926a0_0;
S_0x7fffe46c1c60 .scope module, "p_synth" "mux_synth" 2 20, 4 5 0, S_0x7fffe46610a0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffe46d20b0_0 .net "_0_", 1 0, L_0x7fffe46d4440;  1 drivers
v0x7fffe46d21b0_0 .net *"_s12", 0 0, L_0x7fffe46d4530;  1 drivers
L_0x7f80b1cc0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe46d2290_0 .net/2u *"_s13", 0 0, L_0x7f80b1cc0060;  1 drivers
v0x7fffe46d2350_0 .net *"_s15", 0 0, L_0x7fffe46d4650;  1 drivers
v0x7fffe46d2430_0 .net *"_s20", 0 0, L_0x7fffe46d47e0;  1 drivers
v0x7fffe46d2560_0 .net *"_s22", 0 0, L_0x7fffe46d48c0;  1 drivers
v0x7fffe46d2640_0 .net *"_s23", 0 0, L_0x7fffe46d4960;  1 drivers
v0x7fffe46d2720_0 .net *"_s29", 0 0, L_0x7fffe46d4b80;  1 drivers
v0x7fffe46d2800_0 .net *"_s3", 0 0, L_0x7fffe46d42b0;  1 drivers
v0x7fffe46d28e0_0 .net *"_s31", 0 0, L_0x7fffe46d4c80;  1 drivers
v0x7fffe46d29c0_0 .net *"_s32", 0 0, L_0x7fffe46d4d20;  1 drivers
L_0x7f80b1cc0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe46d2aa0_0 .net/2u *"_s4", 0 0, L_0x7f80b1cc0018;  1 drivers
v0x7fffe46d2b80_0 .net *"_s6", 0 0, L_0x7fffe46d4350;  1 drivers
v0x7fffe46d2c60_0 .net "clk", 0 0, v0x7fffe46d3500_0;  alias, 1 drivers
v0x7fffe46d2d20_0 .net "data_in0", 1 0, v0x7fffe46d37b0_0;  alias, 1 drivers
v0x7fffe46d2de0_0 .net "data_in1", 1 0, v0x7fffe46d38a0_0;  alias, 1 drivers
v0x7fffe46d2ea0_0 .var "data_out", 1 0;
v0x7fffe46d2f80_0 .net "reset_L", 0 0, v0x7fffe46d39e0_0;  alias, 1 drivers
v0x7fffe46d3040_0 .net "salMux1", 1 0, L_0x7fffe46d4ae0;  1 drivers
v0x7fffe46d3100_0 .net "selector", 0 0, v0x7fffe46d3ad0_0;  alias, 1 drivers
L_0x7fffe46d42b0 .part L_0x7fffe46d4ae0, 0, 1;
L_0x7fffe46d4350 .functor MUXZ 1, L_0x7f80b1cc0018, L_0x7fffe46d42b0, v0x7fffe46d39e0_0, C4<>;
L_0x7fffe46d4440 .concat8 [ 1 1 0 0], L_0x7fffe46d4350, L_0x7fffe46d4650;
L_0x7fffe46d4530 .part L_0x7fffe46d4ae0, 1, 1;
L_0x7fffe46d4650 .functor MUXZ 1, L_0x7f80b1cc0060, L_0x7fffe46d4530, v0x7fffe46d39e0_0, C4<>;
L_0x7fffe46d47e0 .part v0x7fffe46d38a0_0, 0, 1;
L_0x7fffe46d48c0 .part v0x7fffe46d37b0_0, 0, 1;
L_0x7fffe46d4960 .functor MUXZ 1, L_0x7fffe46d48c0, L_0x7fffe46d47e0, v0x7fffe46d3ad0_0, C4<>;
L_0x7fffe46d4ae0 .concat8 [ 1 1 0 0], L_0x7fffe46d4960, L_0x7fffe46d4d20;
L_0x7fffe46d4b80 .part v0x7fffe46d38a0_0, 1, 1;
L_0x7fffe46d4c80 .part v0x7fffe46d37b0_0, 1, 1;
L_0x7fffe46d4d20 .functor MUXZ 1, L_0x7fffe46d4c80, L_0x7fffe46d4b80, v0x7fffe46d3ad0_0, C4<>;
S_0x7fffe46d32a0 .scope module, "probador" "probador" 2 31, 5 1 0, S_0x7fffe46610a0;
 .timescale 0 -3;
    .port_info 0 /INPUT 2 "data_conductual"
    .port_info 1 /INPUT 2 "data_estructural"
    .port_info 2 /OUTPUT 1 "reset_L"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /OUTPUT 1 "selector"
    .port_info 6 /OUTPUT 1 "clk"
v0x7fffe46d3500_0 .var "clk", 0 0;
v0x7fffe46d35f0_0 .net "data_conductual", 0 1, v0x7fffe4692890_0;  alias, 1 drivers
v0x7fffe46d36b0_0 .net "data_estructural", 0 1, v0x7fffe46d2ea0_0;  alias, 1 drivers
v0x7fffe46d37b0_0 .var "data_in0", 0 1;
v0x7fffe46d38a0_0 .var "data_in1", 0 1;
v0x7fffe46d39e0_0 .var "reset_L", 0 0;
v0x7fffe46d3ad0_0 .var "selector", 0 0;
    .scope S_0x7fffe4661220;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe468de80_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fffe4661220;
T_1 ;
    %wait E_0x7fffe46a3f80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe468de80_0, 0, 2;
    %load/vec4 v0x7fffe46c1ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fffe4692160_0;
    %store/vec4 v0x7fffe468de80_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe46926a0_0;
    %store/vec4 v0x7fffe468de80_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffe4661220;
T_2 ;
    %wait E_0x7fffe46a3d60;
    %load/vec4 v0x7fffe468d4b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe4692890_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe468de80_0;
    %assign/vec4 v0x7fffe4692890_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe46c1c60;
T_3 ;
    %wait E_0x7fffe46a3d60;
    %load/vec4 v0x7fffe46d20b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffe46d2ea0_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe46c1c60;
T_4 ;
    %wait E_0x7fffe46a3d60;
    %load/vec4 v0x7fffe46d20b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffe46d2ea0_0, 4, 5;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe46d32a0;
T_5 ;
    %vpi_call 5 9 "$dumpfile", "mux.vcd" {0 0 0};
    %vpi_call 5 10 "$dumpvars" {0 0 0};
    %vpi_call 5 11 "$display", "\011\011\011clk,\011data_in0,\011data_in1,\011data_conductual,\011reset_L ,\011selector" {0 0 0};
    %vpi_call 5 13 "$monitor", $time, "\011%b\011%b\011\011%b\011\011%b\011\011%b \011\011%b", v0x7fffe46d3500_0, v0x7fffe46d37b0_0, v0x7fffe46d38a0_0, v0x7fffe46d35f0_0, v0x7fffe46d39e0_0, v0x7fffe46d3ad0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x7fffe46d39e0_0, 0;
    %assign/vec4 v0x7fffe46d3ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x7fffe46d38a0_0, 0;
    %assign/vec4 v0x7fffe46d37b0_0, 0;
    %wait E_0x7fffe46a3d60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe46d39e0_0, 0;
    %wait E_0x7fffe46a3d60;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffe46d37b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffe46d38a0_0, 0;
    %wait E_0x7fffe46a3d60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe46d3ad0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffe46d37b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe46d38a0_0, 0;
    %wait E_0x7fffe46a3d60;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe46d37b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffe46d38a0_0, 0;
    %wait E_0x7fffe46a3d60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe46d3ad0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffe46d37b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffe46d38a0_0, 0;
    %wait E_0x7fffe46a3d60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe46d3ad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe46d37b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffe46d38a0_0, 0;
    %wait E_0x7fffe46a3d60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe46d3ad0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffe46d37b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe46d38a0_0, 0;
    %wait E_0x7fffe46a3d60;
    %wait E_0x7fffe46a3d60;
    %vpi_call 5 56 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffe46d32a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe46d3500_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fffe46d32a0;
T_7 ;
    %delay 4000, 0;
    %load/vec4 v0x7fffe46d3500_0;
    %inv;
    %assign/vec4 v0x7fffe46d3500_0, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "BancoPruebaConductual_original.v";
    "./mux.v";
    "./sintetizado.v";
    "./probador.v";
