

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_41_3'
================================================================
* Date:           Mon Mar 18 19:54:10 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.662 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_3  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    127|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    174|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_4_2_1_1_1_U40  |mux_4_2_1_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_63_p2               |         +|   0|  0|  11|           3|           1|
    |output_buffer_data_1_fu_120_p2  |       and|   0|  0|  32|          32|          32|
    |icmp_ln41_fu_57_p2              |      icmp|   0|  0|  13|           3|           4|
    |shl_ln42_fu_106_p2              |       shl|   0|  0|  71|          25|          25|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 127|          63|          62|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    3|          6|
    |i_fu_38               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |i_fu_38                   |   3|   0|    3|          0|
    |output_buffer_data_fu_34  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  37|   0|   37|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_41_3|  return value|
|output_buffer_data_out         |  out|   32|      ap_vld|        output_buffer_data_out|       pointer|
|output_buffer_data_out_ap_vld  |  out|    1|      ap_vld|        output_buffer_data_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%output_buffer_data = alloca i32 1"   --->   Operation 4 'alloca' 'output_buffer_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body20"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_1, i3 4" [B_RNI_HLS/apc/src/RNI_2.cpp:41]   --->   Operation 10 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.65ns)   --->   "%add_ln41 = add i3 %i_1, i3 1" [B_RNI_HLS/apc/src/RNI_2.cpp:41]   --->   Operation 11 'add' 'add_ln41' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body20.split, void %for.end29.exitStub" [B_RNI_HLS/apc/src/RNI_2.cpp:41]   --->   Operation 12 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_buffer_data_load = load i32 %output_buffer_data" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 13 'load' 'output_buffer_data_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [B_RNI_HLS/apc/src/RNI_2.cpp:40]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [B_RNI_HLS/apc/src/RNI_2.cpp:41]   --->   Operation 15 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i3 %i_1" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 16 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln42, i3 0" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 17 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42)   --->   "%zext_ln42 = zext i5 %shl_ln1" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 18 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42)   --->   "%sext_ln = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 0, i1 0, i1 0, i1 0, i2 %trunc_ln42" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 19 'mux' 'sext_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42)   --->   "%zext_ln42_1 = zext i1 %sext_ln" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 20 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln42 = shl i25 %zext_ln42_1, i25 %zext_ln42" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 21 'shl' 'shl_ln42' <Predicate = (!icmp_ln41)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i25 %shl_ln42" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 22 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %trunc_ln42_1" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 23 'sext' 'sext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%output_buffer_data_1 = and i32 %sext_ln42, i32 %output_buffer_data_load" [B_RNI_HLS/apc/src/RNI_2.cpp:42]   --->   Operation 24 'and' 'output_buffer_data_1' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln41 = store i3 %add_ln41, i3 %i" [B_RNI_HLS/apc/src/RNI_2.cpp:41]   --->   Operation 25 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln41 = store i32 %output_buffer_data_1, i32 %output_buffer_data" [B_RNI_HLS/apc/src/RNI_2.cpp:41]   --->   Operation 26 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body20" [B_RNI_HLS/apc/src/RNI_2.cpp:41]   --->   Operation 27 'br' 'br_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_buffer_data_load_1 = load i32 %output_buffer_data"   --->   Operation 28 'load' 'output_buffer_data_load_1' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_buffer_data_out, i32 %output_buffer_data_load_1"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_buffer_data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_buffer_data        (alloca           ) [ 01]
i                         (alloca           ) [ 01]
store_ln0                 (store            ) [ 00]
br_ln0                    (br               ) [ 00]
i_1                       (load             ) [ 00]
specpipeline_ln0          (specpipeline     ) [ 00]
icmp_ln41                 (icmp             ) [ 01]
add_ln41                  (add              ) [ 00]
br_ln41                   (br               ) [ 00]
output_buffer_data_load   (load             ) [ 00]
speclooptripcount_ln40    (speclooptripcount) [ 00]
specloopname_ln41         (specloopname     ) [ 00]
trunc_ln42                (trunc            ) [ 00]
shl_ln1                   (bitconcatenate   ) [ 00]
zext_ln42                 (zext             ) [ 00]
sext_ln                   (mux              ) [ 00]
zext_ln42_1               (zext             ) [ 00]
shl_ln42                  (shl              ) [ 00]
trunc_ln42_1              (trunc            ) [ 00]
sext_ln42                 (sext             ) [ 00]
output_buffer_data_1      (and              ) [ 00]
store_ln41                (store            ) [ 00]
store_ln41                (store            ) [ 00]
br_ln41                   (br               ) [ 00]
output_buffer_data_load_1 (load             ) [ 00]
write_ln0                 (write            ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_buffer_data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_data_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="output_buffer_data_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_data/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln0_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="store_ln0_store_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="3" slack="0"/>
<pin id="52" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_1_load_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="3" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="icmp_ln41_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="0"/>
<pin id="59" dir="0" index="1" bw="3" slack="0"/>
<pin id="60" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="add_ln41_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="output_buffer_data_load_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_buffer_data_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln42_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="shl_ln1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln42_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="0" index="5" bw="2" slack="0"/>
<pin id="95" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sext_ln/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln42_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="shl_ln42_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln42_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln42_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_buffer_data_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="output_buffer_data_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln41_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln41_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_buffer_data_load_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_buffer_data_load_1/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="output_buffer_data_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="output_buffer_data "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="32" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="61"><net_src comp="54" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="54" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="54" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="101"><net_src comp="72" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="105"><net_src comp="88" pin="6"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="84" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="69" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="63" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="120" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="143"><net_src comp="34" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="38" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_buffer_data_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln41 : 2
		add_ln41 : 2
		br_ln41 : 3
		output_buffer_data_load : 1
		trunc_ln42 : 2
		shl_ln1 : 3
		zext_ln42 : 4
		sext_ln : 3
		zext_ln42_1 : 4
		shl_ln42 : 5
		trunc_ln42_1 : 6
		sext_ln42 : 7
		output_buffer_data_1 : 8
		store_ln41 : 3
		store_ln41 : 8
		output_buffer_data_load_1 : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    and   | output_buffer_data_1_fu_120 |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    mux   |        sext_ln_fu_88        |    0    |    20   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln41_fu_57       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    add   |        add_ln41_fu_63       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln42_fu_106       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_42    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       trunc_ln42_fu_72      |    0    |    0    |
|          |     trunc_ln42_1_fu_112     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln1_fu_76        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln42_fu_84       |    0    |    0    |
|          |      zext_ln42_1_fu_102     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln42_fu_116      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    85   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_147        |    3   |
|output_buffer_data_reg_140|   32   |
+--------------------------+--------+
|           Total          |   35   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   85   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   85   |
+-----------+--------+--------+
