DECL|ACT_DESCR_CTL|member|__IM uint32_t ACT_DESCR_CTL; /*!< 0x00000020 Active descriptor control */
DECL|ACT_DESCR_DST|member|__IM uint32_t ACT_DESCR_DST; /*!< 0x00000028 Active descriptor destination */
DECL|ACT_DESCR_NEXT_PTR|member|__IM uint32_t ACT_DESCR_NEXT_PTR; /*!< 0x00000038 Active descriptor next pointer */
DECL|ACT_DESCR_SRC|member|__IM uint32_t ACT_DESCR_SRC; /*!< 0x00000024 Active descriptor source */
DECL|ACT_DESCR_X_CTL|member|__IM uint32_t ACT_DESCR_X_CTL; /*!< 0x00000030 Active descriptor X loop control */
DECL|ACT_DESCR_Y_CTL|member|__IM uint32_t ACT_DESCR_Y_CTL; /*!< 0x00000034 Active descriptor Y loop control */
DECL|ACT_DST|member|__IM uint32_t ACT_DST; /*!< 0x00000044 Active destination */
DECL|ACT_SRC|member|__IM uint32_t ACT_SRC; /*!< 0x00000040 Active source */
DECL|CH_CTL|member|__IOM uint32_t CH_CTL; /*!< 0x00000000 Channel control */
DECL|CH_CURR_PTR|member|__IOM uint32_t CH_CURR_PTR; /*!< 0x0000000C Channel current descriptor pointer */
DECL|CH_IDX|member|__IOM uint32_t CH_IDX; /*!< 0x00000008 Channel current indices */
DECL|CH_STATUS|member|__IM uint32_t CH_STATUS; /*!< 0x00000004 Channel status */
DECL|CH_STRUCT|member|DW_CH_STRUCT_V2_Type CH_STRUCT[512]; /*!< 0x00008000 DW channel structure */
DECL|CRC_CTL|member|__IOM uint32_t CRC_CTL; /*!< 0x00000100 CRC control */
DECL|CRC_DATA_CTL|member|__IOM uint32_t CRC_DATA_CTL; /*!< 0x00000110 CRC data control */
DECL|CRC_LFSR_CTL|member|__IOM uint32_t CRC_LFSR_CTL; /*!< 0x00000130 CRC LFSR control */
DECL|CRC_POL_CTL|member|__IOM uint32_t CRC_POL_CTL; /*!< 0x00000120 CRC polynomial control */
DECL|CRC_REM_CTL|member|__IOM uint32_t CRC_REM_CTL; /*!< 0x00000140 CRC remainder control */
DECL|CRC_REM_RESULT|member|__IM uint32_t CRC_REM_RESULT; /*!< 0x00000148 CRC remainder result */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Control */
DECL|DW_CH_STRUCT_V2_CH_CTL_B_Msk|macro|DW_CH_STRUCT_V2_CH_CTL_B_Msk
DECL|DW_CH_STRUCT_V2_CH_CTL_B_Pos|macro|DW_CH_STRUCT_V2_CH_CTL_B_Pos
DECL|DW_CH_STRUCT_V2_CH_CTL_ENABLED_Msk|macro|DW_CH_STRUCT_V2_CH_CTL_ENABLED_Msk
DECL|DW_CH_STRUCT_V2_CH_CTL_ENABLED_Pos|macro|DW_CH_STRUCT_V2_CH_CTL_ENABLED_Pos
DECL|DW_CH_STRUCT_V2_CH_CTL_NS_Msk|macro|DW_CH_STRUCT_V2_CH_CTL_NS_Msk
DECL|DW_CH_STRUCT_V2_CH_CTL_NS_Pos|macro|DW_CH_STRUCT_V2_CH_CTL_NS_Pos
DECL|DW_CH_STRUCT_V2_CH_CTL_PC_Msk|macro|DW_CH_STRUCT_V2_CH_CTL_PC_Msk
DECL|DW_CH_STRUCT_V2_CH_CTL_PC_Pos|macro|DW_CH_STRUCT_V2_CH_CTL_PC_Pos
DECL|DW_CH_STRUCT_V2_CH_CTL_PREEMPTABLE_Msk|macro|DW_CH_STRUCT_V2_CH_CTL_PREEMPTABLE_Msk
DECL|DW_CH_STRUCT_V2_CH_CTL_PREEMPTABLE_Pos|macro|DW_CH_STRUCT_V2_CH_CTL_PREEMPTABLE_Pos
DECL|DW_CH_STRUCT_V2_CH_CTL_PRIO_Msk|macro|DW_CH_STRUCT_V2_CH_CTL_PRIO_Msk
DECL|DW_CH_STRUCT_V2_CH_CTL_PRIO_Pos|macro|DW_CH_STRUCT_V2_CH_CTL_PRIO_Pos
DECL|DW_CH_STRUCT_V2_CH_CTL_P_Msk|macro|DW_CH_STRUCT_V2_CH_CTL_P_Msk
DECL|DW_CH_STRUCT_V2_CH_CTL_P_Pos|macro|DW_CH_STRUCT_V2_CH_CTL_P_Pos
DECL|DW_CH_STRUCT_V2_CH_CURR_PTR_ADDR_Msk|macro|DW_CH_STRUCT_V2_CH_CURR_PTR_ADDR_Msk
DECL|DW_CH_STRUCT_V2_CH_CURR_PTR_ADDR_Pos|macro|DW_CH_STRUCT_V2_CH_CURR_PTR_ADDR_Pos
DECL|DW_CH_STRUCT_V2_CH_IDX_X_IDX_Msk|macro|DW_CH_STRUCT_V2_CH_IDX_X_IDX_Msk
DECL|DW_CH_STRUCT_V2_CH_IDX_X_IDX_Pos|macro|DW_CH_STRUCT_V2_CH_IDX_X_IDX_Pos
DECL|DW_CH_STRUCT_V2_CH_IDX_Y_IDX_Msk|macro|DW_CH_STRUCT_V2_CH_IDX_Y_IDX_Msk
DECL|DW_CH_STRUCT_V2_CH_IDX_Y_IDX_Pos|macro|DW_CH_STRUCT_V2_CH_IDX_Y_IDX_Pos
DECL|DW_CH_STRUCT_V2_CH_STATUS_INTR_CAUSE_Msk|macro|DW_CH_STRUCT_V2_CH_STATUS_INTR_CAUSE_Msk
DECL|DW_CH_STRUCT_V2_CH_STATUS_INTR_CAUSE_Pos|macro|DW_CH_STRUCT_V2_CH_STATUS_INTR_CAUSE_Pos
DECL|DW_CH_STRUCT_V2_CH_STATUS_PENDING_Msk|macro|DW_CH_STRUCT_V2_CH_STATUS_PENDING_Msk
DECL|DW_CH_STRUCT_V2_CH_STATUS_PENDING_Pos|macro|DW_CH_STRUCT_V2_CH_STATUS_PENDING_Pos
DECL|DW_CH_STRUCT_V2_INTR_CH_Msk|macro|DW_CH_STRUCT_V2_INTR_CH_Msk
DECL|DW_CH_STRUCT_V2_INTR_CH_Pos|macro|DW_CH_STRUCT_V2_INTR_CH_Pos
DECL|DW_CH_STRUCT_V2_INTR_MASKED_CH_Msk|macro|DW_CH_STRUCT_V2_INTR_MASKED_CH_Msk
DECL|DW_CH_STRUCT_V2_INTR_MASKED_CH_Pos|macro|DW_CH_STRUCT_V2_INTR_MASKED_CH_Pos
DECL|DW_CH_STRUCT_V2_INTR_MASK_CH_Msk|macro|DW_CH_STRUCT_V2_INTR_MASK_CH_Msk
DECL|DW_CH_STRUCT_V2_INTR_MASK_CH_Pos|macro|DW_CH_STRUCT_V2_INTR_MASK_CH_Pos
DECL|DW_CH_STRUCT_V2_INTR_SET_CH_Msk|macro|DW_CH_STRUCT_V2_INTR_SET_CH_Msk
DECL|DW_CH_STRUCT_V2_INTR_SET_CH_Pos|macro|DW_CH_STRUCT_V2_INTR_SET_CH_Pos
DECL|DW_CH_STRUCT_V2_SECTION_SIZE|macro|DW_CH_STRUCT_V2_SECTION_SIZE
DECL|DW_CH_STRUCT_V2_SRAM_DATA0_DATA_Msk|macro|DW_CH_STRUCT_V2_SRAM_DATA0_DATA_Msk
DECL|DW_CH_STRUCT_V2_SRAM_DATA0_DATA_Pos|macro|DW_CH_STRUCT_V2_SRAM_DATA0_DATA_Pos
DECL|DW_CH_STRUCT_V2_SRAM_DATA1_DATA_Msk|macro|DW_CH_STRUCT_V2_SRAM_DATA1_DATA_Msk
DECL|DW_CH_STRUCT_V2_SRAM_DATA1_DATA_Pos|macro|DW_CH_STRUCT_V2_SRAM_DATA1_DATA_Pos
DECL|DW_CH_STRUCT_V2_Type|typedef|} DW_CH_STRUCT_V2_Type; /*!< Size = 64 (0x40) */
DECL|DW_V2_ACT_DESCR_CTL_DATA_Msk|macro|DW_V2_ACT_DESCR_CTL_DATA_Msk
DECL|DW_V2_ACT_DESCR_CTL_DATA_Pos|macro|DW_V2_ACT_DESCR_CTL_DATA_Pos
DECL|DW_V2_ACT_DESCR_DST_DATA_Msk|macro|DW_V2_ACT_DESCR_DST_DATA_Msk
DECL|DW_V2_ACT_DESCR_DST_DATA_Pos|macro|DW_V2_ACT_DESCR_DST_DATA_Pos
DECL|DW_V2_ACT_DESCR_NEXT_PTR_ADDR_Msk|macro|DW_V2_ACT_DESCR_NEXT_PTR_ADDR_Msk
DECL|DW_V2_ACT_DESCR_NEXT_PTR_ADDR_Pos|macro|DW_V2_ACT_DESCR_NEXT_PTR_ADDR_Pos
DECL|DW_V2_ACT_DESCR_SRC_DATA_Msk|macro|DW_V2_ACT_DESCR_SRC_DATA_Msk
DECL|DW_V2_ACT_DESCR_SRC_DATA_Pos|macro|DW_V2_ACT_DESCR_SRC_DATA_Pos
DECL|DW_V2_ACT_DESCR_X_CTL_DATA_Msk|macro|DW_V2_ACT_DESCR_X_CTL_DATA_Msk
DECL|DW_V2_ACT_DESCR_X_CTL_DATA_Pos|macro|DW_V2_ACT_DESCR_X_CTL_DATA_Pos
DECL|DW_V2_ACT_DESCR_Y_CTL_DATA_Msk|macro|DW_V2_ACT_DESCR_Y_CTL_DATA_Msk
DECL|DW_V2_ACT_DESCR_Y_CTL_DATA_Pos|macro|DW_V2_ACT_DESCR_Y_CTL_DATA_Pos
DECL|DW_V2_ACT_DST_DST_ADDR_Msk|macro|DW_V2_ACT_DST_DST_ADDR_Msk
DECL|DW_V2_ACT_DST_DST_ADDR_Pos|macro|DW_V2_ACT_DST_DST_ADDR_Pos
DECL|DW_V2_ACT_SRC_SRC_ADDR_Msk|macro|DW_V2_ACT_SRC_SRC_ADDR_Msk
DECL|DW_V2_ACT_SRC_SRC_ADDR_Pos|macro|DW_V2_ACT_SRC_SRC_ADDR_Pos
DECL|DW_V2_CRC_CTL_DATA_REVERSE_Msk|macro|DW_V2_CRC_CTL_DATA_REVERSE_Msk
DECL|DW_V2_CRC_CTL_DATA_REVERSE_Pos|macro|DW_V2_CRC_CTL_DATA_REVERSE_Pos
DECL|DW_V2_CRC_CTL_REM_REVERSE_Msk|macro|DW_V2_CRC_CTL_REM_REVERSE_Msk
DECL|DW_V2_CRC_CTL_REM_REVERSE_Pos|macro|DW_V2_CRC_CTL_REM_REVERSE_Pos
DECL|DW_V2_CRC_DATA_CTL_DATA_XOR_Msk|macro|DW_V2_CRC_DATA_CTL_DATA_XOR_Msk
DECL|DW_V2_CRC_DATA_CTL_DATA_XOR_Pos|macro|DW_V2_CRC_DATA_CTL_DATA_XOR_Pos
DECL|DW_V2_CRC_LFSR_CTL_LFSR32_Msk|macro|DW_V2_CRC_LFSR_CTL_LFSR32_Msk
DECL|DW_V2_CRC_LFSR_CTL_LFSR32_Pos|macro|DW_V2_CRC_LFSR_CTL_LFSR32_Pos
DECL|DW_V2_CRC_POL_CTL_POLYNOMIAL_Msk|macro|DW_V2_CRC_POL_CTL_POLYNOMIAL_Msk
DECL|DW_V2_CRC_POL_CTL_POLYNOMIAL_Pos|macro|DW_V2_CRC_POL_CTL_POLYNOMIAL_Pos
DECL|DW_V2_CRC_REM_CTL_REM_XOR_Msk|macro|DW_V2_CRC_REM_CTL_REM_XOR_Msk
DECL|DW_V2_CRC_REM_CTL_REM_XOR_Pos|macro|DW_V2_CRC_REM_CTL_REM_XOR_Pos
DECL|DW_V2_CRC_REM_RESULT_REM_Msk|macro|DW_V2_CRC_REM_RESULT_REM_Msk
DECL|DW_V2_CRC_REM_RESULT_REM_Pos|macro|DW_V2_CRC_REM_RESULT_REM_Pos
DECL|DW_V2_CTL_ECC_EN_Msk|macro|DW_V2_CTL_ECC_EN_Msk
DECL|DW_V2_CTL_ECC_EN_Pos|macro|DW_V2_CTL_ECC_EN_Pos
DECL|DW_V2_CTL_ECC_INJ_EN_Msk|macro|DW_V2_CTL_ECC_INJ_EN_Msk
DECL|DW_V2_CTL_ECC_INJ_EN_Pos|macro|DW_V2_CTL_ECC_INJ_EN_Pos
DECL|DW_V2_CTL_ENABLED_Msk|macro|DW_V2_CTL_ENABLED_Msk
DECL|DW_V2_CTL_ENABLED_Pos|macro|DW_V2_CTL_ENABLED_Pos
DECL|DW_V2_ECC_CTL_PARITY_Msk|macro|DW_V2_ECC_CTL_PARITY_Msk
DECL|DW_V2_ECC_CTL_PARITY_Pos|macro|DW_V2_ECC_CTL_PARITY_Pos
DECL|DW_V2_ECC_CTL_WORD_ADDR_Msk|macro|DW_V2_ECC_CTL_WORD_ADDR_Msk
DECL|DW_V2_ECC_CTL_WORD_ADDR_Pos|macro|DW_V2_ECC_CTL_WORD_ADDR_Pos
DECL|DW_V2_SECTION_SIZE|macro|DW_V2_SECTION_SIZE
DECL|DW_V2_STATUS_ACTIVE_Msk|macro|DW_V2_STATUS_ACTIVE_Msk
DECL|DW_V2_STATUS_ACTIVE_Pos|macro|DW_V2_STATUS_ACTIVE_Pos
DECL|DW_V2_STATUS_B_Msk|macro|DW_V2_STATUS_B_Msk
DECL|DW_V2_STATUS_B_Pos|macro|DW_V2_STATUS_B_Pos
DECL|DW_V2_STATUS_CH_IDX_Msk|macro|DW_V2_STATUS_CH_IDX_Msk
DECL|DW_V2_STATUS_CH_IDX_Pos|macro|DW_V2_STATUS_CH_IDX_Pos
DECL|DW_V2_STATUS_NS_Msk|macro|DW_V2_STATUS_NS_Msk
DECL|DW_V2_STATUS_NS_Pos|macro|DW_V2_STATUS_NS_Pos
DECL|DW_V2_STATUS_PC_Msk|macro|DW_V2_STATUS_PC_Msk
DECL|DW_V2_STATUS_PC_Pos|macro|DW_V2_STATUS_PC_Pos
DECL|DW_V2_STATUS_PREEMPTABLE_Msk|macro|DW_V2_STATUS_PREEMPTABLE_Msk
DECL|DW_V2_STATUS_PREEMPTABLE_Pos|macro|DW_V2_STATUS_PREEMPTABLE_Pos
DECL|DW_V2_STATUS_PRIO_Msk|macro|DW_V2_STATUS_PRIO_Msk
DECL|DW_V2_STATUS_PRIO_Pos|macro|DW_V2_STATUS_PRIO_Pos
DECL|DW_V2_STATUS_P_Msk|macro|DW_V2_STATUS_P_Msk
DECL|DW_V2_STATUS_P_Pos|macro|DW_V2_STATUS_P_Pos
DECL|DW_V2_STATUS_STATE_Msk|macro|DW_V2_STATUS_STATE_Msk
DECL|DW_V2_STATUS_STATE_Pos|macro|DW_V2_STATUS_STATE_Pos
DECL|DW_V2_Type|typedef|} DW_V2_Type; /*!< Size = 65536 (0x10000) */
DECL|ECC_CTL|member|__IOM uint32_t ECC_CTL; /*!< 0x00000080 ECC control */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000001C Interrupt masked */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000018 Interrupt mask */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000014 Interrupt set */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000010 Interrupt */
DECL|RESERVED10|member|__IM uint32_t RESERVED10[8109];
DECL|RESERVED1|member|__IM uint32_t RESERVED1;
DECL|RESERVED2|member|__IM uint32_t RESERVED2;
DECL|RESERVED3|member|__IM uint32_t RESERVED3[14];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[31];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[3];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[3];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[3];
DECL|RESERVED8|member|__IM uint32_t RESERVED8[3];
DECL|RESERVED9|member|__IM uint32_t RESERVED9;
DECL|RESERVED|member|__IM uint32_t RESERVED[6];
DECL|RESERVED|member|__IM uint32_t RESERVED[6];
DECL|SRAM_DATA0|member|__IOM uint32_t SRAM_DATA0; /*!< 0x00000020 SRAM data 0 */
DECL|SRAM_DATA1|member|__IOM uint32_t SRAM_DATA1; /*!< 0x00000024 SRAM data 1 */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000004 Status */
DECL|_CYIP_DW_V2_H_|macro|_CYIP_DW_V2_H_
