vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa10_1/FA.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa10_1/db/FA.cbx.xml
design_name = hard_block
design_name = FA
instance = comp, \s~output\, s~output, FA, 1
instance = comp, \cout~output\, cout~output, FA, 1
instance = comp, \b~input\, b~input, FA, 1
instance = comp, \a~input\, a~input, FA, 1
instance = comp, \cin~input\, cin~input, FA, 1
instance = comp, \s~0\, s~0, FA, 1
instance = comp, \cout~0\, cout~0, FA, 1
