[ActiveSupport PAR]
; Global primary clocks
GLOBAL_PRIMARY_USED = 16;
; Global primary clock #0
GLOBAL_PRIMARY_0_SIGNALNAME = my_pll/CLKOP;
GLOBAL_PRIMARY_0_DRIVERTYPE = PLL;
GLOBAL_PRIMARY_0_LOADNUM = 1;
; Global primary clock #1
GLOBAL_PRIMARY_1_SIGNALNAME = internal_200MHz;
GLOBAL_PRIMARY_1_DRIVERTYPE = PLL;
GLOBAL_PRIMARY_1_LOADNUM = 42;
; Global primary clock #2
GLOBAL_PRIMARY_2_SIGNALNAME = int_clk_out;
GLOBAL_PRIMARY_2_DRIVERTYPE = OSC;
GLOBAL_PRIMARY_2_LOADNUM = 15;
; Global primary clock #3
GLOBAL_PRIMARY_3_SIGNALNAME = internal_160MHz;
GLOBAL_PRIMARY_3_DRIVERTYPE = PLL;
GLOBAL_PRIMARY_3_LOADNUM = 88;
; Global primary clock #4
GLOBAL_PRIMARY_4_SIGNALNAME = internal_80MHz;
GLOBAL_PRIMARY_4_DRIVERTYPE = PLL;
GLOBAL_PRIMARY_4_LOADNUM = 79;
; Global primary clock #5
GLOBAL_PRIMARY_5_SIGNALNAME = main_reset_n_N_4;
GLOBAL_PRIMARY_5_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_5_LOADNUM = 0;
; Global primary clock #6
GLOBAL_PRIMARY_6_SIGNALNAME = internal_160MHz_enable_81;
GLOBAL_PRIMARY_6_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_6_LOADNUM = 0;
; Global primary clock #7
GLOBAL_PRIMARY_7_SIGNALNAME = internal_160MHz_enable_82;
GLOBAL_PRIMARY_7_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_7_LOADNUM = 0;
; Global primary clock #8
GLOBAL_PRIMARY_8_SIGNALNAME = internal_160MHz_enable_83;
GLOBAL_PRIMARY_8_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_8_LOADNUM = 0;
; Global primary clock #9
GLOBAL_PRIMARY_9_SIGNALNAME = lvds_rx_09_inst/internal_80MHz_enable_68;
GLOBAL_PRIMARY_9_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_9_LOADNUM = 0;
; Global primary clock #10
GLOBAL_PRIMARY_10_SIGNALNAME = lvds_rx_24_inst/internal_80MHz_enable_56;
GLOBAL_PRIMARY_10_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_10_LOADNUM = 0;
; Global primary clock #11
GLOBAL_PRIMARY_11_SIGNALNAME = my_led/n1943;
GLOBAL_PRIMARY_11_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_11_LOADNUM = 0;
; Global primary clock #12
GLOBAL_PRIMARY_12_SIGNALNAME = subg_iddr/fifo_inst/wren_i;
GLOBAL_PRIMARY_12_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_12_LOADNUM = 0;
; Global primary clock #13
GLOBAL_PRIMARY_13_SIGNALNAME = subg_iddr/fifo_inst/rden_i;
GLOBAL_PRIMARY_13_DRIVERTYPE = SLICE;
GLOBAL_PRIMARY_13_LOADNUM = 0;
; Global primary clock #14
GLOBAL_PRIMARY_14_SIGNALNAME = dpll_clkout2_c;
GLOBAL_PRIMARY_14_DRIVERTYPE = CLK_PIN;
GLOBAL_PRIMARY_14_LOADNUM = 1;
; Global primary clock #15
GLOBAL_PRIMARY_15_SIGNALNAME = dpll_clkout0_c;
GLOBAL_PRIMARY_15_DRIVERTYPE = CLK_PIN;
GLOBAL_PRIMARY_15_LOADNUM = 1;
; I/O Bank 0 Usage
BANK_0_USED = 13;
BANK_0_AVAIL = 24;
BANK_0_VCCIO = 3.3V;
BANK_0_VREF1 = NA;
BANK_0_VREF2 = NA;
; I/O Bank 1 Usage
BANK_1_USED = 4;
BANK_1_AVAIL = 32;
BANK_1_VCCIO = 3.3V;
BANK_1_VREF1 = NA;
BANK_1_VREF2 = NA;
; I/O Bank 2 Usage
BANK_2_USED = 0;
BANK_2_AVAIL = 32;
BANK_2_VCCIO = 3.3V;
BANK_2_VREF1 = NA;
BANK_2_VREF2 = NA;
; I/O Bank 3 Usage
BANK_3_USED = 0;
BANK_3_AVAIL = 32;
BANK_3_VCCIO = 3.3V;
BANK_3_VREF1 = NA;
BANK_3_VREF2 = NA;
; I/O Bank 6 Usage
BANK_6_USED = 4;
BANK_6_AVAIL = 32;
BANK_6_VCCIO = 2.5V;
BANK_6_VREF1 = NA;
BANK_6_VREF2 = NA;
; I/O Bank 7 Usage
BANK_7_USED = 6;
BANK_7_AVAIL = 32;
BANK_7_VCCIO = 1.8V;
BANK_7_VREF1 = NA;
BANK_7_VREF2 = NA;
; I/O Bank 8 Usage
BANK_8_USED = 0;
BANK_8_AVAIL = 13;
BANK_8_VCCIO = 3.3V;
BANK_8_VREF1 = NA;
BANK_8_VREF2 = NA;
