#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 21 17:15:28 2024
# Process ID: 11327
# Current directory: /home/kodachi77/project/zybo-z7-vitis/hw/scripts
# Command line: vivado -mode batch -source checkout.tcl -notrace
# Log file: /home/kodachi77/project/zybo-z7-vitis/hw/scripts/vivado.log
# Journal file: /home/kodachi77/project/zybo-z7-vitis/hw/scripts/vivado.jou
# Running On: embedded, OS: Linux, CPU Frequency: 3187.200 MHz, CPU Physical cores: 4, Host memory: 16766 MB
#-----------------------------------------------------------
source checkout.tcl -notrace
INFO: Creating new project "hw" in /home/kodachi77/project/zybo-z7-vitis/hw/proj
INFO: Capturing board information from /home/kodachi77/project/zybo-z7-vitis/hw/project_info.tcl
INFO: Configuring project IP handling properties
INFO: capturing IP-related settings from /home/kodachi77/project/zybo-z7-vitis/hw/project_info.tcl
INFO: Setting IP repository paths
INFO: Refreshing IP repositories
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kodachi77/project/zybo-z7-vitis/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2022.1/data/ip'.
INFO: Adding HDL sources
INFO: Adding XCI IP sources
INFO: Adding constraints
INFO: Rebuilding block design from script
INFO: [BD::TCL 103-2003] Currently there is no design <zybo_z7_20_base_202201> in project, so creating one...
Wrote  : </home/kodachi77/project/zybo-z7-vitis/hw/proj/hw.srcs/sources_1/bd/zybo_z7_20_base_202201/zybo_z7_20_base_202201.bd> 
INFO: [BD::TCL 103-2004] Making design <zybo_z7_20_base_202201> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "zybo_z7_20_base_202201".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:xlconcat:2.1  .
CRITICAL WARNING: [BD 41-2726] Port <ADDR> was specified to have width <15>, but it is supposed to be <13>. Change the 'left' and 'right' values so that the width will be <13>.
CRITICAL WARNING: [BD 41-2726] Port <DM> was specified to have width <4>, but it is supposed to be <8>. Change the 'left' and 'right' values so that the width will be <8>.
CRITICAL WARNING: [BD 41-2726] Port <DQ> was specified to have width <32>, but it is supposed to be <64>. Change the 'left' and 'right' values so that the width will be <64>.
CRITICAL WARNING: [BD 41-2726] Port <DQS_N> was specified to have width <4>, but it is supposed to be <8>. Change the 'left' and 'right' values so that the width will be <8>.
CRITICAL WARNING: [BD 41-2726] Port <DQS_P> was specified to have width <4>, but it is supposed to be <8>. Change the 'left' and 'right' values so that the width will be <8>.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '6.000' to '12.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.0' to '20.0' has been ignored for IP 'clk_wiz_0'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : </home/kodachi77/project/zybo-z7-vitis/hw/proj/hw.srcs/sources_1/bd/zybo_z7_20_base_202201/zybo_z7_20_base_202201.bd> 
WARNING: [BD::TCL 103-2053] This Tcl script was generated from a block design that has not been validated. It is possible that design <zybo_z7_20_base_202201> may result in errors during validation.
WARNING: [Coretcl 2-176] No IPs found
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/kodachi77/project/zybo-z7-vitis/hw/proj/hw.srcs/sources_1/bd/zybo_z7_20_base_202201/zybo_z7_20_base_202201.bd> 
VHDL Output written to : /home/kodachi77/project/zybo-z7-vitis/hw/proj/hw.gen/sources_1/bd/zybo_z7_20_base_202201/synth/zybo_z7_20_base_202201.vhd
VHDL Output written to : /home/kodachi77/project/zybo-z7-vitis/hw/proj/hw.gen/sources_1/bd/zybo_z7_20_base_202201/sim/zybo_z7_20_base_202201.vhd
VHDL Output written to : /home/kodachi77/project/zybo-z7-vitis/hw/proj/hw.gen/sources_1/bd/zybo_z7_20_base_202201/hdl/zybo_z7_20_base_202201_wrapper.vhd
INFO: Configuring synth_1 run
INFO: Setting current synthesis run
INFO: Configuring impl_1 run
INFO: Setting current implementation run
INFO: capturing run settings from /home/kodachi77/project/zybo-z7-vitis/hw/project_info.tcl
INFO: Project created: hw
INFO: Exiting digilent_vivado_checkout
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 17:15:38 2024...
