<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonMachineScheduler.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonMachineScheduler.cpp.html'>HexagonMachineScheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonMachineScheduler.cpp - MI Scheduler for Hexagon -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// MachineScheduler schedules machine instructions after phi elimination. It</i></td></tr>
<tr><th id="10">10</th><td><i>// preserves LiveIntervals so it can be invoked before register allocation.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonMachineScheduler.h.html">"HexagonMachineScheduler.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/DFAPacketizer.h.html">"llvm/CodeGen/DFAPacketizer.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html">"llvm/CodeGen/ScheduleHazardRecognizer.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/iomanip.html">&lt;iomanip&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/sstream.html">&lt;sstream&gt;</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="IgnoreBBRegPressure" title='IgnoreBBRegPressure' data-type='cl::opt&lt;bool&gt;' data-ref="IgnoreBBRegPressure">IgnoreBBRegPressure</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ignore-bb-reg-pressure"</q>,</td></tr>
<tr><th id="48">48</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="UseNewerCandidate" title='UseNewerCandidate' data-type='cl::opt&lt;bool&gt;' data-ref="UseNewerCandidate">UseNewerCandidate</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"use-newer-candidate"</q>,</td></tr>
<tr><th id="51">51</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SchedDebugVerboseLevel" title='SchedDebugVerboseLevel' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SchedDebugVerboseLevel">SchedDebugVerboseLevel</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-verbose-level"</q>,</td></tr>
<tr><th id="54">54</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>1</var>));</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i  data-doc="CheckEarlyAvail">// Check if the scheduler should penalize instructions that are available to</i></td></tr>
<tr><th id="57">57</th><td><i  data-doc="CheckEarlyAvail">// early due to a zero-latency dependence.</i></td></tr>
<tr><th id="58">58</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="CheckEarlyAvail" title='CheckEarlyAvail' data-type='cl::opt&lt;bool&gt;' data-ref="CheckEarlyAvail">CheckEarlyAvail</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"check-early-avail"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="59">59</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i  data-doc="RPThreshold">// This value is used to determine if a register class is a high pressure set.</i></td></tr>
<tr><th id="62">62</th><td><i  data-doc="RPThreshold">// We compute the maximum number of registers needed and divided by the total</i></td></tr>
<tr><th id="63">63</th><td><i  data-doc="RPThreshold">// available. Then, we compare the result to this value.</i></td></tr>
<tr><th id="64">64</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>float</em>&gt; <dfn class="tu decl def" id="RPThreshold" title='RPThreshold' data-type='cl::opt&lt;float&gt;' data-ref="RPThreshold">RPThreshold</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-reg-pressure"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="65">65</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0.75f</var>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"High register pressure threhold."</q>));</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc" data-doc="_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE">/// Return true if there is a dependence between SUd and SUu.</i></td></tr>
<tr><th id="68">68</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE" title='hasDependence' data-type='bool hasDependence(const llvm::SUnit * SUd, const llvm::SUnit * SUu, const llvm::HexagonInstrInfo &amp; QII)' data-ref="_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE">hasDependence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="48SUd" title='SUd' data-type='const llvm::SUnit *' data-ref="48SUd">SUd</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="49SUu" title='SUu' data-type='const llvm::SUnit *' data-ref="49SUu">SUu</dfn>,</td></tr>
<tr><th id="69">69</th><td>                          <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col0 decl" id="50QII" title='QII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="50QII">QII</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <b>if</b> (<a class="local col8 ref" href="#48SUd" title='SUd' data-ref="48SUd">SUd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// Enable .cur formation.</i></td></tr>
<tr><th id="74">74</th><td>  <b>if</b> (<a class="local col0 ref" href="#50QII" title='QII' data-ref="50QII">QII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeCurLoad' data-ref="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE">mayBeCurLoad</a>(*<a class="local col8 ref" href="#48SUd" title='SUd' data-ref="48SUd">SUd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()))</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <b>if</b> (<a class="local col0 ref" href="#50QII" title='QII' data-ref="50QII">QII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::canExecuteInBundle' data-ref="_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_">canExecuteInBundle</a>(*<a class="local col8 ref" href="#48SUd" title='SUd' data-ref="48SUd">SUd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), *<a class="local col9 ref" href="#49SUu" title='SUu' data-ref="49SUu">SUu</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()))</td></tr>
<tr><th id="78">78</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="51S" title='S' data-type='const llvm::SDep &amp;' data-ref="51S">S</dfn> : <a class="local col8 ref" href="#48SUd" title='SUd' data-ref="48SUd">SUd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="81">81</th><td>    <i>// Since we do not add pseudos to packets, might as well</i></td></tr>
<tr><th id="82">82</th><td><i>    // ignore order dependencies.</i></td></tr>
<tr><th id="83">83</th><td>    <b>if</b> (<a class="local col1 ref" href="#51S" title='S' data-ref="51S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="84">84</th><td>      <b>continue</b>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>    <b>if</b> (<a class="local col1 ref" href="#51S" title='S' data-ref="51S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col9 ref" href="#49SUu" title='SUu' data-ref="49SUu">SUu</a> &amp;&amp; <a class="local col1 ref" href="#51S" title='S' data-ref="51S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() &gt; <var>0</var>)</td></tr>
<tr><th id="87">87</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i class="doc">/// Check if scheduling of this SU is possible</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// in the current packet.</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">/// It is _not_ precise (statefull), it is more like</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">/// another heuristic. Many corner cases are figured</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">/// empirically.</i></td></tr>
<tr><th id="97">97</th><td><em>bool</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel" title='llvm::VLIWResourceModel' data-ref="llvm::VLIWResourceModel">VLIWResourceModel</a>::<dfn class="decl def" id="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="52SU" title='SU' data-type='llvm::SUnit *' data-ref="52SU">SU</dfn>, <em>bool</em> <dfn class="local col3 decl" id="53IsTop" title='IsTop' data-type='bool' data-ref="53IsTop">IsTop</dfn>) {</td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (!<a class="local col2 ref" href="#52SU" title='SU' data-ref="52SU">SU</a> || !<a class="local col2 ref" href="#52SU" title='SU' data-ref="52SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i>// First see if the pipeline could receive this instruction</i></td></tr>
<tr><th id="102">102</th><td><i>  // in the current cycle.</i></td></tr>
<tr><th id="103">103</th><td>  <b>switch</b> (<a class="local col2 ref" href="#52SU" title='SU' data-ref="52SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="104">104</th><td>  <b>default</b>:</td></tr>
<tr><th id="105">105</th><td>    <b>if</b> (!<a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE">canReserveResources</a>(<span class='refarg'>*<a class="local col2 ref" href="#52SU" title='SU' data-ref="52SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()</span>))</td></tr>
<tr><th id="106">106</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="107">107</th><td>    <b>break</b>;</td></tr>
<tr><th id="108">108</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>:</td></tr>
<tr><th id="109">109</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="110">110</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="112">112</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="113">113</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="114">114</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="115">115</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</a>:</td></tr>
<tr><th id="116">116</th><td>    <b>break</b>;</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="54MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="54MBB">MBB</dfn> = <a class="local col2 ref" href="#52SU" title='SU' data-ref="52SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="120">120</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="55QST" title='QST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="55QST">QST</dfn> = <a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="121">121</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="56QII" title='QII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="56QII">QII</dfn> = *<a class="local col5 ref" href="#55QST" title='QST' data-ref="55QST">QST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i>// Now see if there are no other dependencies to instructions already</i></td></tr>
<tr><th id="124">124</th><td><i>  // in the packet.</i></td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (<a class="local col3 ref" href="#53IsTop" title='IsTop' data-ref="53IsTop">IsTop</a>) {</td></tr>
<tr><th id="126">126</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="57i" title='i' data-type='unsigned int' data-ref="57i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="58e" title='e' data-type='unsigned int' data-ref="58e">e</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a> != <a class="local col8 ref" href="#58e" title='e' data-ref="58e">e</a>; ++<a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>)</td></tr>
<tr><th id="127">127</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE" title='hasDependence' data-use='c' data-ref="_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE">hasDependence</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>]</a>, <a class="local col2 ref" href="#52SU" title='SU' data-ref="52SU">SU</a>, <a class="local col6 ref" href="#56QII" title='QII' data-ref="56QII">QII</a>))</td></tr>
<tr><th id="128">128</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="129">129</th><td>  } <b>else</b> {</td></tr>
<tr><th id="130">130</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="59i" title='i' data-type='unsigned int' data-ref="59i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="60e" title='e' data-type='unsigned int' data-ref="60e">e</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a> != <a class="local col0 ref" href="#60e" title='e' data-ref="60e">e</a>; ++<a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a>)</td></tr>
<tr><th id="131">131</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE" title='hasDependence' data-use='c' data-ref="_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE">hasDependence</a>(<a class="local col2 ref" href="#52SU" title='SU' data-ref="52SU">SU</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a>]</a>, <a class="local col6 ref" href="#56QII" title='QII' data-ref="56QII">QII</a>))</td></tr>
<tr><th id="132">132</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// Keep track of available resources.</i></td></tr>
<tr><th id="138">138</th><td><em>bool</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel" title='llvm::VLIWResourceModel' data-ref="llvm::VLIWResourceModel">VLIWResourceModel</a>::<dfn class="decl def" id="_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb" title='llvm::VLIWResourceModel::reserveResources' data-ref="_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb">reserveResources</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="61SU" title='SU' data-type='llvm::SUnit *' data-ref="61SU">SU</dfn>, <em>bool</em> <dfn class="local col2 decl" id="62IsTop" title='IsTop' data-type='bool' data-ref="62IsTop">IsTop</dfn>) {</td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <dfn class="local col3 decl" id="63startNewCycle" title='startNewCycle' data-type='bool' data-ref="63startNewCycle">startNewCycle</dfn> = <b>false</b>;</td></tr>
<tr><th id="140">140</th><td>  <i>// Artificially reset state.</i></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>) {</td></tr>
<tr><th id="142">142</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="143">143</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="144">144</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::TotalPackets" title='llvm::VLIWResourceModel::TotalPackets' data-ref="llvm::VLIWResourceModel::TotalPackets">TotalPackets</a>++;</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td>  <i>// If this SU does not fit in the packet or the packet is now full</i></td></tr>
<tr><th id="148">148</th><td><i>  // start a new one.</i></td></tr>
<tr><th id="149">149</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</a>(<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>, <a class="local col2 ref" href="#62IsTop" title='IsTop' data-ref="62IsTop">IsTop</a>) ||</td></tr>
<tr><th id="150">150</th><td>      <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt;= <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::SchedModel" title='llvm::VLIWResourceModel::SchedModel' data-ref="llvm::VLIWResourceModel::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>()) {</td></tr>
<tr><th id="151">151</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="152">152</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="153">153</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::TotalPackets" title='llvm::VLIWResourceModel::TotalPackets' data-ref="llvm::VLIWResourceModel::TotalPackets">TotalPackets</a>++;</td></tr>
<tr><th id="154">154</th><td>    <a class="local col3 ref" href="#63startNewCycle" title='startNewCycle' data-ref="63startNewCycle">startNewCycle</a> = <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>switch</b> (<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="158">158</th><td>  <b>default</b>:</td></tr>
<tr><th id="159">159</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'>*<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()</span>);</td></tr>
<tr><th id="160">160</th><td>    <b>break</b>;</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>:</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL">KILL</a>:</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#32" title='llvm::TargetOpcode::CFI_INSTRUCTION' data-ref="llvm::TargetOpcode::CFI_INSTRUCTION">CFI_INSTRUCTION</a>:</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</a>:</td></tr>
<tr><th id="172">172</th><td>    <b>break</b>;</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#<span data-ppcond="176">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="177">177</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Packet[&quot; &lt;&lt; TotalPackets &lt;&lt; &quot;]:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Packet["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::TotalPackets" title='llvm::VLIWResourceModel::TotalPackets' data-ref="llvm::VLIWResourceModel::TotalPackets">TotalPackets</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]:\n"</q>);</td></tr>
<tr><th id="178">178</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="64i" title='i' data-type='unsigned int' data-ref="64i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="65e" title='e' data-type='unsigned int' data-ref="65e">e</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a> != <a class="local col5 ref" href="#65e" title='e' data-ref="65e">e</a>; ++<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>) {</td></tr>
<tr><th id="179">179</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\t[&quot; &lt;&lt; i &lt;&lt; &quot;] SU(&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"] SU("</q>);</td></tr>
<tr><th id="180">180</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; Packet[i]-&gt;NodeNum &lt;&lt; &quot;)\t&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>[<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\t"</q>);</td></tr>
<tr><th id="181">181</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { Packet[i]-&gt;getInstr()-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>[<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="182">182</th><td>  }</td></tr>
<tr><th id="183">183</th><td><u>#<span data-ppcond="176">endif</span></u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <b>return</b> <a class="local col3 ref" href="#63startNewCycle" title='startNewCycle' data-ref="63startNewCycle">startNewCycle</a>;</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i class="doc">/// schedule - Called back from MachineScheduler::runOnMachineFunction</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">/// after setting up the current scheduling region. [RegionBegin, RegionEnd)</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">/// only includes instructions that have DAG nodes, not scheduling boundaries.</i></td></tr>
<tr><th id="191">191</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::VLIWMachineScheduler" title='llvm::VLIWMachineScheduler' data-ref="llvm::VLIWMachineScheduler">VLIWMachineScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm20VLIWMachineScheduler8scheduleEv" title='llvm::VLIWMachineScheduler::schedule' data-ref="_ZN4llvm20VLIWMachineScheduler8scheduleEv">schedule</dfn>() {</td></tr>
<tr><th id="192">192</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;********** MI Converging Scheduling VLIW &quot; &lt;&lt; printMBBReference(*BB) &lt;&lt; &quot; &quot; &lt;&lt; BB-&gt;getName() &lt;&lt; &quot; in_func &quot; &lt;&lt; BB-&gt;getParent()-&gt;getName() &lt;&lt; &quot; at loop depth &quot; &lt;&lt; MLI-&gt;getLoopDepth(BB) &lt;&lt; &quot; \n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** MI Converging Scheduling VLIW "</q></td></tr>
<tr><th id="193">193</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>()</td></tr>
<tr><th id="194">194</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in_func "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()</td></tr>
<tr><th id="195">195</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at loop depth "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MLI" title='llvm::ScheduleDAGInstrs::MLI' data-ref="llvm::ScheduleDAGInstrs::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" \n"</q>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv" title='llvm::ScheduleDAGMILive::buildDAGWithRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv">buildDAGWithRegPressure</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv" title='llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv">InitDAGTopologicalSorting</a>();</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <i>// Postprocess the DAG to add platform-specific artificial dependencies.</i></td></tr>
<tr><th id="202">202</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI14postprocessDAGEv" title='llvm::ScheduleDAGMI::postprocessDAG' data-ref="_ZN4llvm13ScheduleDAGMI14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="66TopRoots" title='TopRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="66TopRoots">TopRoots</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="67BotRoots" title='BotRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="67BotRoots">BotRoots</dfn>;</td></tr>
<tr><th id="205">205</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" title='llvm::ScheduleDAGMI::findRootsAndBiasEdges' data-ref="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_">findRootsAndBiasEdges</a>(<span class='refarg'><a class="local col6 ref" href="#66TopRoots" title='TopRoots' data-ref="66TopRoots">TopRoots</a></span>, <span class='refarg'><a class="local col7 ref" href="#67BotRoots" title='BotRoots' data-ref="67BotRoots">BotRoots</a></span>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i>// Initialize the strategy before modifying the DAG.</i></td></tr>
<tr><th id="208">208</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::MachineSchedStrategy::initialize' data-ref="_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<b>this</b>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { unsigned maxH = 0; for (unsigned su = 0, e = SUnits.size(); su != e; ++su) if (SUnits[su].getHeight() &gt; maxH) maxH = SUnits[su].getHeight(); dbgs() &lt;&lt; &quot;Max Height &quot; &lt;&lt; maxH &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<em>unsigned</em> <dfn class="local col8 decl" id="68maxH" title='maxH' data-type='unsigned int' data-ref="68maxH">maxH</dfn> = <var>0</var>;</td></tr>
<tr><th id="211">211</th><td>             <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69su" title='su' data-type='unsigned int' data-ref="69su">su</dfn> = <var>0</var>, <dfn class="local col0 decl" id="70e" title='e' data-type='unsigned int' data-ref="70e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#210" title='su' data-ref="69su">su</a> != <a class="local col0 ref" href="#210" title='e' data-ref="70e">e</a>;</td></tr>
<tr><th id="212">212</th><td>                  ++<a class="local col9 ref" href="#210" title='su' data-ref="69su">su</a>) <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col9 ref" href="#210" title='su' data-ref="69su">su</a>].<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col8 ref" href="#210" title='maxH' data-ref="68maxH">maxH</a>) <a class="local col8 ref" href="#210" title='maxH' data-ref="68maxH">maxH</a> =</td></tr>
<tr><th id="213">213</th><td>                 <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col9 ref" href="#210" title='su' data-ref="69su">su</a>].<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="214">214</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Max Height "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#210" title='maxH' data-ref="68maxH">maxH</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="215">215</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { unsigned maxD = 0; for (unsigned su = 0, e = SUnits.size(); su != e; ++su) if (SUnits[su].getDepth() &gt; maxD) maxD = SUnits[su].getDepth(); dbgs() &lt;&lt; &quot;Max Depth &quot; &lt;&lt; maxD &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<em>unsigned</em> <dfn class="local col1 decl" id="71maxD" title='maxD' data-type='unsigned int' data-ref="71maxD">maxD</dfn> = <var>0</var>;</td></tr>
<tr><th id="216">216</th><td>             <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="72su" title='su' data-type='unsigned int' data-ref="72su">su</dfn> = <var>0</var>, <dfn class="local col3 decl" id="73e" title='e' data-type='unsigned int' data-ref="73e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#215" title='su' data-ref="72su">su</a> != <a class="local col3 ref" href="#215" title='e' data-ref="73e">e</a>;</td></tr>
<tr><th id="217">217</th><td>                  ++<a class="local col2 ref" href="#215" title='su' data-ref="72su">su</a>) <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col2 ref" href="#215" title='su' data-ref="72su">su</a>].<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &gt; <a class="local col1 ref" href="#215" title='maxD' data-ref="71maxD">maxD</a>) <a class="local col1 ref" href="#215" title='maxD' data-ref="71maxD">maxD</a> =</td></tr>
<tr><th id="218">218</th><td>                 <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col2 ref" href="#215" title='su' data-ref="72su">su</a>].<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="219">219</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Max Depth "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#215" title='maxD' data-ref="71maxD">maxD</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="220">220</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive4dumpEv" title='llvm::ScheduleDAGMILive::dump' data-ref="_ZNK4llvm17ScheduleDAGMILive4dumpEv">dump</a>());</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMILive::initQueues' data-ref="_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#66TopRoots" title='TopRoots' data-ref="66TopRoots">TopRoots</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#67BotRoots" title='BotRoots' data-ref="67BotRoots">BotRoots</a>);</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <dfn class="local col4 decl" id="74IsTopNode" title='IsTopNode' data-type='bool' data-ref="74IsTopNode">IsTopNode</dfn> = <b>false</b>;</td></tr>
<tr><th id="225">225</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="226">226</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** VLIWMachineScheduler::schedule picking next node\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="227">227</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** VLIWMachineScheduler::schedule picking next node\n"</q>);</td></tr>
<tr><th id="228">228</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="75SU" title='SU' data-type='llvm::SUnit *' data-ref="75SU">SU</dfn> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy8pickNodeERb" title='llvm::MachineSchedStrategy::pickNode' data-ref="_ZN4llvm20MachineSchedStrategy8pickNodeERb">pickNode</a>(<span class='refarg'><a class="local col4 ref" href="#74IsTopNode" title='IsTopNode' data-ref="74IsTopNode">IsTopNode</a></span>);</td></tr>
<tr><th id="229">229</th><td>    <b>if</b> (!<a class="local col5 ref" href="#75SU" title='SU' data-ref="75SU">SU</a>) <b>break</b>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv" title='llvm::ScheduleDAGMI::checkSchedLimit' data-ref="_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv">checkSchedLimit</a>())</td></tr>
<tr><th id="232">232</th><td>      <b>break</b>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb" title='llvm::ScheduleDAGMILive::scheduleMI' data-ref="_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb">scheduleMI</a>(<a class="local col5 ref" href="#75SU" title='SU' data-ref="75SU">SU</a>, <a class="local col4 ref" href="#74IsTopNode" title='IsTopNode' data-ref="74IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>    <i>// Notify the scheduling strategy after updating the DAG.</i></td></tr>
<tr><th id="237">237</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::MachineSchedStrategy::schedNode' data-ref="_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</a>(<a class="local col5 ref" href="#75SU" title='SU' data-ref="75SU">SU</a>, <a class="local col4 ref" href="#74IsTopNode" title='IsTopNode' data-ref="74IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb" title='llvm::ScheduleDAGMI::updateQueues' data-ref="_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb">updateQueues</a>(<a class="local col5 ref" href="#75SU" title='SU' data-ref="75SU">SU</a>, <a class="local col4 ref" href="#74IsTopNode" title='IsTopNode' data-ref="74IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrentTop == CurrentBottom &amp;&amp; &quot;Nonempty unscheduled zone.&quot;) ? void (0) : __assert_fail (&quot;CurrentTop == CurrentBottom &amp;&amp; \&quot;Nonempty unscheduled zone.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 241, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> &amp;&amp; <q>"Nonempty unscheduled zone."</q>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</a>();</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { { dbgs() &lt;&lt; &quot;*** Final schedule for &quot; &lt;&lt; printMBBReference(*begin()-&gt;getParent()) &lt;&lt; &quot; ***\n&quot;; dumpSchedule(); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="246">246</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Final schedule for "</q></td></tr>
<tr><th id="247">247</th><td>           <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>()<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ***\n"</q>;</td></tr>
<tr><th id="248">248</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv" title='llvm::ScheduleDAGMI::dumpSchedule' data-ref="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv">dumpSchedule</a>();</td></tr>
<tr><th id="249">249</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="250">250</th><td>  });</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::ConvergingVLIWScheduler::initialize' data-ref="_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col6 decl" id="76dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="76dag">dag</dfn>) {</td></tr>
<tr><th id="254">254</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a> = <b>static_cast</b>&lt;<a class="type" href="HexagonMachineScheduler.h.html#llvm::VLIWMachineScheduler" title='llvm::VLIWMachineScheduler' data-ref="llvm::VLIWMachineScheduler">VLIWMachineScheduler</a>*&gt;(<a class="local col6 ref" href="#76dag" title='dag' data-ref="76dag">dag</a>);</td></tr>
<tr><th id="255">255</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedModel" title='llvm::ConvergingVLIWScheduler::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::SchedModel">SchedModel</a> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv" title='llvm::ScheduleDAGInstrs::getSchedModel' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv">getSchedModel</a>();</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary4initEPNS_20VLIWMachineSchedulerEPKNS_16TargetSchedModelE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::init' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary4initEPNS_20VLIWMachineSchedulerEPKNS_16TargetSchedModelE">init</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedModel" title='llvm::ConvergingVLIWScheduler::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="258">258</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary4initEPNS_20VLIWMachineSchedulerEPKNS_16TargetSchedModelE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::init' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary4initEPNS_20VLIWMachineSchedulerEPKNS_16TargetSchedModelE">init</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedModel" title='llvm::ConvergingVLIWScheduler::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// Initialize the HazardRecognizers. If itineraries don't exist, are empty, or</i></td></tr>
<tr><th id="261">261</th><td><i>  // are disabled, then these HazardRecs will be disabled.</i></td></tr>
<tr><th id="262">262</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col7 decl" id="77Itin" title='Itin' data-type='const llvm::InstrItineraryData *' data-ref="77Itin">Itin</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv" title='llvm::ScheduleDAGInstrs::getSchedModel' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv">getSchedModel</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>();</td></tr>
<tr><th id="263">263</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="78STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="78STI">STI</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="264">264</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col9 decl" id="79TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="79TII">TII</dfn> = <a class="local col8 ref" href="#78STI" title='STI' data-ref="78STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="265">265</th><td>  <b>delete</b> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>;</td></tr>
<tr><th id="266">266</th><td>  <b>delete</b> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>;</td></tr>
<tr><th id="267">267</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a> = <a class="local col9 ref" href="#79TII" title='TII' data-ref="79TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetMIHazardRecognizer</a>(<a class="local col7 ref" href="#77Itin" title='Itin' data-ref="77Itin">Itin</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>);</td></tr>
<tr><th id="268">268</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a> = <a class="local col9 ref" href="#79TII" title='TII' data-ref="79TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetMIHazardRecognizer</a>(<a class="local col7 ref" href="#77Itin" title='Itin' data-ref="77Itin">Itin</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <b>delete</b> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>;</td></tr>
<tr><th id="271">271</th><td>  <b>delete</b> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>;</td></tr>
<tr><th id="272">272</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a> = <b>new</b> <a class="type" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel" title='llvm::VLIWResourceModel' data-ref="llvm::VLIWResourceModel">VLIWResourceModel</a><a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE" title='llvm::VLIWResourceModel::VLIWResourceModel' data-ref="_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE">(</a><a class="local col8 ref" href="#78STI" title='STI' data-ref="78STI">STI</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv" title='llvm::ScheduleDAGInstrs::getSchedModel' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv">getSchedModel</a>());</td></tr>
<tr><th id="273">273</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a> = <b>new</b> <a class="type" href="HexagonMachineScheduler.h.html#llvm::VLIWResourceModel" title='llvm::VLIWResourceModel' data-ref="llvm::VLIWResourceModel">VLIWResourceModel</a><a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE" title='llvm::VLIWResourceModel::VLIWResourceModel' data-ref="_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE">(</a><a class="local col8 ref" href="#78STI" title='STI' data-ref="78STI">STI</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv" title='llvm::ScheduleDAGInstrs::getSchedModel' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv">getSchedModel</a>());</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="80MaxPressure" title='MaxPressure' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="80MaxPressure">MaxPressure</dfn> =</td></tr>
<tr><th id="276">276</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv" title='llvm::ScheduleDAGMILive::getRegPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv">getRegPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="277">277</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::HighPressureSets" title='llvm::ConvergingVLIWScheduler::HighPressureSets' data-ref="llvm::ConvergingVLIWScheduler::HighPressureSets">HighPressureSets</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_bvector.h.html#_ZNSt6vectorIbT_E6assignEmRKb" title='std::vector&lt;bool, type-parameter-0-0&gt;::assign' data-ref="_ZNSt6vectorIbT_E6assignEmRKb">assign</a>(<a class="local col0 ref" href="#80MaxPressure" title='MaxPressure' data-ref="80MaxPressure">MaxPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="278">278</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="81i" title='i' data-type='unsigned int' data-ref="81i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="82e" title='e' data-type='unsigned int' data-ref="82e">e</dfn> = <a class="local col0 ref" href="#80MaxPressure" title='MaxPressure' data-ref="80MaxPressure">MaxPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a> &lt; <a class="local col2 ref" href="#82e" title='e' data-ref="82e">e</a>; ++<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>) {</td></tr>
<tr><th id="279">279</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83Limit" title='Limit' data-type='unsigned int' data-ref="83Limit">Limit</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm20VLIWMachineScheduler15getRegClassInfoEv" title='llvm::VLIWMachineScheduler::getRegClassInfo' data-ref="_ZN4llvm20VLIWMachineScheduler15getRegClassInfoEv">getRegClassInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj" title='llvm::RegisterClassInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj">getRegPressureSetLimit</a>(<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>);</td></tr>
<tr><th id="280">280</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::HighPressureSets" title='llvm::ConvergingVLIWScheduler::HighPressureSets' data-ref="llvm::ConvergingVLIWScheduler::HighPressureSets">HighPressureSets</a><a class="ref" href="../../../../../include/c++/7/bits/stl_bvector.h.html#_ZNSt6vectorIbT_EixEm" title='std::vector&lt;bool, type-parameter-0-0&gt;::operator[]' data-ref="_ZNSt6vectorIbT_EixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_bvector.h.html#_ZNSt14_Bit_referenceaSEb" title='std::_Bit_reference::operator=' data-ref="_ZNSt14_Bit_referenceaSEb">=</a></td></tr>
<tr><th id="281">281</th><td>      ((<em>float</em>) <a class="local col0 ref" href="#80MaxPressure" title='MaxPressure' data-ref="80MaxPressure">MaxPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a> &gt; ((<em>float</em>) <a class="local col3 ref" href="#83Limit" title='Limit' data-ref="83Limit">Limit</a> * <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#RPThreshold" title='RPThreshold' data-use='m' data-ref="RPThreshold">RPThreshold</a>));</td></tr>
<tr><th id="282">282</th><td>  }</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!ForceTopDown || !ForceBottomUp) &amp;&amp; &quot;-misched-topdown incompatible with -misched-bottomup&quot;) ? void (0) : __assert_fail (&quot;(!ForceTopDown || !ForceBottomUp) &amp;&amp; \&quot;-misched-topdown incompatible with -misched-bottomup\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 285, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</a> || !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</a>) &amp;&amp;</td></tr>
<tr><th id="285">285</th><td>         <q>"-misched-topdown incompatible with -misched-bottomup"</q>);</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm23ConvergingVLIWScheduler14releaseTopNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::releaseTopNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler14releaseTopNodeEPNS_5SUnitE">releaseTopNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="84SU" title='SU' data-type='llvm::SUnit *' data-ref="84SU">SU</dfn>) {</td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (<a class="local col4 ref" href="#84SU" title='SU' data-ref="84SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="290">290</th><td>    <b>return</b>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="85PI" title='PI' data-type='const llvm::SDep &amp;' data-ref="85PI">PI</dfn> : <a class="local col4 ref" href="#84SU" title='SU' data-ref="84SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="293">293</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86PredReadyCycle" title='PredReadyCycle' data-type='unsigned int' data-ref="86PredReadyCycle">PredReadyCycle</dfn> = <a class="local col5 ref" href="#85PI" title='PI' data-ref="85PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a>;</td></tr>
<tr><th id="294">294</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="87MinLatency" title='MinLatency' data-type='unsigned int' data-ref="87MinLatency">MinLatency</dfn> = <a class="local col5 ref" href="#85PI" title='PI' data-ref="85PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="295">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="296">296</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency">MaxMinLatency</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col7 ref" href="#87MinLatency" title='MinLatency' data-ref="87MinLatency">MinLatency</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency">MaxMinLatency</a>);</td></tr>
<tr><th id="297">297</th><td><u>#<span data-ppcond="295">endif</span></u></td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (<a class="local col4 ref" href="#84SU" title='SU' data-ref="84SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> &lt; <a class="local col6 ref" href="#86PredReadyCycle" title='PredReadyCycle' data-ref="86PredReadyCycle">PredReadyCycle</a> + <a class="local col7 ref" href="#87MinLatency" title='MinLatency' data-ref="87MinLatency">MinLatency</a>)</td></tr>
<tr><th id="299">299</th><td>      <a class="local col4 ref" href="#84SU" title='SU' data-ref="84SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> = <a class="local col6 ref" href="#86PredReadyCycle" title='PredReadyCycle' data-ref="86PredReadyCycle">PredReadyCycle</a> + <a class="local col7 ref" href="#87MinLatency" title='MinLatency' data-ref="87MinLatency">MinLatency</a>;</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</a>(<a class="local col4 ref" href="#84SU" title='SU' data-ref="84SU">SU</a>, <a class="local col4 ref" href="#84SU" title='SU' data-ref="84SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a>);</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm23ConvergingVLIWScheduler17releaseBottomNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::releaseBottomNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="88SU" title='SU' data-type='llvm::SUnit *' data-ref="88SU">SU</dfn>) {</td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="306">306</th><td>    <b>return</b>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;getInstr() &amp;&amp; &quot;Scheduled SUnit must have instr&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;getInstr() &amp;&amp; \&quot;Scheduled SUnit must have instr\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 308, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() &amp;&amp; <q>"Scheduled SUnit must have instr"</q>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::succ_iterator" title='llvm::SUnit::succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::succ_iterator">succ_iterator</a> <dfn class="local col9 decl" id="89I" title='I' data-type='SUnit::succ_iterator' data-ref="89I">I</dfn> = <a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col0 decl" id="90E" title='E' data-type='SUnit::succ_iterator' data-ref="90E">E</dfn> = <a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="311">311</th><td>       <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a> != <a class="local col0 ref" href="#90E" title='E' data-ref="90E">E</a>; ++<a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>) {</td></tr>
<tr><th id="312">312</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91SuccReadyCycle" title='SuccReadyCycle' data-type='unsigned int' data-ref="91SuccReadyCycle">SuccReadyCycle</dfn> = <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>;</td></tr>
<tr><th id="313">313</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92MinLatency" title='MinLatency' data-type='unsigned int' data-ref="92MinLatency">MinLatency</dfn> = <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="314">314</th><td><u>#<span data-ppcond="314">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="315">315</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency">MaxMinLatency</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#92MinLatency" title='MinLatency' data-ref="92MinLatency">MinLatency</a>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency">MaxMinLatency</a>);</td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="314">endif</span></u></td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (<a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> &lt; <a class="local col1 ref" href="#91SuccReadyCycle" title='SuccReadyCycle' data-ref="91SuccReadyCycle">SuccReadyCycle</a> + <a class="local col2 ref" href="#92MinLatency" title='MinLatency' data-ref="92MinLatency">MinLatency</a>)</td></tr>
<tr><th id="318">318</th><td>      <a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> = <a class="local col1 ref" href="#91SuccReadyCycle" title='SuccReadyCycle' data-ref="91SuccReadyCycle">SuccReadyCycle</a> + <a class="local col2 ref" href="#92MinLatency" title='MinLatency' data-ref="92MinLatency">MinLatency</a>;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</a>(<a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>, <a class="local col8 ref" href="#88SU" title='SU' data-ref="88SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>);</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i class="doc">/// Does this SU have a hazard within the current instruction group.</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">///</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">/// The scheduler supports two modes of hazard recognition. The first is the</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">/// ScheduleHazardRecognizer API. It is a fully general hazard recognizer that</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">/// supports highly complicated in-order reservation tables</i></td></tr>
<tr><th id="328">328</th><td><i class="doc">/// (ScoreboardHazardRecognizer) and arbitrary target-specific logic.</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">///</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">/// The second is a streamlined mechanism that checks for hazards based on</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">/// simple counters that the scheduler itself maintains. It explicitly checks</i></td></tr>
<tr><th id="332">332</th><td><i class="doc">/// for instruction dispatch limitations, including the number of micro-ops that</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">/// can dispatch per cycle.</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">///</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">/// TODO: Also check whether the SU must start a new group.</i></td></tr>
<tr><th id="336">336</th><td><em>bool</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="93SU" title='SU' data-type='llvm::SUnit *' data-ref="93SU">SU</dfn>) {</td></tr>
<tr><th id="337">337</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>())</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col3 ref" href="#93SU" title='SU' data-ref="93SU">SU</a>) != <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94uops" title='uops' data-type='unsigned int' data-ref="94uops">uops</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getNumMicroOps' data-ref="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">getNumMicroOps</a>(<a class="local col3 ref" href="#93SU" title='SU' data-ref="93SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</a> + <a class="local col4 ref" href="#94uops" title='uops' data-ref="94uops">uops</a> &gt; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>())</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="95SU" title='SU' data-type='llvm::SUnit *' data-ref="95SU">SU</dfn>,</td></tr>
<tr><th id="348">348</th><td>                                                     <em>unsigned</em> <dfn class="local col6 decl" id="96ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="96ReadyCycle">ReadyCycle</dfn>) {</td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col6 ref" href="#96ReadyCycle" title='ReadyCycle' data-ref="96ReadyCycle">ReadyCycle</a> &lt; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</a>)</td></tr>
<tr><th id="350">350</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</a> = <a class="local col6 ref" href="#96ReadyCycle" title='ReadyCycle' data-ref="96ReadyCycle">ReadyCycle</a>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// Check for interlocks first. For the purpose of other heuristics, an</i></td></tr>
<tr><th id="353">353</th><td><i>  // instruction that cannot issue appears as if it's not in the ReadyQueue.</i></td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (<a class="local col6 ref" href="#96ReadyCycle" title='ReadyCycle' data-ref="96ReadyCycle">ReadyCycle</a> &gt; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> || <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</a>(<a class="local col5 ref" href="#95SU" title='SU' data-ref="95SU">SU</a>))</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</a>(<a class="local col5 ref" href="#95SU" title='SU' data-ref="95SU">SU</a>);</td></tr>
<tr><th id="357">357</th><td>  <b>else</b></td></tr>
<tr><th id="358">358</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</a>(<a class="local col5 ref" href="#95SU" title='SU' data-ref="95SU">SU</a>);</td></tr>
<tr><th id="359">359</th><td>}</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i class="doc">/// Move the boundary of scheduled code by one cycle.</i></td></tr>
<tr><th id="362">362</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv">bumpCycle</dfn>() {</td></tr>
<tr><th id="363">363</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97Width" title='Width' data-type='unsigned int' data-ref="97Width">Width</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>();</td></tr>
<tr><th id="364">364</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</a> = (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</a> &lt;= <a class="local col7 ref" href="#97Width" title='Width' data-ref="97Width">Width</a>) ? <var>0</var> : <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</a> - <a class="local col7 ref" href="#97Width" title='Width' data-ref="97Width">Width</a>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MinReadyCycle &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; &quot;MinReadyCycle uninitialized&quot;) ? void (0) : __assert_fail (&quot;MinReadyCycle &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; \&quot;MinReadyCycle uninitialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 367, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</a> &lt; std::<a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>() &amp;&amp;</td></tr>
<tr><th id="367">367</th><td>         <q>"MinReadyCycle uninitialized"</q>);</td></tr>
<tr><th id="368">368</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98NextCycle" title='NextCycle' data-type='unsigned int' data-ref="98NextCycle">NextCycle</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> + <var>1</var>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</a>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (!<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()) {</td></tr>
<tr><th id="371">371</th><td>    <i>// Bypass HazardRec virtual calls.</i></td></tr>
<tr><th id="372">372</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> = <a class="local col8 ref" href="#98NextCycle" title='NextCycle' data-ref="98NextCycle">NextCycle</a>;</td></tr>
<tr><th id="373">373</th><td>  } <b>else</b> {</td></tr>
<tr><th id="374">374</th><td>    <i>// Bypass getHazardType calls in case of long latency.</i></td></tr>
<tr><th id="375">375</th><td>    <b>for</b> (; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> != <a class="local col8 ref" href="#98NextCycle" title='NextCycle' data-ref="98NextCycle">NextCycle</a>; ++<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a>) {</td></tr>
<tr><th id="376">376</th><td>      <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>())</td></tr>
<tr><th id="377">377</th><td>        <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv" title='llvm::ScheduleHazardRecognizer::AdvanceCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv">AdvanceCycle</a>();</td></tr>
<tr><th id="378">378</th><td>      <b>else</b></td></tr>
<tr><th id="379">379</th><td>        <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv" title='llvm::ScheduleHazardRecognizer::RecedeCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv">RecedeCycle</a>();</td></tr>
<tr><th id="380">380</th><td>    }</td></tr>
<tr><th id="381">381</th><td>  }</td></tr>
<tr><th id="382">382</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending">CheckPending</a> = <b>true</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;*** Next cycle &quot; &lt;&lt; Available.getName() &lt;&lt; &quot; cycle &quot; &lt;&lt; CurrCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Next cycle "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycle "</q></td></tr>
<tr><th id="385">385</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="386">386</th><td>}</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i class="doc">/// Move the boundary of scheduled code by one SUnit.</i></td></tr>
<tr><th id="389">389</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="99SU" title='SU' data-type='llvm::SUnit *' data-ref="99SU">SU</dfn>) {</td></tr>
<tr><th id="390">390</th><td>  <em>bool</em> <dfn class="local col0 decl" id="100startNewCycle" title='startNewCycle' data-type='bool' data-ref="100startNewCycle">startNewCycle</dfn> = <b>false</b>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>// Update the reservation table.</i></td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()) {</td></tr>
<tr><th id="394">394</th><td>    <b>if</b> (!<a class="member" href="HexagonMachineScheduler.h.html#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="local col9 ref" href="#99SU" title='SU' data-ref="99SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>) {</td></tr>
<tr><th id="395">395</th><td>      <i>// Calls are scheduled with their preceding instructions. For bottom-up</i></td></tr>
<tr><th id="396">396</th><td><i>      // scheduling, clear the pipeline state before emitting.</i></td></tr>
<tr><th id="397">397</th><td>      <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="398">398</th><td>    }</td></tr>
<tr><th id="399">399</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE" title='llvm::ScheduleHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE">EmitInstruction</a>(<a class="local col9 ref" href="#99SU" title='SU' data-ref="99SU">SU</a>);</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <i>// Update DFA model.</i></td></tr>
<tr><th id="403">403</th><td>  <a class="local col0 ref" href="#100startNewCycle" title='startNewCycle' data-ref="100startNewCycle">startNewCycle</a> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb" title='llvm::VLIWResourceModel::reserveResources' data-ref="_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb">reserveResources</a>(<a class="local col9 ref" href="#99SU" title='SU' data-ref="99SU">SU</a>, <a class="member" href="HexagonMachineScheduler.h.html#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>());</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <i>// Check the instruction group dispatch limit.</i></td></tr>
<tr><th id="406">406</th><td><i>  // TODO: Check if this SU must end a dispatch group.</i></td></tr>
<tr><th id="407">407</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</a> += <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getNumMicroOps' data-ref="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">getNumMicroOps</a>(<a class="local col9 ref" href="#99SU" title='SU' data-ref="99SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (<a class="local col0 ref" href="#100startNewCycle" title='startNewCycle' data-ref="100startNewCycle">startNewCycle</a>) {</td></tr>
<tr><th id="409">409</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;*** Max instrs at cycle &quot; &lt;&lt; CurrCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Max instrs at cycle "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="410">410</th><td>    <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv">bumpCycle</a>();</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td>  <b>else</b></td></tr>
<tr><th id="413">413</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;*** IssueCount &quot; &lt;&lt; IssueCount &lt;&lt; &quot; at cycle &quot; &lt;&lt; CurrCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** IssueCount "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at cycle "</q></td></tr>
<tr><th id="414">414</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i class="doc">/// Release pending ready nodes in to the available queue. This makes them</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">/// visible to heuristics.</i></td></tr>
<tr><th id="419">419</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releasePending' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv">releasePending</dfn>() {</td></tr>
<tr><th id="420">420</th><td>  <i>// If the available queue is empty, it is safe to reset MinReadyCycle.</i></td></tr>
<tr><th id="421">421</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>())</td></tr>
<tr><th id="422">422</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</a> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i>// Check to see if any of the pending instructions are ready to issue.  If</i></td></tr>
<tr><th id="425">425</th><td><i>  // so, add them to the available queue.</i></td></tr>
<tr><th id="426">426</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="101i" title='i' data-type='unsigned int' data-ref="101i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="102e" title='e' data-type='unsigned int' data-ref="102e">e</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>(); <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> != <a class="local col2 ref" href="#102e" title='e' data-ref="102e">e</a>; ++<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>) {</td></tr>
<tr><th id="427">427</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="103SU" title='SU' data-type='llvm::SUnit *' data-ref="103SU">SU</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>);</td></tr>
<tr><th id="428">428</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="104ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="104ReadyCycle">ReadyCycle</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>() ? <a class="local col3 ref" href="#103SU" title='SU' data-ref="103SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> : <a class="local col3 ref" href="#103SU" title='SU' data-ref="103SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (<a class="local col4 ref" href="#104ReadyCycle" title='ReadyCycle' data-ref="104ReadyCycle">ReadyCycle</a> &lt; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</a>)</td></tr>
<tr><th id="431">431</th><td>      <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</a> = <a class="local col4 ref" href="#104ReadyCycle" title='ReadyCycle' data-ref="104ReadyCycle">ReadyCycle</a>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (<a class="local col4 ref" href="#104ReadyCycle" title='ReadyCycle' data-ref="104ReadyCycle">ReadyCycle</a> &gt; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a>)</td></tr>
<tr><th id="434">434</th><td>      <b>continue</b>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</a>(<a class="local col3 ref" href="#103SU" title='SU' data-ref="103SU">SU</a>))</td></tr>
<tr><th id="437">437</th><td>      <b>continue</b>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</a>(<a class="local col3 ref" href="#103SU" title='SU' data-ref="103SU">SU</a>);</td></tr>
<tr><th id="440">440</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>);</td></tr>
<tr><th id="441">441</th><td>    --<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>; --<a class="local col2 ref" href="#102e" title='e' data-ref="102e">e</a>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending">CheckPending</a> = <b>false</b>;</td></tr>
<tr><th id="444">444</th><td>}</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i class="doc">/// Remove SU from the ready set for this boundary.</i></td></tr>
<tr><th id="447">447</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE">removeReady</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="105SU" title='SU' data-type='llvm::SUnit *' data-ref="105SU">SU</dfn>) {</td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE" title='llvm::ReadyQueue::isInQueue' data-ref="_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE">isInQueue</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>))</td></tr>
<tr><th id="449">449</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4findEPNS_5SUnitE" title='llvm::ReadyQueue::find' data-ref="_ZN4llvm10ReadyQueue4findEPNS_5SUnitE">find</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>));</td></tr>
<tr><th id="450">450</th><td>  <b>else</b> {</td></tr>
<tr><th id="451">451</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pending.isInQueue(SU) &amp;&amp; &quot;bad ready count&quot;) ? void (0) : __assert_fail (&quot;Pending.isInQueue(SU) &amp;&amp; \&quot;bad ready count\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 451, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE" title='llvm::ReadyQueue::isInQueue' data-ref="_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE">isInQueue</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>) &amp;&amp; <q>"bad ready count"</q>);</td></tr>
<tr><th id="452">452</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4findEPNS_5SUnitE" title='llvm::ReadyQueue::find' data-ref="_ZN4llvm10ReadyQueue4findEPNS_5SUnitE">find</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>));</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><i class="doc">/// If this queue only has one ready candidate, return it. As a side effect,</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">/// advance the cycle until at least one node is ready. If multiple instructions</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">/// are ready, return NULL.</i></td></tr>
<tr><th id="459">459</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</dfn>() {</td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending">CheckPending</a>)</td></tr>
<tr><th id="461">461</th><td>    <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releasePending' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv">releasePending</a>();</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>auto</em> <dfn class="local col6 decl" id="106AdvanceCycle" title='AdvanceCycle' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp:463:23)' data-ref="106AdvanceCycle">AdvanceCycle</dfn> = [<b>this</b>]() {</td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>())</td></tr>
<tr><th id="465">465</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>() &gt; <var>0</var>)</td></tr>
<tr><th id="467">467</th><td>      <b>return</b> !<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>(), <a class="member" href="HexagonMachineScheduler.h.html#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>()) ||</td></tr>
<tr><th id="468">468</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>(), <a class="member" href="HexagonMachineScheduler.h.html#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>()) != <var>0</var>;</td></tr>
<tr><th id="469">469</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="470">470</th><td>  };</td></tr>
<tr><th id="471">471</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="107i" title='i' data-type='unsigned int' data-ref="107i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#106AdvanceCycle" title='AdvanceCycle' data-ref="106AdvanceCycle">AdvanceCycle</a>(); ++<a class="local col7 ref" href="#107i" title='i' data-ref="107i">i</a>) {</td></tr>
<tr><th id="472">472</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt;= (HazardRec-&gt;getMaxLookAhead() + MaxMinLatency) &amp;&amp; &quot;permanent hazard&quot;) ? void (0) : __assert_fail (&quot;i &lt;= (HazardRec-&gt;getMaxLookAhead() + MaxMinLatency) &amp;&amp; \&quot;permanent hazard\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 473, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#107i" title='i' data-ref="107i">i</a> &lt;= (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv" title='llvm::ScheduleHazardRecognizer::getMaxLookAhead' data-ref="_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv">getMaxLookAhead</a>() + <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency">MaxMinLatency</a>) &amp;&amp;</td></tr>
<tr><th id="473">473</th><td>           <q>"permanent hazard"</q>); (<em>void</em>)<a class="local col7 ref" href="#107i" title='i' data-ref="107i">i</a>;</td></tr>
<tr><th id="474">474</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb" title='llvm::VLIWResourceModel::reserveResources' data-ref="_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb">reserveResources</a>(<b>nullptr</b>, <a class="member" href="HexagonMachineScheduler.h.html#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>());</td></tr>
<tr><th id="475">475</th><td>    <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv">bumpCycle</a>();</td></tr>
<tr><th id="476">476</th><td>    <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releasePending' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv">releasePending</a>();</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="479">479</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>();</td></tr>
<tr><th id="480">480</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="481">481</th><td>}</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><u>#<span data-ppcond="483">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="484">484</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</dfn>(<em>const</em> <em>char</em> *<dfn class="local col8 decl" id="108Label" title='Label' data-type='const char *' data-ref="108Label">Label</dfn>,</td></tr>
<tr><th id="485">485</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col9 decl" id="109Q" title='Q' data-type='const llvm::ReadyQueue &amp;' data-ref="109Q">Q</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="110SU" title='SU' data-type='llvm::SUnit *' data-ref="110SU">SU</dfn>, <em>int</em> <dfn class="local col1 decl" id="111Cost" title='Cost' data-type='int' data-ref="111Cost">Cost</dfn>, <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <dfn class="local col2 decl" id="112P" title='P' data-type='llvm::PressureChange' data-ref="112P">P</dfn>) {</td></tr>
<tr><th id="486">486</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col8 ref" href="#108Label" title='Label' data-ref="108Label">Label</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#109Q" title='Q' data-ref="109Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="487">487</th><td>  <b>if</b> (<a class="local col2 ref" href="#112P" title='P' data-ref="112P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="488">488</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col2 ref" href="#112P" title='P' data-ref="112P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q></td></tr>
<tr><th id="489">489</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#112P" title='P' data-ref="112P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="490">490</th><td>  <b>else</b></td></tr>
<tr><th id="491">491</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"     "</q>;</td></tr>
<tr><th id="492">492</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"cost("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col1 ref" href="#111Cost" title='Cost' data-ref="111Cost">Cost</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\t"</q>;</td></tr>
<tr><th id="493">493</th><td>  <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col0 ref" href="#110SU" title='SU' data-ref="110SU">SU</a>);</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i>// Very detailed queue dump, to be used with higher verbosity levels.</i></td></tr>
<tr><th id="497">497</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE" title='llvm::ConvergingVLIWScheduler::readyQueueVerboseDump' data-ref="_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE">readyQueueVerboseDump</dfn>(</td></tr>
<tr><th id="498">498</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col3 decl" id="113RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="113RPTracker">RPTracker</dfn>, <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col4 decl" id="114Candidate" title='Candidate' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate &amp;' data-ref="114Candidate">Candidate</dfn>,</td></tr>
<tr><th id="499">499</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col5 decl" id="115Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="115Q">Q</dfn>) {</td></tr>
<tr><th id="500">500</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col6 decl" id="116TempTracker" title='TempTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="116TempTracker">TempTracker</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;&gt;(<a class="local col3 ref" href="#113RPTracker" title='RPTracker' data-ref="113RPTracker">RPTracker</a>);</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;&gt;&gt; "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#115Q" title='Q' data-ref="115Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="503">503</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="local col7 decl" id="117I" title='I' data-type='ReadyQueue::iterator' data-ref="117I">I</dfn> = <a class="local col5 ref" href="#115Q" title='Q' data-ref="115Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>(), <dfn class="local col8 decl" id="118E" title='E' data-type='ReadyQueue::iterator' data-ref="118E">E</dfn> = <a class="local col5 ref" href="#115Q" title='Q' data-ref="115Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue3endEv" title='llvm::ReadyQueue::end' data-ref="_ZN4llvm10ReadyQueue3endEv">end</a>(); <a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#118E" title='E' data-ref="118E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>) {</td></tr>
<tr><th id="504">504</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegPressureDeltaC1Ev" title='llvm::RegPressureDelta::RegPressureDelta' data-ref="_ZN4llvm16RegPressureDeltaC1Ev"></a><dfn class="local col9 decl" id="119RPDelta" title='RPDelta' data-type='llvm::RegPressureDelta' data-ref="119RPDelta">RPDelta</dfn>;</td></tr>
<tr><th id="505">505</th><td>    <a class="local col6 ref" href="#116TempTracker" title='TempTracker' data-ref="116TempTracker">TempTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker19getMaxPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE" title='llvm::RegPressureTracker::getMaxPressureDelta' data-ref="_ZN4llvm18RegPressureTracker19getMaxPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE">getMaxPressureDelta</a>((<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col9 ref" href="#119RPDelta" title='RPDelta' data-ref="119RPDelta">RPDelta</a></span>,</td></tr>
<tr><th id="506">506</th><td>                                    <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv" title='llvm::ScheduleDAGMILive::getRegionCriticalPSets' data-ref="_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv">getRegionCriticalPSets</a>(),</td></tr>
<tr><th id="507">507</th><td>                                    <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv" title='llvm::ScheduleDAGMILive::getRegPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv">getRegPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="508">508</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/iosfwd.html#std::stringstream" title='std::stringstream' data-type='basic_stringstream&lt;char&gt;' data-ref="std::stringstream">stringstream</a> <a class="ref fake" href="../../../../../include/c++/7/sstream.html#_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode" title='std::__cxx11::basic_stringstream::basic_stringstream&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode"></a><dfn class="local col0 decl" id="120dbgstr" title='dbgstr' data-type='std::stringstream' data-ref="120dbgstr">dbgstr</dfn>;</td></tr>
<tr><th id="509">509</th><td>    <a class="local col0 ref" href="#120dbgstr" title='dbgstr' data-ref="120dbgstr">dbgstr</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>"SU("</q> <a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw">&lt;&lt;</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZSt4setwi" title='std::setw' data-ref="_ZSt4setwi">setw</a>(<var>3</var>) <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZNSt13basic_ostreamlsEj" title='std::basic_ostream::operator&lt;&lt;' data-ref="_ZNSt13basic_ostreamlsEj">&lt;&lt;</a> (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>")"</q>;</td></tr>
<tr><th id="510">510</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col0 ref" href="#120dbgstr" title='dbgstr' data-ref="120dbgstr">dbgstr</a>.<a class="ref" href="../../../../../include/c++/7/sstream.html#_ZNKSt7__cxx1118basic_stringstream3strEv" title='std::__cxx11::basic_stringstream::str' data-ref="_ZNKSt7__cxx1118basic_stringstream3strEv">str</a>();</td></tr>
<tr><th id="511">511</th><td>    <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb" title='llvm::ConvergingVLIWScheduler::SchedulingCost' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb">SchedulingCost</a>(<span class='refarg'><a class="local col5 ref" href="#115Q" title='Q' data-ref="115Q">Q</a></span>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>, <span class='refarg'><a class="local col4 ref" href="#114Candidate" title='Candidate' data-ref="114Candidate">Candidate</a></span>, <span class='refarg'><a class="local col9 ref" href="#119RPDelta" title='RPDelta' data-ref="119RPDelta">RPDelta</a></span>, <b>true</b>);</td></tr>
<tr><th id="512">512</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t"</q>;</td></tr>
<tr><th id="513">513</th><td>    (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="514">514</th><td>  }</td></tr>
<tr><th id="515">515</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="516">516</th><td>}</td></tr>
<tr><th id="517">517</th><td><u>#<span data-ppcond="483">endif</span></u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><i class="doc" data-doc="_ZL23isSingleUnscheduledPredPN4llvm5SUnitES1_">/// isSingleUnscheduledPred - If SU2 is the only unscheduled predecessor</i></td></tr>
<tr><th id="520">520</th><td><i class="doc" data-doc="_ZL23isSingleUnscheduledPredPN4llvm5SUnitES1_">/// of SU, return true (we may have duplicates)</i></td></tr>
<tr><th id="521">521</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL23isSingleUnscheduledPredPN4llvm5SUnitES1_" title='isSingleUnscheduledPred' data-type='bool isSingleUnscheduledPred(llvm::SUnit * SU, llvm::SUnit * SU2)' data-ref="_ZL23isSingleUnscheduledPredPN4llvm5SUnitES1_">isSingleUnscheduledPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="121SU" title='SU' data-type='llvm::SUnit *' data-ref="121SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="122SU2" title='SU2' data-type='llvm::SUnit *' data-ref="122SU2">SU2</dfn>) {</td></tr>
<tr><th id="522">522</th><td>  <b>if</b> (<a class="local col1 ref" href="#121SU" title='SU' data-ref="121SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var>)</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="123Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="123Pred">Pred</dfn> : <a class="local col1 ref" href="#121SU" title='SU' data-ref="121SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="526">526</th><td>    <i>// We found an available, but not scheduled, predecessor.</i></td></tr>
<tr><th id="527">527</th><td>    <b>if</b> (!<a class="local col3 ref" href="#123Pred" title='Pred' data-ref="123Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> &amp;&amp; (<a class="local col3 ref" href="#123Pred" title='Pred' data-ref="123Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col2 ref" href="#122SU2" title='SU2' data-ref="122SU2">SU2</a>))</td></tr>
<tr><th id="528">528</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><i class="doc" data-doc="_ZL23isSingleUnscheduledSuccPN4llvm5SUnitES1_">/// isSingleUnscheduledSucc - If SU2 is the only unscheduled successor</i></td></tr>
<tr><th id="535">535</th><td><i class="doc" data-doc="_ZL23isSingleUnscheduledSuccPN4llvm5SUnitES1_">/// of SU, return true (we may have duplicates)</i></td></tr>
<tr><th id="536">536</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL23isSingleUnscheduledSuccPN4llvm5SUnitES1_" title='isSingleUnscheduledSucc' data-type='bool isSingleUnscheduledSucc(llvm::SUnit * SU, llvm::SUnit * SU2)' data-ref="_ZL23isSingleUnscheduledSuccPN4llvm5SUnitES1_">isSingleUnscheduledSucc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="124SU" title='SU' data-type='llvm::SUnit *' data-ref="124SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="125SU2" title='SU2' data-type='llvm::SUnit *' data-ref="125SU2">SU2</dfn>) {</td></tr>
<tr><th id="537">537</th><td>  <b>if</b> (<a class="local col4 ref" href="#124SU" title='SU' data-ref="124SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>)</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="126Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="126Succ">Succ</dfn> : <a class="local col4 ref" href="#124SU" title='SU' data-ref="124SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="541">541</th><td>    <i>// We found an available, but not scheduled, successor.</i></td></tr>
<tr><th id="542">542</th><td>    <b>if</b> (!<a class="local col6 ref" href="#126Succ" title='Succ' data-ref="126Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> &amp;&amp; (<a class="local col6 ref" href="#126Succ" title='Succ' data-ref="126Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col5 ref" href="#125SU2" title='SU2' data-ref="125SU2">SU2</a>))</td></tr>
<tr><th id="543">543</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="544">544</th><td>  }</td></tr>
<tr><th id="545">545</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="546">546</th><td>}</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><i class="doc">/// Check if the instruction changes the register pressure of a register in the</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">/// high pressure set. The function returns a negative value if the pressure</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">/// decreases and a positive value is the pressure increases. If the instruction</i></td></tr>
<tr><th id="551">551</th><td><i class="doc">/// doesn't use a high pressure register or doesn't change the register</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">/// pressure, then return 0.</i></td></tr>
<tr><th id="553">553</th><td><em>int</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler14pressureChangeEPKNS_5SUnitEb" title='llvm::ConvergingVLIWScheduler::pressureChange' data-ref="_ZN4llvm23ConvergingVLIWScheduler14pressureChangeEPKNS_5SUnitEb">pressureChange</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="127SU" title='SU' data-type='const llvm::SUnit *' data-ref="127SU">SU</dfn>, <em>bool</em> <dfn class="local col8 decl" id="128isBotUp" title='isBotUp' data-type='bool' data-ref="128isBotUp">isBotUp</dfn>) {</td></tr>
<tr><th id="554">554</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="local col9 decl" id="129PD" title='PD' data-type='llvm::PressureDiff &amp;' data-ref="129PD">PD</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</a>(<a class="local col7 ref" href="#127SU" title='SU' data-ref="127SU">SU</a>);</td></tr>
<tr><th id="555">555</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="130P" title='P' data-type='const llvm::PressureChange &amp;' data-ref="130P">P</dfn> : <a class="local col9 ref" href="#129PD" title='PD' data-ref="129PD">PD</a>) {</td></tr>
<tr><th id="556">556</th><td>    <b>if</b> (!<a class="local col0 ref" href="#130P" title='P' data-ref="130P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="557">557</th><td>      <b>continue</b>;</td></tr>
<tr><th id="558">558</th><td>    <i>// The pressure differences are computed bottom-up, so the comparision for</i></td></tr>
<tr><th id="559">559</th><td><i>    // an increase is positive in the bottom direction, but negative in the</i></td></tr>
<tr><th id="560">560</th><td><i>    //  top-down direction.</i></td></tr>
<tr><th id="561">561</th><td>    <b>if</b> (<a class="ref fake" href="../../../../../include/c++/7/bits/stl_bvector.h.html#_ZNKSt14_Bit_referencecvbEv" title='std::_Bit_reference::operator bool' data-ref="_ZNKSt14_Bit_referencecvbEv"></a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::HighPressureSets" title='llvm::ConvergingVLIWScheduler::HighPressureSets' data-ref="llvm::ConvergingVLIWScheduler::HighPressureSets">HighPressureSets</a><a class="ref" href="../../../../../include/c++/7/bits/stl_bvector.h.html#_ZNSt6vectorIbT_EixEm" title='std::vector&lt;bool, type-parameter-0-0&gt;::operator[]' data-ref="_ZNSt6vectorIbT_EixEm">[<a class="local col0 ref" href="#130P" title='P' data-ref="130P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>()]</a>)</td></tr>
<tr><th id="562">562</th><td>      <b>return</b> (<a class="local col8 ref" href="#128isBotUp" title='isBotUp' data-ref="128isBotUp">isBotUp</a> ? <a class="local col0 ref" href="#130P" title='P' data-ref="130P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() : -<a class="local col0 ref" href="#130P" title='P' data-ref="130P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>());</td></tr>
<tr><th id="563">563</th><td>  }</td></tr>
<tr><th id="564">564</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><i  data-doc="PriorityOne">// Constants used to denote relative importance of</i></td></tr>
<tr><th id="568">568</th><td><i  data-doc="PriorityOne">// heuristic components for cost computation.</i></td></tr>
<tr><th id="569">569</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PriorityOne" title='PriorityOne' data-type='const unsigned int' data-ref="PriorityOne">PriorityOne</dfn> = <var>200</var>;</td></tr>
<tr><th id="570">570</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PriorityTwo" title='PriorityTwo' data-type='const unsigned int' data-ref="PriorityTwo">PriorityTwo</dfn> = <var>50</var>;</td></tr>
<tr><th id="571">571</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PriorityThree" title='PriorityThree' data-type='const unsigned int' data-ref="PriorityThree">PriorityThree</dfn> = <var>75</var>;</td></tr>
<tr><th id="572">572</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ScaleTwo" title='ScaleTwo' data-type='const unsigned int' data-ref="ScaleTwo">ScaleTwo</dfn> = <var>10</var>;</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i class="doc">/// Single point to compute overall scheduling cost.</i></td></tr>
<tr><th id="575">575</th><td><i class="doc">/// TODO: More heuristics will be used soon.</i></td></tr>
<tr><th id="576">576</th><td><em>int</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb" title='llvm::ConvergingVLIWScheduler::SchedulingCost' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb">SchedulingCost</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col1 decl" id="131Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="131Q">Q</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="132SU" title='SU' data-type='llvm::SUnit *' data-ref="132SU">SU</dfn>,</td></tr>
<tr><th id="577">577</th><td>                                            <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col3 decl" id="133Candidate" title='Candidate' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate &amp;' data-ref="133Candidate">Candidate</dfn>,</td></tr>
<tr><th id="578">578</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col4 decl" id="134Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="134Delta">Delta</dfn>,</td></tr>
<tr><th id="579">579</th><td>                                            <em>bool</em> <dfn class="local col5 decl" id="135verbose" title='verbose' data-type='bool' data-ref="135verbose">verbose</dfn>) {</td></tr>
<tr><th id="580">580</th><td>  <i>// Initial trivial priority.</i></td></tr>
<tr><th id="581">581</th><td>  <em>int</em> <dfn class="local col6 decl" id="136ResCount" title='ResCount' data-type='int' data-ref="136ResCount">ResCount</dfn> = <var>1</var>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <i>// Do not waste time on a node that is already scheduled.</i></td></tr>
<tr><th id="584">584</th><td>  <b>if</b> (!<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a> || <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; ((Q.getID() == TopQID) ? &quot;(top|&quot; : &quot;(bot|&quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="588">588</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> ((<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>) ? <q>"(top|"</q> : <q>"(bot|"</q>));</td></tr>
<tr><th id="589">589</th><td>  <i>// Forced priority is high.</i></td></tr>
<tr><th id="590">590</th><td>  <b>if</b> (<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>) {</td></tr>
<tr><th id="591">591</th><td>    <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += <a class="tu ref" href="#PriorityOne" title='PriorityOne' data-use='r' data-ref="PriorityOne">PriorityOne</a>;</td></tr>
<tr><th id="592">592</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;H|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"H|"</q>);</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137IsAvailableAmt" title='IsAvailableAmt' data-type='unsigned int' data-ref="137IsAvailableAmt">IsAvailableAmt</dfn> = <var>0</var>;</td></tr>
<tr><th id="596">596</th><td>  <i>// Critical path first.</i></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>) {</td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE">isLatencyBound</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>)) {</td></tr>
<tr><th id="599">599</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;LB|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LB|"</q>);</td></tr>
<tr><th id="600">600</th><td>      <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += (<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() * <a class="tu ref" href="#ScaleTwo" title='ScaleTwo' data-use='r' data-ref="ScaleTwo">ScaleTwo</a>);</td></tr>
<tr><th id="601">601</th><td>    }</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) { std::stringstream dbgstr; dbgstr &lt;&lt; &quot;h&quot; &lt;&lt; std::setw(3) &lt;&lt; SU-&gt;getHeight() &lt;&lt; &quot;|&quot;; dbgs() &lt;&lt; dbgstr.str(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) {</td></tr>
<tr><th id="604">604</th><td>      std::<a class="typedef" href="../../../../../include/c++/7/iosfwd.html#std::stringstream" title='std::stringstream' data-type='basic_stringstream&lt;char&gt;' data-ref="std::stringstream">stringstream</a> <a class="ref fake" href="../../../../../include/c++/7/sstream.html#_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode" title='std::__cxx11::basic_stringstream::basic_stringstream&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode"></a><dfn class="local col8 decl" id="138dbgstr" title='dbgstr' data-type='std::stringstream' data-ref="138dbgstr">dbgstr</dfn>;</td></tr>
<tr><th id="605">605</th><td>      <a class="local col8 ref" href="#603" title='dbgstr' data-ref="138dbgstr">dbgstr</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>"h"</q> <a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw">&lt;&lt;</a> std::<a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZSt4setwi" title='std::setw' data-ref="_ZSt4setwi">setw</a>(<var>3</var>) <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZNSt13basic_ostreamlsEj" title='std::basic_ostream::operator&lt;&lt;' data-ref="_ZNSt13basic_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>"|"</q>;</td></tr>
<tr><th id="606">606</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#603" title='dbgstr' data-ref="138dbgstr">dbgstr</a>.<a class="ref" href="../../../../../include/c++/7/sstream.html#_ZNKSt7__cxx1118basic_stringstream3strEv" title='std::__cxx11::basic_stringstream::str' data-ref="_ZNKSt7__cxx1118basic_stringstream3strEv">str</a>();</td></tr>
<tr><th id="607">607</th><td>    });</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>    <i>// If resources are available for it, multiply the</i></td></tr>
<tr><th id="610">610</th><td><i>    // chance of scheduling.</i></td></tr>
<tr><th id="611">611</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>, <b>true</b>)) {</td></tr>
<tr><th id="612">612</th><td>      <a class="local col7 ref" href="#137IsAvailableAmt" title='IsAvailableAmt' data-ref="137IsAvailableAmt">IsAvailableAmt</a> = (<a class="tu ref" href="#PriorityTwo" title='PriorityTwo' data-use='r' data-ref="PriorityTwo">PriorityTwo</a> + <a class="tu ref" href="#PriorityThree" title='PriorityThree' data-use='r' data-ref="PriorityThree">PriorityThree</a>);</td></tr>
<tr><th id="613">613</th><td>      <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += <a class="local col7 ref" href="#137IsAvailableAmt" title='IsAvailableAmt' data-ref="137IsAvailableAmt">IsAvailableAmt</a>;</td></tr>
<tr><th id="614">614</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;A|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"A|"</q>);</td></tr>
<tr><th id="615">615</th><td>    } <b>else</b></td></tr>
<tr><th id="616">616</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot; |&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" |"</q>);</td></tr>
<tr><th id="617">617</th><td>  } <b>else</b> {</td></tr>
<tr><th id="618">618</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE">isLatencyBound</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>)) {</td></tr>
<tr><th id="619">619</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;LB|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LB|"</q>);</td></tr>
<tr><th id="620">620</th><td>      <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += (<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() * <a class="tu ref" href="#ScaleTwo" title='ScaleTwo' data-use='r' data-ref="ScaleTwo">ScaleTwo</a>);</td></tr>
<tr><th id="621">621</th><td>    }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) { std::stringstream dbgstr; dbgstr &lt;&lt; &quot;d&quot; &lt;&lt; std::setw(3) &lt;&lt; SU-&gt;getDepth() &lt;&lt; &quot;|&quot;; dbgs() &lt;&lt; dbgstr.str(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) {</td></tr>
<tr><th id="624">624</th><td>      std::<a class="typedef" href="../../../../../include/c++/7/iosfwd.html#std::stringstream" title='std::stringstream' data-type='basic_stringstream&lt;char&gt;' data-ref="std::stringstream">stringstream</a> <a class="ref fake" href="../../../../../include/c++/7/sstream.html#_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode" title='std::__cxx11::basic_stringstream::basic_stringstream&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode"></a><dfn class="local col9 decl" id="139dbgstr" title='dbgstr' data-type='std::stringstream' data-ref="139dbgstr">dbgstr</dfn>;</td></tr>
<tr><th id="625">625</th><td>      <a class="local col9 ref" href="#623" title='dbgstr' data-ref="139dbgstr">dbgstr</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>"d"</q> <a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw">&lt;&lt;</a> std::<a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZSt4setwi" title='std::setw' data-ref="_ZSt4setwi">setw</a>(<var>3</var>) <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZNSt13basic_ostreamlsEj" title='std::basic_ostream::operator&lt;&lt;' data-ref="_ZNSt13basic_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>"|"</q>;</td></tr>
<tr><th id="626">626</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#623" title='dbgstr' data-ref="139dbgstr">dbgstr</a>.<a class="ref" href="../../../../../include/c++/7/sstream.html#_ZNKSt7__cxx1118basic_stringstream3strEv" title='std::__cxx11::basic_stringstream::str' data-ref="_ZNKSt7__cxx1118basic_stringstream3strEv">str</a>();</td></tr>
<tr><th id="627">627</th><td>    });</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>    <i>// If resources are available for it, multiply the</i></td></tr>
<tr><th id="630">630</th><td><i>    // chance of scheduling.</i></td></tr>
<tr><th id="631">631</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>, <b>false</b>)) {</td></tr>
<tr><th id="632">632</th><td>      <a class="local col7 ref" href="#137IsAvailableAmt" title='IsAvailableAmt' data-ref="137IsAvailableAmt">IsAvailableAmt</a> = (<a class="tu ref" href="#PriorityTwo" title='PriorityTwo' data-use='r' data-ref="PriorityTwo">PriorityTwo</a> + <a class="tu ref" href="#PriorityThree" title='PriorityThree' data-use='r' data-ref="PriorityThree">PriorityThree</a>);</td></tr>
<tr><th id="633">633</th><td>      <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += <a class="local col7 ref" href="#137IsAvailableAmt" title='IsAvailableAmt' data-ref="137IsAvailableAmt">IsAvailableAmt</a>;</td></tr>
<tr><th id="634">634</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;A|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"A|"</q>);</td></tr>
<tr><th id="635">635</th><td>    } <b>else</b></td></tr>
<tr><th id="636">636</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot; |&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" |"</q>);</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140NumNodesBlocking" title='NumNodesBlocking' data-type='unsigned int' data-ref="140NumNodesBlocking">NumNodesBlocking</dfn> = <var>0</var>;</td></tr>
<tr><th id="640">640</th><td>  <b>if</b> (<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>) {</td></tr>
<tr><th id="641">641</th><td>    <i>// How many SUs does it block from scheduling?</i></td></tr>
<tr><th id="642">642</th><td><i>    // Look at all of the successors of this node.</i></td></tr>
<tr><th id="643">643</th><td><i>    // Count the number of nodes that</i></td></tr>
<tr><th id="644">644</th><td><i>    // this node is the sole unscheduled node for.</i></td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE">isLatencyBound</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>))</td></tr>
<tr><th id="646">646</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="141SI" title='SI' data-type='const llvm::SDep &amp;' data-ref="141SI">SI</dfn> : <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="647">647</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL23isSingleUnscheduledPredPN4llvm5SUnitES1_" title='isSingleUnscheduledPred' data-use='c' data-ref="_ZL23isSingleUnscheduledPredPN4llvm5SUnitES1_">isSingleUnscheduledPred</a>(<a class="local col1 ref" href="#141SI" title='SI' data-ref="141SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>))</td></tr>
<tr><th id="648">648</th><td>          ++<a class="local col0 ref" href="#140NumNodesBlocking" title='NumNodesBlocking' data-ref="140NumNodesBlocking">NumNodesBlocking</a>;</td></tr>
<tr><th id="649">649</th><td>  } <b>else</b> {</td></tr>
<tr><th id="650">650</th><td>    <i>// How many unscheduled predecessors block this node?</i></td></tr>
<tr><th id="651">651</th><td>    <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE">isLatencyBound</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>))</td></tr>
<tr><th id="652">652</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="142PI" title='PI' data-type='const llvm::SDep &amp;' data-ref="142PI">PI</dfn> : <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="653">653</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL23isSingleUnscheduledSuccPN4llvm5SUnitES1_" title='isSingleUnscheduledSucc' data-use='c' data-ref="_ZL23isSingleUnscheduledSuccPN4llvm5SUnitES1_">isSingleUnscheduledSucc</a>(<a class="local col2 ref" href="#142PI" title='PI' data-ref="142PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>))</td></tr>
<tr><th id="654">654</th><td>          ++<a class="local col0 ref" href="#140NumNodesBlocking" title='NumNodesBlocking' data-ref="140NumNodesBlocking">NumNodesBlocking</a>;</td></tr>
<tr><th id="655">655</th><td>  }</td></tr>
<tr><th id="656">656</th><td>  <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += (<a class="local col0 ref" href="#140NumNodesBlocking" title='NumNodesBlocking' data-ref="140NumNodesBlocking">NumNodesBlocking</a> * <a class="tu ref" href="#ScaleTwo" title='ScaleTwo' data-use='r' data-ref="ScaleTwo">ScaleTwo</a>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) { std::stringstream dbgstr; dbgstr &lt;&lt; &quot;blk &quot; &lt;&lt; std::setw(2) &lt;&lt; NumNodesBlocking &lt;&lt; &quot;)|&quot;; dbgs() &lt;&lt; dbgstr.str(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) {</td></tr>
<tr><th id="659">659</th><td>    std::<a class="typedef" href="../../../../../include/c++/7/iosfwd.html#std::stringstream" title='std::stringstream' data-type='basic_stringstream&lt;char&gt;' data-ref="std::stringstream">stringstream</a> <a class="ref fake" href="../../../../../include/c++/7/sstream.html#_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode" title='std::__cxx11::basic_stringstream::basic_stringstream&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode"></a><dfn class="local col3 decl" id="143dbgstr" title='dbgstr' data-type='std::stringstream' data-ref="143dbgstr">dbgstr</dfn>;</td></tr>
<tr><th id="660">660</th><td>    <a class="local col3 ref" href="#658" title='dbgstr' data-ref="143dbgstr">dbgstr</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>"blk "</q> <a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw">&lt;&lt;</a> std::<a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZSt4setwi" title='std::setw' data-ref="_ZSt4setwi">setw</a>(<var>2</var>) <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZNSt13basic_ostreamlsEj" title='std::basic_ostream::operator&lt;&lt;' data-ref="_ZNSt13basic_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#140NumNodesBlocking" title='NumNodesBlocking' data-ref="140NumNodesBlocking">NumNodesBlocking</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>")|"</q>;</td></tr>
<tr><th id="661">661</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col3 ref" href="#658" title='dbgstr' data-ref="143dbgstr">dbgstr</a>.<a class="ref" href="../../../../../include/c++/7/sstream.html#_ZNKSt7__cxx1118basic_stringstream3strEv" title='std::__cxx11::basic_stringstream::str' data-ref="_ZNKSt7__cxx1118basic_stringstream3strEv">str</a>();</td></tr>
<tr><th id="662">662</th><td>  });</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <i>// Factor in reg pressure as a heuristic.</i></td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#IgnoreBBRegPressure" title='IgnoreBBRegPressure' data-use='m' data-ref="IgnoreBBRegPressure">IgnoreBBRegPressure</a>) {</td></tr>
<tr><th id="666">666</th><td>    <i>// Decrease priority by the amount that register pressure exceeds the limit.</i></td></tr>
<tr><th id="667">667</th><td>    <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> -= (<a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>()*<a class="tu ref" href="#PriorityOne" title='PriorityOne' data-use='r' data-ref="PriorityOne">PriorityOne</a>);</td></tr>
<tr><th id="668">668</th><td>    <i>// Decrease priority if register pressure exceeds the limit.</i></td></tr>
<tr><th id="669">669</th><td>    <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> -= (<a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>()*<a class="tu ref" href="#PriorityOne" title='PriorityOne' data-use='r' data-ref="PriorityOne">PriorityOne</a>);</td></tr>
<tr><th id="670">670</th><td>    <i>// Decrease priority slightly if register pressure would increase over the</i></td></tr>
<tr><th id="671">671</th><td><i>    // current maximum.</i></td></tr>
<tr><th id="672">672</th><td>    <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> -= (<a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>()*<a class="tu ref" href="#PriorityTwo" title='PriorityTwo' data-use='r' data-ref="PriorityTwo">PriorityTwo</a>);</td></tr>
<tr><th id="673">673</th><td>    <i>// If there are register pressure issues, then we remove the value added for</i></td></tr>
<tr><th id="674">674</th><td><i>    // the instruction being available. The rationale is that we really don't</i></td></tr>
<tr><th id="675">675</th><td><i>    // want to schedule an instruction that causes a spill.</i></td></tr>
<tr><th id="676">676</th><td>    <b>if</b> (<a class="local col7 ref" href="#137IsAvailableAmt" title='IsAvailableAmt' data-ref="137IsAvailableAmt">IsAvailableAmt</a> &amp;&amp; <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14pressureChangeEPKNS_5SUnitEb" title='llvm::ConvergingVLIWScheduler::pressureChange' data-ref="_ZN4llvm23ConvergingVLIWScheduler14pressureChangeEPKNS_5SUnitEb">pressureChange</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>, <a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() != <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>) &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="677">677</th><td>        (<a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() || <a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() ||</td></tr>
<tr><th id="678">678</th><td>         <a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>()))</td></tr>
<tr><th id="679">679</th><td>      <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> -= <a class="local col7 ref" href="#137IsAvailableAmt" title='IsAvailableAmt' data-ref="137IsAvailableAmt">IsAvailableAmt</a>;</td></tr>
<tr><th id="680">680</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) { dbgs() &lt;&lt; &quot;RP &quot; &lt;&lt; Delta.Excess.getUnitInc() &lt;&lt; &quot;/&quot; &lt;&lt; Delta.CriticalMax.getUnitInc() &lt;&lt; &quot;/&quot; &lt;&lt; Delta.CurrentMax.getUnitInc() &lt;&lt; &quot;)|&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) {</td></tr>
<tr><th id="681">681</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RP "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/"</q></td></tr>
<tr><th id="682">682</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/"</q></td></tr>
<tr><th id="683">683</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#134Delta" title='Delta' data-ref="134Delta">Delta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")|"</q>;</td></tr>
<tr><th id="684">684</th><td>    });</td></tr>
<tr><th id="685">685</th><td>  }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <i>// Give a little extra priority to a .cur instruction if there is a resource</i></td></tr>
<tr><th id="688">688</th><td><i>  // available for it.</i></td></tr>
<tr><th id="689">689</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="144QST" title='QST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="144QST">QST</dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="690">690</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="145QII" title='QII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="145QII">QII</dfn> = *<a class="local col4 ref" href="#144QST" title='QST' data-ref="144QST">QST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7isInstrEv" title='llvm::SUnit::isInstr' data-ref="_ZNK4llvm5SUnit7isInstrEv">isInstr</a>() &amp;&amp; <a class="local col5 ref" href="#145QII" title='QII' data-ref="145QII">QII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeCurLoad' data-ref="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE">mayBeCurLoad</a>(*<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="692">692</th><td>    <b>if</b> (<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a> &amp;&amp;</td></tr>
<tr><th id="693">693</th><td>        <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>, <b>true</b>)) {</td></tr>
<tr><th id="694">694</th><td>      <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += <a class="tu ref" href="#PriorityTwo" title='PriorityTwo' data-use='r' data-ref="PriorityTwo">PriorityTwo</a>;</td></tr>
<tr><th id="695">695</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;C|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"C|"</q>);</td></tr>
<tr><th id="696">696</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::BotQID" title='llvm::ConvergingVLIWScheduler::BotQID' data-ref="llvm::ConvergingVLIWScheduler::BotQID">BotQID</a> &amp;&amp;</td></tr>
<tr><th id="697">697</th><td>               <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>, <b>false</b>)) {</td></tr>
<tr><th id="698">698</th><td>      <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += <a class="tu ref" href="#PriorityTwo" title='PriorityTwo' data-use='r' data-ref="PriorityTwo">PriorityTwo</a>;</td></tr>
<tr><th id="699">699</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;C|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"C|"</q>);</td></tr>
<tr><th id="700">700</th><td>    }</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i>// Give preference to a zero latency instruction if the dependent</i></td></tr>
<tr><th id="704">704</th><td><i>  // instruction is in the current packet.</i></td></tr>
<tr><th id="705">705</th><td>  <b>if</b> (<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a> &amp;&amp; <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>, <b>true</b>) == <var>0</var>) {</td></tr>
<tr><th id="706">706</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="146PI" title='PI' data-type='const llvm::SDep &amp;' data-ref="146PI">PI</dfn> : <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="707">707</th><td>      <b>if</b> (!<a class="local col6 ref" href="#146PI" title='PI' data-ref="146PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>() &amp;&amp; <a class="local col6 ref" href="#146PI" title='PI' data-ref="146PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp;</td></tr>
<tr><th id="708">708</th><td>          <a class="local col6 ref" href="#146PI" title='PI' data-ref="146PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="709">709</th><td>          <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="HexagonMachineScheduler.h.html#_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE" title='llvm::VLIWResourceModel::isInPacket' data-ref="_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE">isInPacket</a>(<a class="local col6 ref" href="#146PI" title='PI' data-ref="146PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>())) {</td></tr>
<tr><th id="710">710</th><td>        <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += <a class="tu ref" href="#PriorityThree" title='PriorityThree' data-use='r' data-ref="PriorityThree">PriorityThree</a>;</td></tr>
<tr><th id="711">711</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;Z|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Z|"</q>);</td></tr>
<tr><th id="712">712</th><td>      }</td></tr>
<tr><th id="713">713</th><td>    }</td></tr>
<tr><th id="714">714</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::BotQID" title='llvm::ConvergingVLIWScheduler::BotQID' data-ref="llvm::ConvergingVLIWScheduler::BotQID">BotQID</a> &amp;&amp; <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>, <b>false</b>) == <var>0</var>) {</td></tr>
<tr><th id="715">715</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="147SI" title='SI' data-type='const llvm::SDep &amp;' data-ref="147SI">SI</dfn> : <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="716">716</th><td>      <b>if</b> (!<a class="local col7 ref" href="#147SI" title='SI' data-ref="147SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>() &amp;&amp; <a class="local col7 ref" href="#147SI" title='SI' data-ref="147SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp;</td></tr>
<tr><th id="717">717</th><td>          <a class="local col7 ref" href="#147SI" title='SI' data-ref="147SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="718">718</th><td>          <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="HexagonMachineScheduler.h.html#_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE" title='llvm::VLIWResourceModel::isInPacket' data-ref="_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE">isInPacket</a>(<a class="local col7 ref" href="#147SI" title='SI' data-ref="147SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>())) {</td></tr>
<tr><th id="719">719</th><td>        <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> += <a class="tu ref" href="#PriorityThree" title='PriorityThree' data-use='r' data-ref="PriorityThree">PriorityThree</a>;</td></tr>
<tr><th id="720">720</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;Z|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Z|"</q>);</td></tr>
<tr><th id="721">721</th><td>      }</td></tr>
<tr><th id="722">722</th><td>    }</td></tr>
<tr><th id="723">723</th><td>  }</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <i>// If the instruction has a non-zero latency dependence with an instruction in</i></td></tr>
<tr><th id="726">726</th><td><i>  // the current packet, then it should not be scheduled yet. The case occurs</i></td></tr>
<tr><th id="727">727</th><td><i>  // when the dependent instruction is scheduled in a new packet, so the</i></td></tr>
<tr><th id="728">728</th><td><i>  // scheduler updates the current cycle and pending instructions become</i></td></tr>
<tr><th id="729">729</th><td><i>  // available.</i></td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CheckEarlyAvail" title='CheckEarlyAvail' data-use='m' data-ref="CheckEarlyAvail">CheckEarlyAvail</a>) {</td></tr>
<tr><th id="731">731</th><td>    <b>if</b> (<a class="local col1 ref" href="#131Q" title='Q' data-ref="131Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>) {</td></tr>
<tr><th id="732">732</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="148PI" title='PI' data-type='const llvm::SDep &amp;' data-ref="148PI">PI</dfn> : <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="733">733</th><td>        <b>if</b> (<a class="local col8 ref" href="#148PI" title='PI' data-ref="148PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="734">734</th><td>            <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="HexagonMachineScheduler.h.html#_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE" title='llvm::VLIWResourceModel::isInPacket' data-ref="_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE">isInPacket</a>(<a class="local col8 ref" href="#148PI" title='PI' data-ref="148PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>())) {</td></tr>
<tr><th id="735">735</th><td>          <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> -= <a class="tu ref" href="#PriorityOne" title='PriorityOne' data-use='r' data-ref="PriorityOne">PriorityOne</a>;</td></tr>
<tr><th id="736">736</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;D|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"D|"</q>);</td></tr>
<tr><th id="737">737</th><td>        }</td></tr>
<tr><th id="738">738</th><td>      }</td></tr>
<tr><th id="739">739</th><td>    } <b>else</b> {</td></tr>
<tr><th id="740">740</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="149SI" title='SI' data-type='const llvm::SDep &amp;' data-ref="149SI">SI</dfn> : <a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="741">741</th><td>        <b>if</b> (<a class="local col9 ref" href="#149SI" title='SI' data-ref="149SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="742">742</th><td>            <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="HexagonMachineScheduler.h.html#_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE" title='llvm::VLIWResourceModel::isInPacket' data-ref="_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE">isInPacket</a>(<a class="local col9 ref" href="#149SI" title='SI' data-ref="149SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>())) {</td></tr>
<tr><th id="743">743</th><td>          <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> -= <a class="tu ref" href="#PriorityOne" title='PriorityOne' data-use='r' data-ref="PriorityOne">PriorityOne</a>;</td></tr>
<tr><th id="744">744</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) dbgs() &lt;&lt; &quot;D|&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"D|"</q>);</td></tr>
<tr><th id="745">745</th><td>        }</td></tr>
<tr><th id="746">746</th><td>      }</td></tr>
<tr><th id="747">747</th><td>    }</td></tr>
<tr><th id="748">748</th><td>  }</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (verbose) { std::stringstream dbgstr; dbgstr &lt;&lt; &quot;Total &quot; &lt;&lt; std::setw(4) &lt;&lt; ResCount &lt;&lt; &quot;)&quot;; dbgs() &lt;&lt; dbgstr.str(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col5 ref" href="#135verbose" title='verbose' data-ref="135verbose">verbose</a>) {</td></tr>
<tr><th id="751">751</th><td>    std::<a class="typedef" href="../../../../../include/c++/7/iosfwd.html#std::stringstream" title='std::stringstream' data-type='basic_stringstream&lt;char&gt;' data-ref="std::stringstream">stringstream</a> <a class="ref fake" href="../../../../../include/c++/7/sstream.html#_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode" title='std::__cxx11::basic_stringstream::basic_stringstream&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1118basic_stringstreamC1ESt13_Ios_Openmode"></a><dfn class="local col0 decl" id="150dbgstr" title='dbgstr' data-type='std::stringstream' data-ref="150dbgstr">dbgstr</dfn>;</td></tr>
<tr><th id="752">752</th><td>    <a class="local col0 ref" href="#750" title='dbgstr' data-ref="150dbgstr">dbgstr</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>"Total "</q> <a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIT_T0_ESt5_Setw">&lt;&lt;</a> std::<a class="ref" href="../../../../../include/c++/7/iomanip.html#_ZSt4setwi" title='std::setw' data-ref="_ZSt4setwi">setw</a>(<var>4</var>) <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZNSt13basic_ostreamlsEi" title='std::basic_ostream::operator&lt;&lt;' data-ref="_ZNSt13basic_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a> <a class="ref" href="../../../../../include/c++/7/ostream.html#_ZStlsRSt13basic_ostreamIcT_EPKc" title='std::operator&lt;&lt;' data-ref="_ZStlsRSt13basic_ostreamIcT_EPKc">&lt;&lt;</a> <q>")"</q>;</td></tr>
<tr><th id="753">753</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col0 ref" href="#750" title='dbgstr' data-ref="150dbgstr">dbgstr</a>.<a class="ref" href="../../../../../include/c++/7/sstream.html#_ZNKSt7__cxx1118basic_stringstream3strEv" title='std::__cxx11::basic_stringstream::str' data-ref="_ZNKSt7__cxx1118basic_stringstream3strEv">str</a>();</td></tr>
<tr><th id="754">754</th><td>  });</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <b>return</b> <a class="local col6 ref" href="#136ResCount" title='ResCount' data-ref="136ResCount">ResCount</a>;</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><i class="doc">/// Pick the best candidate from the top queue.</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">///</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">/// TODO: getMaxPressureDelta results can be mostly cached for each SUnit during</i></td></tr>
<tr><th id="762">762</th><td><i class="doc">/// DAG building. To adjust for the current scheduling location we need to</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">/// maintain the number of vreg uses remaining to be top-scheduled.</i></td></tr>
<tr><th id="764">764</th><td><a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</a> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::</td></tr>
<tr><th id="765">765</th><td><dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE" title='llvm::ConvergingVLIWScheduler::pickNodeFromQueue' data-ref="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE">pickNodeFromQueue</dfn>(<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a> &amp;<dfn class="local col1 decl" id="151Zone" title='Zone' data-type='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary &amp;' data-ref="151Zone">Zone</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col2 decl" id="152RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="152RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="766">766</th><td>                  <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col3 decl" id="153Candidate" title='Candidate' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate &amp;' data-ref="153Candidate">Candidate</dfn>) {</td></tr>
<tr><th id="767">767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col4 decl" id="154Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="154Q">Q</dfn> = <a class="local col1 ref" href="#151Zone" title='Zone' data-ref="151Zone">Zone</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>;</td></tr>
<tr><th id="768">768</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (SchedDebugVerboseLevel &gt; 1) readyQueueVerboseDump(RPTracker, Candidate, Q); else Q.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SchedDebugVerboseLevel" title='SchedDebugVerboseLevel' data-use='m' data-ref="SchedDebugVerboseLevel">SchedDebugVerboseLevel</a> &gt; <var>1</var>)</td></tr>
<tr><th id="769">769</th><td>                 <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE" title='llvm::ConvergingVLIWScheduler::readyQueueVerboseDump' data-ref="_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE">readyQueueVerboseDump</a>(<a class="local col2 ref" href="#152RPTracker" title='RPTracker' data-ref="152RPTracker">RPTracker</a>, <span class='refarg'><a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a></span>, <span class='refarg'><a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a></span>);</td></tr>
<tr><th id="770">770</th><td>             <b>else</b> <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4dumpEv" title='llvm::ReadyQueue::dump' data-ref="_ZNK4llvm10ReadyQueue4dumpEv">dump</a>(););</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i>// getMaxPressureDelta temporarily modifies the tracker.</i></td></tr>
<tr><th id="773">773</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col5 decl" id="155TempTracker" title='TempTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="155TempTracker">TempTracker</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>&amp;&gt;(<a class="local col2 ref" href="#152RPTracker" title='RPTracker' data-ref="152RPTracker">RPTracker</a>);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <i>// BestSU remains NULL if no top candidates beat the best existing candidate.</i></td></tr>
<tr><th id="776">776</th><td>  <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</a> <dfn class="local col6 decl" id="156FoundCandidate" title='FoundCandidate' data-type='llvm::ConvergingVLIWScheduler::CandResult' data-ref="156FoundCandidate">FoundCandidate</dfn> = <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NoCand" title='llvm::ConvergingVLIWScheduler::CandResult::NoCand' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NoCand">NoCand</a>;</td></tr>
<tr><th id="777">777</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="local col7 decl" id="157I" title='I' data-type='ReadyQueue::iterator' data-ref="157I">I</dfn> = <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>(), <dfn class="local col8 decl" id="158E" title='E' data-type='ReadyQueue::iterator' data-ref="158E">E</dfn> = <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue3endEv" title='llvm::ReadyQueue::end' data-ref="_ZN4llvm10ReadyQueue3endEv">end</a>(); <a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#158E" title='E' data-ref="158E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>) {</td></tr>
<tr><th id="778">778</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegPressureDeltaC1Ev" title='llvm::RegPressureDelta::RegPressureDelta' data-ref="_ZN4llvm16RegPressureDeltaC1Ev"></a><dfn class="local col9 decl" id="159RPDelta" title='RPDelta' data-type='llvm::RegPressureDelta' data-ref="159RPDelta">RPDelta</dfn>;</td></tr>
<tr><th id="779">779</th><td>    <a class="local col5 ref" href="#155TempTracker" title='TempTracker' data-ref="155TempTracker">TempTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker19getMaxPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE" title='llvm::RegPressureTracker::getMaxPressureDelta' data-ref="_ZN4llvm18RegPressureTracker19getMaxPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE">getMaxPressureDelta</a>((<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a></span>,</td></tr>
<tr><th id="780">780</th><td>                                    <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv" title='llvm::ScheduleDAGMILive::getRegionCriticalPSets' data-ref="_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv">getRegionCriticalPSets</a>(),</td></tr>
<tr><th id="781">781</th><td>                                    <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv" title='llvm::ScheduleDAGMILive::getRegPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv">getRegPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>    <em>int</em> <dfn class="local col0 decl" id="160CurrentCost" title='CurrentCost' data-type='int' data-ref="160CurrentCost">CurrentCost</dfn> = <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb" title='llvm::ConvergingVLIWScheduler::SchedulingCost' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb">SchedulingCost</a>(<span class='refarg'><a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a></span>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <span class='refarg'><a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a></span>, <span class='refarg'><a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a></span>, <b>false</b>);</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>    <i>// Initialize the candidate if needed.</i></td></tr>
<tr><th id="786">786</th><td>    <b>if</b> (!<a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>) {</td></tr>
<tr><th id="787">787</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(&quot;DCAND&quot;, Q, *I, CurrentCost); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</a>(<q>"DCAND"</q>, <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>));</td></tr>
<tr><th id="788">788</th><td>      <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>;</td></tr>
<tr><th id="789">789</th><td>      <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta" title='llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSERKS0_">=</a> <a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a>;</td></tr>
<tr><th id="790">790</th><td>      <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> = <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>;</td></tr>
<tr><th id="791">791</th><td>      <a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a> = <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NodeOrder" title='llvm::ConvergingVLIWScheduler::CandResult::NodeOrder' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="792">792</th><td>      <b>continue</b>;</td></tr>
<tr><th id="793">793</th><td>    }</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>    <i>// Choose node order for negative cost candidates. There is no good</i></td></tr>
<tr><th id="796">796</th><td><i>    // candidate in this case.</i></td></tr>
<tr><th id="797">797</th><td>    <b>if</b> (<a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a> &lt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="798">798</th><td>      <b>if</b> ((<a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a> &amp;&amp; (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)</td></tr>
<tr><th id="799">799</th><td>          || (<a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::BotQID" title='llvm::ConvergingVLIWScheduler::BotQID' data-ref="llvm::ConvergingVLIWScheduler::BotQID">BotQID</a> &amp;&amp; (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt; <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)) {</td></tr>
<tr><th id="800">800</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(&quot;NCAND&quot;, Q, *I, CurrentCost); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</a>(<q>"NCAND"</q>, <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>));</td></tr>
<tr><th id="801">801</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>;</td></tr>
<tr><th id="802">802</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta" title='llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSERKS0_">=</a> <a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a>;</td></tr>
<tr><th id="803">803</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> = <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>;</td></tr>
<tr><th id="804">804</th><td>        <a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a> = <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NodeOrder" title='llvm::ConvergingVLIWScheduler::CandResult::NodeOrder' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="805">805</th><td>      }</td></tr>
<tr><th id="806">806</th><td>      <b>continue</b>;</td></tr>
<tr><th id="807">807</th><td>    }</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>    <i>// Best cost.</i></td></tr>
<tr><th id="810">810</th><td>    <b>if</b> (<a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a> &gt; <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a>) {</td></tr>
<tr><th id="811">811</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(&quot;CCAND&quot;, Q, *I, CurrentCost); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</a>(<q>"CCAND"</q>, <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>));</td></tr>
<tr><th id="812">812</th><td>      <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>;</td></tr>
<tr><th id="813">813</th><td>      <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta" title='llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSERKS0_">=</a> <a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a>;</td></tr>
<tr><th id="814">814</th><td>      <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> = <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>;</td></tr>
<tr><th id="815">815</th><td>      <a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a> = <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::BestCost" title='llvm::ConvergingVLIWScheduler::CandResult::BestCost' data-ref="llvm::ConvergingVLIWScheduler::CandResult::BestCost">BestCost</a>;</td></tr>
<tr><th id="816">816</th><td>      <b>continue</b>;</td></tr>
<tr><th id="817">817</th><td>    }</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>    <i>// Choose an instruction that does not depend on an artificial edge.</i></td></tr>
<tr><th id="820">820</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="161CurrWeak" title='CurrWeak' data-type='unsigned int' data-ref="161CurrWeak">CurrWeak</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, (<a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>));</td></tr>
<tr><th id="821">821</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="162CandWeak" title='CandWeak' data-type='unsigned int' data-ref="162CandWeak">CandWeak</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>, (<a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>));</td></tr>
<tr><th id="822">822</th><td>    <b>if</b> (<a class="local col1 ref" href="#161CurrWeak" title='CurrWeak' data-ref="161CurrWeak">CurrWeak</a> != <a class="local col2 ref" href="#162CandWeak" title='CandWeak' data-ref="162CandWeak">CandWeak</a>) {</td></tr>
<tr><th id="823">823</th><td>      <b>if</b> (<a class="local col1 ref" href="#161CurrWeak" title='CurrWeak' data-ref="161CurrWeak">CurrWeak</a> &lt; <a class="local col2 ref" href="#162CandWeak" title='CandWeak' data-ref="162CandWeak">CandWeak</a>) {</td></tr>
<tr><th id="824">824</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(&quot;WCAND&quot;, Q, *I, CurrentCost); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</a>(<q>"WCAND"</q>, <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>));</td></tr>
<tr><th id="825">825</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>;</td></tr>
<tr><th id="826">826</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta" title='llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSERKS0_">=</a> <a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a>;</td></tr>
<tr><th id="827">827</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> = <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>;</td></tr>
<tr><th id="828">828</th><td>        <a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a> = <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::Weak" title='llvm::ConvergingVLIWScheduler::CandResult::Weak' data-ref="llvm::ConvergingVLIWScheduler::CandResult::Weak">Weak</a>;</td></tr>
<tr><th id="829">829</th><td>      }</td></tr>
<tr><th id="830">830</th><td>      <b>continue</b>;</td></tr>
<tr><th id="831">831</th><td>    }</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>    <b>if</b> (<a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a> == <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> &amp;&amp; <a class="local col1 ref" href="#151Zone" title='Zone' data-ref="151Zone">Zone</a>.<a class="ref" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE">isLatencyBound</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)) {</td></tr>
<tr><th id="834">834</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="163CurrSize" title='CurrSize' data-type='unsigned int' data-ref="163CurrSize">CurrSize</dfn>, <dfn class="local col4 decl" id="164CandSize" title='CandSize' data-type='unsigned int' data-ref="164CandSize">CandSize</dfn>;</td></tr>
<tr><th id="835">835</th><td>      <b>if</b> (<a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>) {</td></tr>
<tr><th id="836">836</th><td>        <a class="local col3 ref" href="#163CurrSize" title='CurrSize' data-ref="163CurrSize">CurrSize</a> = (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="837">837</th><td>        <a class="local col4 ref" href="#164CandSize" title='CandSize' data-ref="164CandSize">CandSize</a> = <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="838">838</th><td>      } <b>else</b> {</td></tr>
<tr><th id="839">839</th><td>        <a class="local col3 ref" href="#163CurrSize" title='CurrSize' data-ref="163CurrSize">CurrSize</a> = (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="840">840</th><td>        <a class="local col4 ref" href="#164CandSize" title='CandSize' data-ref="164CandSize">CandSize</a> = <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="841">841</th><td>      }</td></tr>
<tr><th id="842">842</th><td>      <b>if</b> (<a class="local col3 ref" href="#163CurrSize" title='CurrSize' data-ref="163CurrSize">CurrSize</a> &gt; <a class="local col4 ref" href="#164CandSize" title='CandSize' data-ref="164CandSize">CandSize</a>) {</td></tr>
<tr><th id="843">843</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(&quot;SPCAND&quot;, Q, *I, CurrentCost); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</a>(<q>"SPCAND"</q>, <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>));</td></tr>
<tr><th id="844">844</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>;</td></tr>
<tr><th id="845">845</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta" title='llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSERKS0_">=</a> <a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a>;</td></tr>
<tr><th id="846">846</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> = <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>;</td></tr>
<tr><th id="847">847</th><td>        <a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a> = <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::BestCost" title='llvm::ConvergingVLIWScheduler::CandResult::BestCost' data-ref="llvm::ConvergingVLIWScheduler::CandResult::BestCost">BestCost</a>;</td></tr>
<tr><th id="848">848</th><td>      }</td></tr>
<tr><th id="849">849</th><td>      <i>// Keep the old candidate if it's a better candidate. That is, don't use</i></td></tr>
<tr><th id="850">850</th><td><i>      // the subsequent tie breaker.</i></td></tr>
<tr><th id="851">851</th><td>      <b>if</b> (<a class="local col3 ref" href="#163CurrSize" title='CurrSize' data-ref="163CurrSize">CurrSize</a> != <a class="local col4 ref" href="#164CandSize" title='CandSize' data-ref="164CandSize">CandSize</a>)</td></tr>
<tr><th id="852">852</th><td>        <b>continue</b>;</td></tr>
<tr><th id="853">853</th><td>    }</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>    <i>// Tie breaker.</i></td></tr>
<tr><th id="856">856</th><td><i>    // To avoid scheduling indeterminism, we need a tie breaker</i></td></tr>
<tr><th id="857">857</th><td><i>    // for the case when cost is identical for two nodes.</i></td></tr>
<tr><th id="858">858</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseNewerCandidate" title='UseNewerCandidate' data-use='m' data-ref="UseNewerCandidate">UseNewerCandidate</a> &amp;&amp; <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a> == <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a>) {</td></tr>
<tr><th id="859">859</th><td>      <b>if</b> ((<a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a> &amp;&amp; (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)</td></tr>
<tr><th id="860">860</th><td>          || (<a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::BotQID" title='llvm::ConvergingVLIWScheduler::BotQID' data-ref="llvm::ConvergingVLIWScheduler::BotQID">BotQID</a> &amp;&amp; (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt; <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)) {</td></tr>
<tr><th id="861">861</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(&quot;TCAND&quot;, Q, *I, CurrentCost); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</a>(<q>"TCAND"</q>, <a class="local col4 ref" href="#154Q" title='Q' data-ref="154Q">Q</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>));</td></tr>
<tr><th id="862">862</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>;</td></tr>
<tr><th id="863">863</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta" title='llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSERKS0_">=</a> <a class="local col9 ref" href="#159RPDelta" title='RPDelta' data-ref="159RPDelta">RPDelta</a>;</td></tr>
<tr><th id="864">864</th><td>        <a class="local col3 ref" href="#153Candidate" title='Candidate' data-ref="153Candidate">Candidate</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> = <a class="local col0 ref" href="#160CurrentCost" title='CurrentCost' data-ref="160CurrentCost">CurrentCost</a>;</td></tr>
<tr><th id="865">865</th><td>        <a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a> = <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NodeOrder" title='llvm::ConvergingVLIWScheduler::CandResult::NodeOrder' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="866">866</th><td>        <b>continue</b>;</td></tr>
<tr><th id="867">867</th><td>      }</td></tr>
<tr><th id="868">868</th><td>    }</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>    <i>// Fall through to original instruction order.</i></td></tr>
<tr><th id="871">871</th><td><i>    // Only consider node order if Candidate was chosen from this Q.</i></td></tr>
<tr><th id="872">872</th><td>    <b>if</b> (<a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a> == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NoCand" title='llvm::ConvergingVLIWScheduler::CandResult::NoCand' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NoCand">NoCand</a>)</td></tr>
<tr><th id="873">873</th><td>      <b>continue</b>;</td></tr>
<tr><th id="874">874</th><td>  }</td></tr>
<tr><th id="875">875</th><td>  <b>return</b> <a class="local col6 ref" href="#156FoundCandidate" title='FoundCandidate' data-ref="156FoundCandidate">FoundCandidate</a>;</td></tr>
<tr><th id="876">876</th><td>}</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><i class="doc">/// Pick the best candidate node from either the top or bottom queue.</i></td></tr>
<tr><th id="879">879</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler20pickNodeBidrectionalERb" title='llvm::ConvergingVLIWScheduler::pickNodeBidrectional' data-ref="_ZN4llvm23ConvergingVLIWScheduler20pickNodeBidrectionalERb">pickNodeBidrectional</dfn>(<em>bool</em> &amp;<dfn class="local col5 decl" id="165IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="165IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="880">880</th><td>  <i>// Schedule as far as possible in the direction of no choice. This is most</i></td></tr>
<tr><th id="881">881</th><td><i>  // efficient, but also provides the best heuristics for CriticalPSets.</i></td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="166SU" title='SU' data-type='llvm::SUnit *' data-ref="166SU"><a class="local col6 ref" href="#166SU" title='SU' data-ref="166SU">SU</a></dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>()) {</td></tr>
<tr><th id="883">883</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picked only Bottom\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picked only Bottom\n"</q>);</td></tr>
<tr><th id="884">884</th><td>    <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="885">885</th><td>    <b>return</b> <a class="local col6 ref" href="#166SU" title='SU' data-ref="166SU">SU</a>;</td></tr>
<tr><th id="886">886</th><td>  }</td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="167SU" title='SU' data-type='llvm::SUnit *' data-ref="167SU"><a class="local col7 ref" href="#167SU" title='SU' data-ref="167SU">SU</a></dfn> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>()) {</td></tr>
<tr><th id="888">888</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picked only Top\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picked only Top\n"</q>);</td></tr>
<tr><th id="889">889</th><td>    <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="890">890</th><td>    <b>return</b> <a class="local col7 ref" href="#167SU" title='SU' data-ref="167SU">SU</a>;</td></tr>
<tr><th id="891">891</th><td>  }</td></tr>
<tr><th id="892">892</th><td>  <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> <a class="ref fake" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev"></a><dfn class="local col8 decl" id="168BotCand" title='BotCand' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="168BotCand">BotCand</dfn>;</td></tr>
<tr><th id="893">893</th><td>  <i>// Prefer bottom scheduling when heuristics are silent.</i></td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</a> <dfn class="local col9 decl" id="169BotResult" title='BotResult' data-type='llvm::ConvergingVLIWScheduler::CandResult' data-ref="169BotResult">BotResult</dfn> = <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE" title='llvm::ConvergingVLIWScheduler::pickNodeFromQueue' data-ref="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a></span>,</td></tr>
<tr><th id="895">895</th><td>                                           <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</a>(), <span class='refarg'><a class="local col8 ref" href="#168BotCand" title='BotCand' data-ref="168BotCand">BotCand</a></span>);</td></tr>
<tr><th id="896">896</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotResult != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;BotResult != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 896, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#169BotResult" title='BotResult' data-ref="169BotResult">BotResult</a> != <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NoCand" title='llvm::ConvergingVLIWScheduler::CandResult::NoCand' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <i>// If either Q has a single candidate that provides the least increase in</i></td></tr>
<tr><th id="899">899</th><td><i>  // Excess pressure, we can immediately schedule from that Q.</i></td></tr>
<tr><th id="900">900</th><td><i>  //</i></td></tr>
<tr><th id="901">901</th><td><i>  // RegionCriticalPSets summarizes the pressure within the scheduled region and</i></td></tr>
<tr><th id="902">902</th><td><i>  // affects picking from either Q. If scheduling in one direction must</i></td></tr>
<tr><th id="903">903</th><td><i>  // increase pressure for one of the excess PSets, then schedule in that</i></td></tr>
<tr><th id="904">904</th><td><i>  // direction first to provide more freedom in the other direction.</i></td></tr>
<tr><th id="905">905</th><td>  <b>if</b> (<a class="local col9 ref" href="#169BotResult" title='BotResult' data-ref="169BotResult">BotResult</a> == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::SingleExcess" title='llvm::ConvergingVLIWScheduler::CandResult::SingleExcess' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleExcess">SingleExcess</a> || <a class="local col9 ref" href="#169BotResult" title='BotResult' data-ref="169BotResult">BotResult</a> == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::SingleCritical" title='llvm::ConvergingVLIWScheduler::CandResult::SingleCritical' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleCritical">SingleCritical</a>) {</td></tr>
<tr><th id="906">906</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Prefered Bottom Node\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Prefered Bottom Node\n"</q>);</td></tr>
<tr><th id="907">907</th><td>    <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="908">908</th><td>    <b>return</b> <a class="local col8 ref" href="#168BotCand" title='BotCand' data-ref="168BotCand">BotCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="909">909</th><td>  }</td></tr>
<tr><th id="910">910</th><td>  <i>// Check if the top Q has a better candidate.</i></td></tr>
<tr><th id="911">911</th><td>  <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> <a class="ref fake" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev"></a><dfn class="local col0 decl" id="170TopCand" title='TopCand' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="170TopCand">TopCand</dfn>;</td></tr>
<tr><th id="912">912</th><td>  <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</a> <dfn class="local col1 decl" id="171TopResult" title='TopResult' data-type='llvm::ConvergingVLIWScheduler::CandResult' data-ref="171TopResult">TopResult</dfn> = <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE" title='llvm::ConvergingVLIWScheduler::pickNodeFromQueue' data-ref="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a></span>,</td></tr>
<tr><th id="913">913</th><td>                                           <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</a>(), <span class='refarg'><a class="local col0 ref" href="#170TopCand" title='TopCand' data-ref="170TopCand">TopCand</a></span>);</td></tr>
<tr><th id="914">914</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopResult != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;TopResult != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 914, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#171TopResult" title='TopResult' data-ref="171TopResult">TopResult</a> != <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NoCand" title='llvm::ConvergingVLIWScheduler::CandResult::NoCand' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <b>if</b> (<a class="local col1 ref" href="#171TopResult" title='TopResult' data-ref="171TopResult">TopResult</a> == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::SingleExcess" title='llvm::ConvergingVLIWScheduler::CandResult::SingleExcess' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleExcess">SingleExcess</a> || <a class="local col1 ref" href="#171TopResult" title='TopResult' data-ref="171TopResult">TopResult</a> == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::SingleCritical" title='llvm::ConvergingVLIWScheduler::CandResult::SingleCritical' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleCritical">SingleCritical</a>) {</td></tr>
<tr><th id="917">917</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Prefered Top Node\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Prefered Top Node\n"</q>);</td></tr>
<tr><th id="918">918</th><td>    <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="919">919</th><td>    <b>return</b> <a class="local col0 ref" href="#170TopCand" title='TopCand' data-ref="170TopCand">TopCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="920">920</th><td>  }</td></tr>
<tr><th id="921">921</th><td>  <i>// If either Q has a single candidate that minimizes pressure above the</i></td></tr>
<tr><th id="922">922</th><td><i>  // original region's pressure pick it.</i></td></tr>
<tr><th id="923">923</th><td>  <b>if</b> (<a class="local col9 ref" href="#169BotResult" title='BotResult' data-ref="169BotResult">BotResult</a> == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::SingleMax" title='llvm::ConvergingVLIWScheduler::CandResult::SingleMax' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleMax">SingleMax</a>) {</td></tr>
<tr><th id="924">924</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Prefered Bottom Node SingleMax\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Prefered Bottom Node SingleMax\n"</q>);</td></tr>
<tr><th id="925">925</th><td>    <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="926">926</th><td>    <b>return</b> <a class="local col8 ref" href="#168BotCand" title='BotCand' data-ref="168BotCand">BotCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="927">927</th><td>  }</td></tr>
<tr><th id="928">928</th><td>  <b>if</b> (<a class="local col1 ref" href="#171TopResult" title='TopResult' data-ref="171TopResult">TopResult</a> == <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::SingleMax" title='llvm::ConvergingVLIWScheduler::CandResult::SingleMax' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleMax">SingleMax</a>) {</td></tr>
<tr><th id="929">929</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Prefered Top Node SingleMax\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Prefered Top Node SingleMax\n"</q>);</td></tr>
<tr><th id="930">930</th><td>    <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="931">931</th><td>    <b>return</b> <a class="local col0 ref" href="#170TopCand" title='TopCand' data-ref="170TopCand">TopCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td>  <b>if</b> (<a class="local col0 ref" href="#170TopCand" title='TopCand' data-ref="170TopCand">TopCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a> &gt; <a class="local col8 ref" href="#168BotCand" title='BotCand' data-ref="168BotCand">BotCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</a>) {</td></tr>
<tr><th id="934">934</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Prefered Top Node Cost\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Prefered Top Node Cost\n"</q>);</td></tr>
<tr><th id="935">935</th><td>    <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="936">936</th><td>    <b>return</b> <a class="local col0 ref" href="#170TopCand" title='TopCand' data-ref="170TopCand">TopCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="937">937</th><td>  }</td></tr>
<tr><th id="938">938</th><td>  <i>// Otherwise prefer the bottom candidate in node order.</i></td></tr>
<tr><th id="939">939</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Prefered Bottom in Node order\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Prefered Bottom in Node order\n"</q>);</td></tr>
<tr><th id="940">940</th><td>  <a class="local col5 ref" href="#165IsTopNode" title='IsTopNode' data-ref="165IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="941">941</th><td>  <b>return</b> <a class="local col8 ref" href="#168BotCand" title='BotCand' data-ref="168BotCand">BotCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="942">942</th><td>}</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><i class="doc">/// Pick the best node to balance the schedule. Implements MachineSchedStrategy.</i></td></tr>
<tr><th id="945">945</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm23ConvergingVLIWScheduler8pickNodeERb" title='llvm::ConvergingVLIWScheduler::pickNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col2 decl" id="172IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="172IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="946">946</th><td>  <b>if</b> (<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI3topEv" title='llvm::ScheduleDAGMI::top' data-ref="_ZNK4llvm13ScheduleDAGMI3topEv">top</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI6bottomEv" title='llvm::ScheduleDAGMI::bottom' data-ref="_ZNK4llvm13ScheduleDAGMI6bottomEv">bottom</a>()) {</td></tr>
<tr><th id="947">947</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; Bot.Available.empty() &amp;&amp; Bot.Pending.empty() &amp;&amp; &quot;ReadyQ garbage&quot;) ? void (0) : __assert_fail (&quot;Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; Bot.Available.empty() &amp;&amp; Bot.Pending.empty() &amp;&amp; \&quot;ReadyQ garbage\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 948, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="948">948</th><td>           <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <q>"ReadyQ garbage"</q>);</td></tr>
<tr><th id="949">949</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="950">950</th><td>  }</td></tr>
<tr><th id="951">951</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="173SU" title='SU' data-type='llvm::SUnit *' data-ref="173SU">SU</dfn>;</td></tr>
<tr><th id="952">952</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</a>) {</td></tr>
<tr><th id="953">953</th><td>    <a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="954">954</th><td>    <b>if</b> (!<a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>) {</td></tr>
<tr><th id="955">955</th><td>      <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> <a class="ref fake" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev"></a><dfn class="local col4 decl" id="174TopCand" title='TopCand' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="174TopCand">TopCand</dfn>;</td></tr>
<tr><th id="956">956</th><td>      <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</a> <dfn class="local col5 decl" id="175TopResult" title='TopResult' data-type='llvm::ConvergingVLIWScheduler::CandResult' data-ref="175TopResult">TopResult</dfn> =</td></tr>
<tr><th id="957">957</th><td>        <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE" title='llvm::ConvergingVLIWScheduler::pickNodeFromQueue' data-ref="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a></span>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</a>(), <span class='refarg'><a class="local col4 ref" href="#174TopCand" title='TopCand' data-ref="174TopCand">TopCand</a></span>);</td></tr>
<tr><th id="958">958</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopResult != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;TopResult != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 958, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#175TopResult" title='TopResult' data-ref="175TopResult">TopResult</a> != <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NoCand" title='llvm::ConvergingVLIWScheduler::CandResult::NoCand' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="959">959</th><td>      (<em>void</em>)<a class="local col5 ref" href="#175TopResult" title='TopResult' data-ref="175TopResult">TopResult</a>;</td></tr>
<tr><th id="960">960</th><td>      <a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a> = <a class="local col4 ref" href="#174TopCand" title='TopCand' data-ref="174TopCand">TopCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="961">961</th><td>    }</td></tr>
<tr><th id="962">962</th><td>    <a class="local col2 ref" href="#172IsTopNode" title='IsTopNode' data-ref="172IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="963">963</th><td>  } <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</a>) {</td></tr>
<tr><th id="964">964</th><td>    <a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="965">965</th><td>    <b>if</b> (!<a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>) {</td></tr>
<tr><th id="966">966</th><td>      <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> <a class="ref fake" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev"></a><dfn class="local col6 decl" id="176BotCand" title='BotCand' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="176BotCand">BotCand</dfn>;</td></tr>
<tr><th id="967">967</th><td>      <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</a> <dfn class="local col7 decl" id="177BotResult" title='BotResult' data-type='llvm::ConvergingVLIWScheduler::CandResult' data-ref="177BotResult">BotResult</dfn> =</td></tr>
<tr><th id="968">968</th><td>        <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE" title='llvm::ConvergingVLIWScheduler::pickNodeFromQueue' data-ref="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a></span>, <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</a>(), <span class='refarg'><a class="local col6 ref" href="#176BotCand" title='BotCand' data-ref="176BotCand">BotCand</a></span>);</td></tr>
<tr><th id="969">969</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotResult != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;BotResult != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp&quot;, 969, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#177BotResult" title='BotResult' data-ref="177BotResult">BotResult</a> != <a class="enum" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::CandResult::NoCand" title='llvm::ConvergingVLIWScheduler::CandResult::NoCand' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="970">970</th><td>      (<em>void</em>)<a class="local col7 ref" href="#177BotResult" title='BotResult' data-ref="177BotResult">BotResult</a>;</td></tr>
<tr><th id="971">971</th><td>      <a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a> = <a class="local col6 ref" href="#176BotCand" title='BotCand' data-ref="176BotCand">BotCand</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="972">972</th><td>    }</td></tr>
<tr><th id="973">973</th><td>    <a class="local col2 ref" href="#172IsTopNode" title='IsTopNode' data-ref="172IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="974">974</th><td>  } <b>else</b> {</td></tr>
<tr><th id="975">975</th><td>    <a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a> = <a class="member" href="#_ZN4llvm23ConvergingVLIWScheduler20pickNodeBidrectionalERb" title='llvm::ConvergingVLIWScheduler::pickNodeBidrectional' data-ref="_ZN4llvm23ConvergingVLIWScheduler20pickNodeBidrectionalERb">pickNodeBidrectional</a>(<span class='refarg'><a class="local col2 ref" href="#172IsTopNode" title='IsTopNode' data-ref="172IsTopNode">IsTopNode</a></span>);</td></tr>
<tr><th id="976">976</th><td>  }</td></tr>
<tr><th id="977">977</th><td>  <b>if</b> (<a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit10isTopReadyEv" title='llvm::SUnit::isTopReady' data-ref="_ZNK4llvm5SUnit10isTopReadyEv">isTopReady</a>())</td></tr>
<tr><th id="978">978</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>);</td></tr>
<tr><th id="979">979</th><td>  <b>if</b> (<a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit13isBottomReadyEv" title='llvm::SUnit::isBottomReady' data-ref="_ZNK4llvm5SUnit13isBottomReadyEv">isBottomReady</a>())</td></tr>
<tr><th id="980">980</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>);</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;*** &quot; &lt;&lt; (IsTopNode ? &quot;Top&quot; : &quot;Bottom&quot;) &lt;&lt; &quot; Scheduling instruction in cycle &quot; &lt;&lt; (IsTopNode ? Top.CurrCycle : Bot.CurrCycle) &lt;&lt; &quot; (&quot; &lt;&lt; reportPackets() &lt;&lt; &quot;)\n&quot;; DAG-&gt;dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col2 ref" href="#172IsTopNode" title='IsTopNode' data-ref="172IsTopNode">IsTopNode</a> ? <q>"Top"</q> : <q>"Bottom"</q>)</td></tr>
<tr><th id="983">983</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Scheduling instruction in cycle "</q></td></tr>
<tr><th id="984">984</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="local col2 ref" href="#172IsTopNode" title='IsTopNode' data-ref="172IsTopNode">IsTopNode</a> ? <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> : <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ("</q></td></tr>
<tr><th id="985">985</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="HexagonMachineScheduler.h.html#_ZN4llvm23ConvergingVLIWScheduler13reportPacketsEv" title='llvm::ConvergingVLIWScheduler::reportPackets' data-ref="_ZN4llvm23ConvergingVLIWScheduler13reportPacketsEv">reportPackets</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>;</td></tr>
<tr><th id="986">986</th><td>             <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>));</td></tr>
<tr><th id="987">987</th><td>  <b>return</b> <a class="local col3 ref" href="#173SU" title='SU' data-ref="173SU">SU</a>;</td></tr>
<tr><th id="988">988</th><td>}</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><i class="doc">/// Update the scheduler's state after scheduling a node. This is the same node</i></td></tr>
<tr><th id="991">991</th><td><i class="doc">/// that was just returned by pickNode(). However, VLIWMachineScheduler needs</i></td></tr>
<tr><th id="992">992</th><td><i class="doc">/// to update it's state based on the current cycle before MachineSchedStrategy</i></td></tr>
<tr><th id="993">993</th><td><i class="doc">/// does.</i></td></tr>
<tr><th id="994">994</th><td><em>void</em> <a class="type" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm23ConvergingVLIWScheduler9schedNodeEPNS_5SUnitEb" title='llvm::ConvergingVLIWScheduler::schedNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler9schedNodeEPNS_5SUnitEb">schedNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="178SU" title='SU' data-type='llvm::SUnit *' data-ref="178SU">SU</dfn>, <em>bool</em> <dfn class="local col9 decl" id="179IsTopNode" title='IsTopNode' data-type='bool' data-ref="179IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="995">995</th><td>  <b>if</b> (<a class="local col9 ref" href="#179IsTopNode" title='IsTopNode' data-ref="179IsTopNode">IsTopNode</a>) {</td></tr>
<tr><th id="996">996</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</a>(<a class="local col8 ref" href="#178SU" title='SU' data-ref="178SU">SU</a>);</td></tr>
<tr><th id="997">997</th><td>    <a class="local col8 ref" href="#178SU" title='SU' data-ref="178SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a>;</td></tr>
<tr><th id="998">998</th><td>  } <b>else</b> {</td></tr>
<tr><th id="999">999</th><td>    <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</a>(<a class="local col8 ref" href="#178SU" title='SU' data-ref="178SU">SU</a>);</td></tr>
<tr><th id="1000">1000</th><td>    <a class="local col8 ref" href="#178SU" title='SU' data-ref="178SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> = <a class="member" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="HexagonMachineScheduler.h.html#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a>;</td></tr>
<tr><th id="1001">1001</th><td>  }</td></tr>
<tr><th id="1002">1002</th><td>}</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
