<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › irda › sh_sir.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sh_sir.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SuperH IrDA Driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Renesas Solutions Corp.</span>
<span class="cm"> * Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on bfin_sir.c</span>
<span class="cm"> * Copyright 2006-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;net/irda/wrapper.h&gt;</span>
<span class="cp">#include &lt;net/irda/irda_device.h&gt;</span>
<span class="cp">#include &lt;asm/clock.h&gt;</span>

<span class="cp">#define DRIVER_NAME &quot;sh_sir&quot;</span>

<span class="cp">#define RX_PHASE	(1 &lt;&lt; 0)</span>
<span class="cp">#define TX_PHASE	(1 &lt;&lt; 1)</span>
<span class="cp">#define TX_COMP_PHASE	(1 &lt;&lt; 2) </span><span class="cm">/* tx complete */</span><span class="cp"></span>
<span class="cp">#define NONE_PHASE	(1 &lt;&lt; 31)</span>

<span class="cp">#define IRIF_RINTCLR	0x0016 </span><span class="cm">/* DMA rx interrupt source clear */</span><span class="cp"></span>
<span class="cp">#define IRIF_TINTCLR	0x0018 </span><span class="cm">/* DMA tx interrupt source clear */</span><span class="cp"></span>
<span class="cp">#define IRIF_SIR0	0x0020 </span><span class="cm">/* IrDA-SIR10 control */</span><span class="cp"></span>
<span class="cp">#define IRIF_SIR1	0x0022 </span><span class="cm">/* IrDA-SIR10 baudrate error correction */</span><span class="cp"></span>
<span class="cp">#define IRIF_SIR2	0x0024 </span><span class="cm">/* IrDA-SIR10 baudrate count */</span><span class="cp"></span>
<span class="cp">#define IRIF_SIR3	0x0026 </span><span class="cm">/* IrDA-SIR10 status */</span><span class="cp"></span>
<span class="cp">#define IRIF_SIR_FRM	0x0028 </span><span class="cm">/* Hardware frame processing set */</span><span class="cp"></span>
<span class="cp">#define IRIF_SIR_EOF	0x002A </span><span class="cm">/* EOF value */</span><span class="cp"></span>
<span class="cp">#define IRIF_SIR_FLG	0x002C </span><span class="cm">/* Flag clear */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART_STS2	0x002E </span><span class="cm">/* UART status 2 */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART0	0x0030 </span><span class="cm">/* UART control */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART1	0x0032 </span><span class="cm">/* UART status */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART2	0x0034 </span><span class="cm">/* UART mode */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART3	0x0036 </span><span class="cm">/* UART transmit data */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART4	0x0038 </span><span class="cm">/* UART receive data */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART5	0x003A </span><span class="cm">/* UART interrupt mask */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART6	0x003C </span><span class="cm">/* UART baud rate error correction */</span><span class="cp"></span>
<span class="cp">#define IRIF_UART7	0x003E </span><span class="cm">/* UART baud rate count set */</span><span class="cp"></span>
<span class="cp">#define IRIF_CRC0	0x0040 </span><span class="cm">/* CRC engine control */</span><span class="cp"></span>
<span class="cp">#define IRIF_CRC1	0x0042 </span><span class="cm">/* CRC engine input data */</span><span class="cp"></span>
<span class="cp">#define IRIF_CRC2	0x0044 </span><span class="cm">/* CRC engine calculation */</span><span class="cp"></span>
<span class="cp">#define IRIF_CRC3	0x0046 </span><span class="cm">/* CRC engine output data 1 */</span><span class="cp"></span>
<span class="cp">#define IRIF_CRC4	0x0048 </span><span class="cm">/* CRC engine output data 2 */</span><span class="cp"></span>

<span class="cm">/* IRIF_SIR0 */</span>
<span class="cp">#define IRTPW		(1 &lt;&lt; 1) </span><span class="cm">/* transmit pulse width select */</span><span class="cp"></span>
<span class="cp">#define IRERRC		(1 &lt;&lt; 0) </span><span class="cm">/* Clear receive pulse width error */</span><span class="cp"></span>

<span class="cm">/* IRIF_SIR3 */</span>
<span class="cp">#define IRERR		(1 &lt;&lt; 0) </span><span class="cm">/* received pulse width Error */</span><span class="cp"></span>

<span class="cm">/* IRIF_SIR_FRM */</span>
<span class="cp">#define EOFD		(1 &lt;&lt; 9) </span><span class="cm">/* EOF detection flag */</span><span class="cp"></span>
<span class="cp">#define FRER		(1 &lt;&lt; 8) </span><span class="cm">/* Frame Error bit */</span><span class="cp"></span>
<span class="cp">#define FRP		(1 &lt;&lt; 0) </span><span class="cm">/* Frame processing set */</span><span class="cp"></span>

<span class="cm">/* IRIF_UART_STS2 */</span>
<span class="cp">#define IRSME		(1 &lt;&lt; 6) </span><span class="cm">/* Receive Sum     Error flag */</span><span class="cp"></span>
<span class="cp">#define IROVE		(1 &lt;&lt; 5) </span><span class="cm">/* Receive Overrun Error flag */</span><span class="cp"></span>
<span class="cp">#define IRFRE		(1 &lt;&lt; 4) </span><span class="cm">/* Receive Framing Error flag */</span><span class="cp"></span>
<span class="cp">#define IRPRE		(1 &lt;&lt; 3) </span><span class="cm">/* Receive Parity  Error flag */</span><span class="cp"></span>

<span class="cm">/* IRIF_UART0_*/</span>
<span class="cp">#define TBEC		(1 &lt;&lt; 2) </span><span class="cm">/* Transmit Data Clear */</span><span class="cp"></span>
<span class="cp">#define RIE		(1 &lt;&lt; 1) </span><span class="cm">/* Receive Enable */</span><span class="cp"></span>
<span class="cp">#define TIE		(1 &lt;&lt; 0) </span><span class="cm">/* Transmit Enable */</span><span class="cp"></span>

<span class="cm">/* IRIF_UART1 */</span>
<span class="cp">#define URSME		(1 &lt;&lt; 6) </span><span class="cm">/* Receive Sum Error Flag */</span><span class="cp"></span>
<span class="cp">#define UROVE		(1 &lt;&lt; 5) </span><span class="cm">/* Receive Overrun Error Flag */</span><span class="cp"></span>
<span class="cp">#define URFRE		(1 &lt;&lt; 4) </span><span class="cm">/* Receive Framing Error Flag */</span><span class="cp"></span>
<span class="cp">#define URPRE		(1 &lt;&lt; 3) </span><span class="cm">/* Receive Parity Error Flag */</span><span class="cp"></span>
<span class="cp">#define RBF		(1 &lt;&lt; 2) </span><span class="cm">/* Receive Buffer Full Flag */</span><span class="cp"></span>
<span class="cp">#define TSBE		(1 &lt;&lt; 1) </span><span class="cm">/* Transmit Shift Buffer Empty Flag */</span><span class="cp"></span>
<span class="cp">#define TBE		(1 &lt;&lt; 0) </span><span class="cm">/* Transmit Buffer Empty flag */</span><span class="cp"></span>
<span class="cp">#define TBCOMP		(TSBE | TBE)</span>

<span class="cm">/* IRIF_UART5 */</span>
<span class="cp">#define RSEIM		(1 &lt;&lt; 6) </span><span class="cm">/* Receive Sum Error Flag IRQ Mask */</span><span class="cp"></span>
<span class="cp">#define RBFIM		(1 &lt;&lt; 2) </span><span class="cm">/* Receive Buffer Full Flag IRQ Mask */</span><span class="cp"></span>
<span class="cp">#define TSBEIM		(1 &lt;&lt; 1) </span><span class="cm">/* Transmit Shift Buffer Empty Flag IRQ Mask */</span><span class="cp"></span>
<span class="cp">#define TBEIM		(1 &lt;&lt; 0) </span><span class="cm">/* Transmit Buffer Empty Flag IRQ Mask */</span><span class="cp"></span>
<span class="cp">#define RX_MASK		(RSEIM  | RBFIM)</span>

<span class="cm">/* IRIF_CRC0 */</span>
<span class="cp">#define CRC_RST		(1 &lt;&lt; 15) </span><span class="cm">/* CRC Engine Reset */</span><span class="cp"></span>
<span class="cp">#define CRC_CT_MASK	0x0FFF</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			structure</span>


<span class="cm">************************************************************************/</span>
<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">membase</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		 <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">net_device</span>	<span class="o">*</span><span class="n">ndev</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">irlap_cb</span>		<span class="o">*</span><span class="n">irlap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">qos_info</span>		<span class="n">qos</span><span class="p">;</span>

	<span class="n">iobuff_t</span>		<span class="n">tx_buff</span><span class="p">;</span>
	<span class="n">iobuff_t</span>		<span class="n">rx_buff</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			common function</span>


<span class="cm">************************************************************************/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u16</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite16</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">self</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">sh_sir_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread16</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_update_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span>
			       <span class="n">u16</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u16</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">old</span><span class="p">,</span> <span class="n">new</span><span class="p">;</span>

	<span class="n">old</span> <span class="o">=</span> <span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">new</span> <span class="o">=</span> <span class="p">(</span><span class="n">old</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">old</span> <span class="o">!=</span> <span class="n">new</span><span class="p">)</span>
		<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">new</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			CRC function</span>


<span class="cm">************************************************************************/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_crc_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_CRC0</span><span class="p">,</span> <span class="n">CRC_RST</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_crc_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_CRC1</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">sh_sir_crc_cnt</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">CRC_CT_MASK</span> <span class="o">&amp;</span> <span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_CRC0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">sh_sir_crc_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_CRC4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_crc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">sh_sir_crc_reset</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>

	<span class="n">sh_sir_crc_add</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="mh">0xCC</span><span class="p">);</span>
	<span class="n">sh_sir_crc_add</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">);</span>
	<span class="n">sh_sir_crc_add</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="mh">0xF1</span><span class="p">);</span>
	<span class="n">sh_sir_crc_add</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="mh">0xA7</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">sh_sir_crc_cnt</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">4</span> <span class="o">!=</span> <span class="n">val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;CRC count error %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">crc_init_out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">sh_sir_crc_out</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="mh">0x51DF</span> <span class="o">!=</span> <span class="n">val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;CRC result error%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">crc_init_out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">crc_init_out:</span>

	<span class="n">sh_sir_crc_reset</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			baud rate functions</span>


<span class="cm">************************************************************************/</span>
<span class="cp">#define SCLK_BASE 1843200 </span><span class="cm">/* 1.8432MHz */</span><span class="cp"></span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">sh_sir_find_sclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">irda_clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq_table</span> <span class="o">=</span> <span class="n">irda_clk</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;peripheral_clk&quot;</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">limit</span><span class="p">,</span> <span class="n">min</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">limit</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">pclk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">pclk</span><span class="p">);</span>

	<span class="cm">/* IrDA can not set over peripheral_clk */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	     <span class="n">freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">frequency</span> <span class="o">!=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">;</span>
	     <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">freq</span> <span class="o">=</span> <span class="n">freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">frequency</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">==</span> <span class="n">CPUFREQ_ENTRY_INVALID</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* IrDA should not over peripheral_clk */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">&gt;</span> <span class="n">limit</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">%</span> <span class="n">SCLK_BASE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">min</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">min</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
			<span class="n">index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">freq_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">frequency</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define ERR_ROUNDING(a) ((a + 5000) / 10000)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_set_baudrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="n">u32</span> <span class="n">baudrate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rate</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">uabca</span><span class="p">,</span> <span class="n">uabc</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">irbca</span><span class="p">,</span> <span class="n">irbc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min</span><span class="p">,</span> <span class="n">rerr</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Baud Rate Error Correction x 10000 */</span>
	<span class="n">u32</span> <span class="n">rate_err_array</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		   <span class="mi">0</span><span class="p">,</span>  <span class="mi">625</span><span class="p">,</span> <span class="mi">1250</span><span class="p">,</span> <span class="mi">1875</span><span class="p">,</span>
		<span class="mi">2500</span><span class="p">,</span> <span class="mi">3125</span><span class="p">,</span> <span class="mi">3750</span><span class="p">,</span> <span class="mi">4375</span><span class="p">,</span>
		<span class="mi">5000</span><span class="p">,</span> <span class="mi">5625</span><span class="p">,</span> <span class="mi">6250</span><span class="p">,</span> <span class="mi">6875</span><span class="p">,</span>
		<span class="mi">7500</span><span class="p">,</span> <span class="mi">8125</span><span class="p">,</span> <span class="mi">8750</span><span class="p">,</span> <span class="mi">9375</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="cm">/*</span>
<span class="cm">	 * FIXME</span>
<span class="cm">	 *</span>
<span class="cm">	 * it support 9600 only now</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">baudrate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">9600</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;un-supported baudrate %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">baudrate</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;irda_clk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can not get irda_clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">sh_sir_find_sclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;selected sclk = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * CALCULATION</span>
<span class="cm">	 *</span>
<span class="cm">	 * 1843200 = system rate / (irbca + (irbc + 1))</span>
<span class="cm">	 */</span>

	<span class="n">irbc</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">SCLK_BASE</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">-</span> <span class="p">(</span><span class="n">SCLK_BASE</span> <span class="o">*</span> <span class="n">irbc</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">*=</span> <span class="mi">10000</span><span class="p">;</span>

	<span class="n">rerr</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">/</span> <span class="n">SCLK_BASE</span><span class="p">;</span>

	<span class="n">min</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">irbca</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rate_err_array</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">rate_err_array</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">-</span> <span class="n">rerr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&gt;</span> <span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">min</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
			<span class="n">irbca</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">irbc</span> <span class="o">+</span> <span class="n">ERR_ROUNDING</span><span class="p">(</span><span class="n">rate_err_array</span><span class="p">[</span><span class="n">irbca</span><span class="p">]));</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">SCLK_BASE</span> <span class="o">/</span> <span class="mi">100</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">abs</span><span class="p">(</span><span class="n">tmp</span> <span class="o">-</span> <span class="n">SCLK_BASE</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IrDA freq error margin over %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;target = %d, result = %d, infrared = %d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">SCLK_BASE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">irbc</span><span class="p">,</span> <span class="n">rate_err_array</span><span class="p">[</span><span class="n">irbca</span><span class="p">]);</span>

	<span class="n">irbca</span> <span class="o">=</span> <span class="p">(</span><span class="n">irbca</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">irbc</span>  <span class="o">=</span> <span class="p">(</span><span class="n">irbc</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irbc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;sh_sir can not set 0 in IRIF_SIR2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR0</span><span class="p">,</span> <span class="n">IRTPW</span> <span class="o">|</span> <span class="n">IRERRC</span><span class="p">);</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR1</span><span class="p">,</span> <span class="n">irbca</span><span class="p">);</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR2</span><span class="p">,</span> <span class="n">irbc</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * CALCULATION</span>
<span class="cm">	 *</span>
<span class="cm">	 * BaudRate[bps] = system rate / (uabca + (uabc + 1) x 16)</span>
<span class="cm">	 */</span>

	<span class="n">uabc</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">baudrate</span><span class="p">;</span>
	<span class="n">uabc</span> <span class="o">=</span> <span class="p">(</span><span class="n">uabc</span> <span class="o">/</span> <span class="mi">16</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">uabc</span> <span class="o">=</span> <span class="p">(</span><span class="n">uabc</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">-</span> <span class="p">(</span><span class="n">uabc</span> <span class="o">*</span> <span class="n">baudrate</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">*=</span> <span class="mi">10000</span><span class="p">;</span>

	<span class="n">rerr</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">/</span> <span class="n">baudrate</span><span class="p">;</span>

	<span class="n">min</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">uabca</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rate_err_array</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">rate_err_array</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">-</span> <span class="n">rerr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&gt;</span> <span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">min</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
			<span class="n">uabca</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">uabc</span> <span class="o">+</span> <span class="n">ERR_ROUNDING</span><span class="p">(</span><span class="n">rate_err_array</span><span class="p">[</span><span class="n">uabca</span><span class="p">]));</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">baudrate</span> <span class="o">/</span> <span class="mi">100</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">abs</span><span class="p">(</span><span class="n">tmp</span> <span class="o">-</span> <span class="n">baudrate</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;UART freq error margin over %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;target = %d, result = %d, uart = %d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">baudrate</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span>
	       <span class="n">uabc</span><span class="p">,</span> <span class="n">rate_err_array</span><span class="p">[</span><span class="n">uabca</span><span class="p">]);</span>

	<span class="n">uabca</span> <span class="o">=</span> <span class="p">(</span><span class="n">uabca</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">uabc</span>  <span class="o">=</span> <span class="p">(</span><span class="n">uabc</span> <span class="o">/</span> <span class="mi">16</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART6</span><span class="p">,</span> <span class="n">uabca</span><span class="p">);</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART7</span><span class="p">,</span> <span class="n">uabc</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			iobuf function</span>


<span class="cm">************************************************************************/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">__sh_sir_init_iobuf</span><span class="p">(</span><span class="n">iobuff_t</span> <span class="o">*</span><span class="n">io</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">io</span><span class="o">-&gt;</span><span class="n">head</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">io</span><span class="o">-&gt;</span><span class="n">truesize</span>	<span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">io</span><span class="o">-&gt;</span><span class="n">in_frame</span>	<span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
	<span class="n">io</span><span class="o">-&gt;</span><span class="n">state</span>	<span class="o">=</span> <span class="n">OUTSIDE_FRAME</span><span class="p">;</span>
	<span class="n">io</span><span class="o">-&gt;</span><span class="n">data</span>	<span class="o">=</span> <span class="n">io</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_remove_iobuf</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">.</span><span class="n">head</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">head</span><span class="p">);</span>

	<span class="n">self</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">.</span><span class="n">head</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">head</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_init_iobuf</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rxsize</span><span class="p">,</span> <span class="kt">int</span> <span class="n">txsize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">.</span><span class="n">head</span> <span class="o">||</span>
	    <span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;iobuff has already existed.&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">__sh_sir_init_iobuf</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">,</span> <span class="n">rxsize</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">iobuf_err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">__sh_sir_init_iobuf</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">,</span> <span class="n">txsize</span><span class="p">);</span>

<span class="nl">iobuf_err:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">sh_sir_remove_iobuf</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			status function</span>


<span class="cm">************************************************************************/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_clear_all_err</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Clear error flag for receive pulse width */</span>
	<span class="n">sh_sir_update_bits</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR0</span><span class="p">,</span> <span class="n">IRERRC</span><span class="p">,</span> <span class="n">IRERRC</span><span class="p">);</span>

	<span class="cm">/* Clear frame / EOF error flag */</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR_FLG</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="cm">/* Clear all status error */</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART_STS2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_set_phase</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phase</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">uart5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">uart0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">phase</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TX_PHASE</span>:
		<span class="n">uart5</span> <span class="o">=</span> <span class="n">TBEIM</span><span class="p">;</span>
		<span class="n">uart0</span> <span class="o">=</span> <span class="n">TBEC</span> <span class="o">|</span> <span class="n">TIE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TX_COMP_PHASE</span>:
		<span class="n">uart5</span> <span class="o">=</span> <span class="n">TSBEIM</span><span class="p">;</span>
		<span class="n">uart0</span> <span class="o">=</span> <span class="n">TIE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RX_PHASE</span>:
		<span class="n">uart5</span> <span class="o">=</span> <span class="n">RX_MASK</span><span class="p">;</span>
		<span class="n">uart0</span> <span class="o">=</span> <span class="n">RIE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART5</span><span class="p">,</span> <span class="n">uart5</span><span class="p">);</span>
	<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART0</span><span class="p">,</span> <span class="n">uart0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_is_which_phase</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span> <span class="o">=</span> <span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART5</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">TBEIM</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">TX_PHASE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">TSBEIM</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">TX_COMP_PHASE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">RX_MASK</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">RX_PHASE</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">NONE_PHASE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phase</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">phase</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TX_PHASE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&gt;=</span> <span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sh_sir_set_phase</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">TX_COMP_PHASE</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">sh_sir_write</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART3</span><span class="p">,</span> <span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
			<span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">len</span><span class="o">--</span><span class="p">;</span>
			<span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">data</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TX_COMP_PHASE</span>:
		<span class="n">sh_sir_set_phase</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">RX_PHASE</span><span class="p">);</span>
		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;should not happen</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_read_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">1024</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">timeout</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART1</span><span class="p">);</span>

		<span class="cm">/* data get */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">RBF</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">URSME</span> <span class="o">|</span> <span class="n">UROVE</span> <span class="o">|</span> <span class="n">URFRE</span> <span class="o">|</span> <span class="n">URPRE</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="k">return</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART4</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;UART1 %04x : STATUS %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">val</span><span class="p">,</span> <span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART_STS2</span><span class="p">));</span>

	<span class="cm">/* read data register for clear error */</span>
	<span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART4</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_sir_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">timeout</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">sh_sir_read_data</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">async_unwrap_char</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">data</span><span class="p">);</span>
		<span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">last_rx</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">EOFD</span> <span class="o">&amp;</span> <span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR_FRM</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh_sir_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">phase</span> <span class="o">=</span> <span class="n">sh_sir_is_which_phase</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">phase</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TX_COMP_PHASE</span>:
	<span class="k">case</span> <span class="n">TX_PHASE</span>:
		<span class="n">sh_sir_tx</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">phase</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RX_PHASE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR3</span><span class="p">))</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;rcv pulse width error occurred</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">sh_sir_rx</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
		<span class="n">sh_sir_clear_all_err</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknown interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	 <span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			net_device_ops function</span>


<span class="cm">************************************************************************/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_hard_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">irda_get_next_speed</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="mi">0</span> <span class="o">&lt;</span> <span class="n">speed</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="mi">9600</span> <span class="o">!=</span> <span class="n">speed</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;support 9600 only (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">speed</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">head</span><span class="p">;</span>
	<span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span>
		<span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">async_wrap_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">data</span><span class="p">,</span>
						   <span class="n">self</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">.</span><span class="n">truesize</span><span class="p">);</span>

	<span class="n">sh_sir_set_phase</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">TX_PHASE</span><span class="p">);</span>
	<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ifreq</span> <span class="o">*</span><span class="n">ifreq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * FIXME</span>
<span class="cm">	 *</span>
<span class="cm">	 * This function is needed for irda framework.</span>
<span class="cm">	 * But nothing to do now</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="nf">sh_sir_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">sh_sir_crc_init</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">open_err</span><span class="p">;</span>

	<span class="n">sh_sir_set_baudrate</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="mi">9600</span><span class="p">);</span>

	<span class="n">self</span><span class="o">-&gt;</span><span class="n">irlap</span> <span class="o">=</span> <span class="n">irlap_open</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">qos</span><span class="p">,</span> <span class="n">DRIVER_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">irlap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">open_err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now enable the interrupt then start the queue</span>
<span class="cm">	 */</span>
	<span class="n">sh_sir_update_bits</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_SIR_FRM</span><span class="p">,</span> <span class="n">FRP</span><span class="p">,</span> <span class="n">FRP</span><span class="p">);</span>
	<span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART1</span><span class="p">);</span> <span class="cm">/* flag clear */</span>
	<span class="n">sh_sir_read</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRIF_UART4</span><span class="p">);</span> <span class="cm">/* flag clear */</span>
	<span class="n">sh_sir_set_phase</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">RX_PHASE</span><span class="p">);</span>

	<span class="n">netif_start_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;opened</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">open_err:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_sir_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="cm">/* Stop IrLAP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">irlap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irlap_close</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">irlap</span><span class="p">);</span>
		<span class="n">self</span><span class="o">-&gt;</span><span class="n">irlap</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;stopped</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">sh_sir_ndo</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span>		<span class="o">=</span> <span class="n">sh_sir_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span>		<span class="o">=</span> <span class="n">sh_sir_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span>		<span class="o">=</span> <span class="n">sh_sir_hard_xmit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_do_ioctl</span>		<span class="o">=</span> <span class="n">sh_sir_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_get_stats</span>		<span class="o">=</span> <span class="n">sh_sir_stats</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/************************************************************************</span>


<span class="cm">			platform_driver function</span>


<span class="cm">************************************************************************/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sh_sir_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">clk_name</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span> <span class="o">||</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Not enough platform resources.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ndev</span> <span class="o">=</span> <span class="n">alloc_irdadev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">self</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ndev</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>

	<span class="n">self</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">self</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to ioremap.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_mem_1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">sh_sir_init_iobuf</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="n">IRDA_SKB_MAX_MTU</span><span class="p">,</span> <span class="n">IRDA_SIR_MAX_FRAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_mem_2</span><span class="p">;</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">clk_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">clk_name</span><span class="p">),</span> <span class="s">&quot;irda%d&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="n">self</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot get clock </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_mem_3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irda_init_max_qos_capabilies</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">qos</span><span class="p">);</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh_sir_ndo</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">self</span><span class="o">-&gt;</span><span class="n">ndev</span>			<span class="o">=</span> <span class="n">ndev</span><span class="p">;</span>
	<span class="n">self</span><span class="o">-&gt;</span><span class="n">qos</span><span class="p">.</span><span class="n">baud_rate</span><span class="p">.</span><span class="n">bits</span>	<span class="o">&amp;=</span> <span class="n">IR_9600</span><span class="p">;</span> <span class="cm">/* FIXME */</span>
	<span class="n">self</span><span class="o">-&gt;</span><span class="n">qos</span><span class="p">.</span><span class="n">min_turn_time</span><span class="p">.</span><span class="n">bits</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* 10 ms or more */</span>

	<span class="n">irda_qos_bits_to_value</span><span class="p">(</span><span class="o">&amp;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">qos</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">register_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_mem_4</span><span class="p">;</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">sh_sir_irq</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span> <span class="s">&quot;sh_sir&quot;</span><span class="p">,</span> <span class="n">self</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to attach sh_sir interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_mem_4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;SuperH IrDA probed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>

<span class="nl">err_mem_4:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">err_mem_3:</span>
	<span class="n">sh_sir_remove_iobuf</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
<span class="nl">err_mem_2:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">);</span>
<span class="nl">err_mem_1:</span>
	<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
<span class="nl">exit:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">sh_sir_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sh_sir_self</span> <span class="o">*</span><span class="n">self</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">self</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">unregister_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">sh_sir_remove_iobuf</span><span class="p">(</span><span class="n">self</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">);</span>
	<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">sh_sir_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>   <span class="o">=</span> <span class="n">sh_sir_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>  <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">sh_sir_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>  <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">sh_sir_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SuperH IrDA driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
