# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IODELAY_BLK.srcs/sources_1/new/DD_CTRL.vhd" \
"../../../../IODELAY_BLK.srcs/sim_1/new/DD_CTRL_TB.vhd" \

# Do not sort compile order
nosort
