{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620747197323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620747197323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 12:33:17 2021 " "Processing started: Tue May 11 12:33:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620747197323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747197323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Portas_Logicas -c Portas_Logicas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Portas_Logicas -c Portas_Logicas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747197323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620747197620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620747197620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portas_logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portas_logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Portas_Logicas-comportamento_Portas_Logicas " "Found design unit 1: Portas_Logicas-comportamento_Portas_Logicas" {  } { { "Portas_Logicas.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Portas_Logicas " "Found entity 1: Portas_Logicas" {  } { { "Portas_Logicas.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Nand-comportamento_Porta_Nand " "Found design unit 1: Porta_Nand-comportamento_Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_Nand.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206262 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Nand " "Found entity 1: Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_Nand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_And-comportamento_Porta_And " "Found design unit 1: Porta_And-comportamento_Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_And.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_And " "Found entity 1: Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_And.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_OR-comportamento_Porta_OR " "Found design unit 1: Porta_OR-comportamento_Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_OR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_OR " "Found entity 1: Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_OR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_XOR-comportamento_Porta_XOR " "Found design unit 1: Porta_XOR-comportamento_Porta_XOR" {  } { { "Porta_XOR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_XOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_XOR " "Found entity 1: Porta_XOR" {  } { { "Porta_XOR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_XOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench_Porta_And-funcionamento_test_bench " "Found design unit 1: test_bench_Porta_And-funcionamento_test_bench" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206268 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_bench_Porta_And " "Found entity 1: test_bench_Porta_And" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206268 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "b tb_Porta_And.vhd(27) " "VHDL Association List error at tb_Porta_And.vhd(27): formal \"b\" does not exist" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 27 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1620747206269 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "c tb_Porta_And.vhd(23) " "VHDL error at tb_Porta_And.vhd(23): formal port or parameter \"c\" must have actual or default value" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 23 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1620747206269 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "c tb_Porta_And.vhd(16) " "HDL error at tb_Porta_And.vhd(16): see declaration for object \"c\"" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620747206269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620747206361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 11 12:33:26 2021 " "Processing ended: Tue May 11 12:33:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620747206361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620747206361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620747206361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620747197323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620747197323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 12:33:17 2021 " "Processing started: Tue May 11 12:33:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620747197323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747197323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Portas_Logicas -c Portas_Logicas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Portas_Logicas -c Portas_Logicas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747197323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620747197620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620747197620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portas_logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portas_logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Portas_Logicas-comportamento_Portas_Logicas " "Found design unit 1: Portas_Logicas-comportamento_Portas_Logicas" {  } { { "Portas_Logicas.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Portas_Logicas " "Found entity 1: Portas_Logicas" {  } { { "Portas_Logicas.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Nand-comportamento_Porta_Nand " "Found design unit 1: Porta_Nand-comportamento_Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_Nand.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206262 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Nand " "Found entity 1: Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_Nand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_And-comportamento_Porta_And " "Found design unit 1: Porta_And-comportamento_Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_And.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_And " "Found entity 1: Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_And.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_OR-comportamento_Porta_OR " "Found design unit 1: Porta_OR-comportamento_Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_OR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_OR " "Found entity 1: Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_OR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_XOR-comportamento_Porta_XOR " "Found design unit 1: Porta_XOR-comportamento_Porta_XOR" {  } { { "Porta_XOR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_XOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_XOR " "Found entity 1: Porta_XOR" {  } { { "Porta_XOR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_XOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench_Porta_And-funcionamento_test_bench " "Found design unit 1: test_bench_Porta_And-funcionamento_test_bench" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206268 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_bench_Porta_And " "Found entity 1: test_bench_Porta_And" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747206268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206268 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "b tb_Porta_And.vhd(27) " "VHDL Association List error at tb_Porta_And.vhd(27): formal \"b\" does not exist" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 27 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1620747206269 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "c tb_Porta_And.vhd(23) " "VHDL error at tb_Porta_And.vhd(23): formal port or parameter \"c\" must have actual or default value" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 23 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1620747206269 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "c tb_Porta_And.vhd(16) " "HDL error at tb_Porta_And.vhd(16): see declaration for object \"c\"" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620747206269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620747206361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 11 12:33:26 2021 " "Processing ended: Tue May 11 12:33:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620747206361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620747206361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620747206361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747206361 ""}
