Version 3.2 HI-TECH Software Intermediate Code
"108 mcc_generated_files/i2c2.h
[s S350 `ui 1 `uc 1 `*uc 1 ]
[n S350 . address length pbuffer ]
"181 mcc_generated_files/i2c2.c
[c E2801 0 1 2 3 4 5 6 .. ]
[n E2801 . I2C2_MESSAGE_COMPLETE I2C2_MESSAGE_FAIL I2C2_MESSAGE_PENDING I2C2_STUCK_START I2C2_MESSAGE_ADDRESS_NO_ACK I2C2_DATA_NO_ACK I2C2_LOST_STATE  ]
"84
[s S353 `uc 1 `*S350 1 `*E2801 1 ]
[n S353 . count ptrb_list pTrFlag ]
"65
[s S352 :1 `uc 1 :1 `uc 1 :6 `uc 1 ]
[n S352 . full empty reserved ]
"63
[u S351 `S352 1 `uc 1 ]
[n S351 . s status ]
"103
[s S354 `*S353 1 `*S353 1 `S351 1 `uc 1 `uc 1 ]
[n S354 . pTrTail pTrHead trStatus i2cDoneFlag i2cErrors ]
"183
[c E2869 0 1 2 3 4 5 6 7 8 9 10 11 .. ]
[n E2869 . S_MASTER_IDLE S_MASTER_RESTART S_MASTER_SEND_ADDR S_MASTER_SEND_DATA S_MASTER_SEND_STOP S_MASTER_ACK_ADDR S_MASTER_RCV_DATA S_MASTER_RCV_STOP S_MASTER_ACK_RCV_DATA S_MASTER_NOACK_STOP S_MASTER_SEND_ADDR_10BIT_LSB S_MASTER_10BIT_RESTART  ]
"4236 /Applications/microchip/xc8/v1.35/include/pic16f1827.h
[v _SSP2STAT `Vuc ~T0 @X0 0 e@540 ]
"4297
[v _SSP2CON1 `Vuc ~T0 @X0 0 e@541 ]
"4427
[v _SSP2CON3 `Vuc ~T0 @X0 0 e@543 ]
"4198
[v _SSP2ADD `Vuc ~T0 @X0 0 e@538 ]
"692
[s S40 :1 `uc 1 :1 `uc 1 ]
[n S40 . SSP2IF BCL2IF ]
"691
[u S39 `S40 1 ]
[n S39 . . ]
"697
[v _PIR4bits `VS39 ~T0 @X0 0 e@20 ]
"1398
[s S77 :1 `uc 1 :1 `uc 1 ]
[n S77 . SSP2IE BCL2IE ]
"1397
[u S76 `S77 1 ]
[n S76 . . ]
"1403
[v _PIE4bits `VS76 ~T0 @X0 0 e@148 ]
"4303
[s S229 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S229 . SSPM0 SSPM1 SSPM2 SSPM3 CKP SSPEN SSPOV WCOL ]
"4313
[s S230 :4 `uc 1 ]
[n S230 . SSPM ]
"4302
[u S228 `S229 1 `S230 1 ]
[n S228 . . . ]
"4317
[v _SSP2CON1bits `VS228 ~T0 @X0 0 e@541 ]
"4372
[s S232 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S232 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"4371
[u S231 `S232 1 ]
[n S231 . . ]
"4383
[v _SSP2CON2bits `VS231 ~T0 @X0 0 e@542 ]
"175 mcc_generated_files/i2c2.c
[v _I2C2_Stop `(v ~T0 @X0 0 ef1`E2801 ]
"4179 /Applications/microchip/xc8/v1.35/include/pic16f1827.h
[v _SSP2BUF `Vuc ~T0 @X0 0 e@537 ]
"174 mcc_generated_files/i2c2.c
[v _I2C2_FunctionComplete `(v ~T0 @X0 0 ef ]
"604 mcc_generated_files/i2c2.h
[v _I2C2_MasterWriteTRBBuild `(v ~T0 @X0 0 ef4`*S350`*uc`uc`ui ]
"515
[v _I2C2_MasterTRBInsert `(v ~T0 @X0 0 ef3`uc`*S350`*E2801 ]
"559
[v _I2C2_MasterReadTRBBuild `(v ~T0 @X0 0 ef4`*S350`*uc`uc`ui ]
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1827.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 /Applications/microchip/xc8/v1.35/include/pic16f1827.h
[; ;pic16f1827.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1827.h: 54: typedef union {
[; ;pic16f1827.h: 55: struct {
[; ;pic16f1827.h: 56: unsigned INDF0 :8;
[; ;pic16f1827.h: 57: };
[; ;pic16f1827.h: 58: } INDF0bits_t;
[; ;pic16f1827.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1827.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1827.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1827.h: 73: typedef union {
[; ;pic16f1827.h: 74: struct {
[; ;pic16f1827.h: 75: unsigned INDF1 :8;
[; ;pic16f1827.h: 76: };
[; ;pic16f1827.h: 77: } INDF1bits_t;
[; ;pic16f1827.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1827.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1827.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1827.h: 92: typedef union {
[; ;pic16f1827.h: 93: struct {
[; ;pic16f1827.h: 94: unsigned PCL :8;
[; ;pic16f1827.h: 95: };
[; ;pic16f1827.h: 96: } PCLbits_t;
[; ;pic16f1827.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1827.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1827.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1827.h: 111: typedef union {
[; ;pic16f1827.h: 112: struct {
[; ;pic16f1827.h: 113: unsigned C :1;
[; ;pic16f1827.h: 114: unsigned DC :1;
[; ;pic16f1827.h: 115: unsigned Z :1;
[; ;pic16f1827.h: 116: unsigned nPD :1;
[; ;pic16f1827.h: 117: unsigned nTO :1;
[; ;pic16f1827.h: 118: };
[; ;pic16f1827.h: 119: struct {
[; ;pic16f1827.h: 120: unsigned CARRY :1;
[; ;pic16f1827.h: 121: };
[; ;pic16f1827.h: 122: struct {
[; ;pic16f1827.h: 123: unsigned :2;
[; ;pic16f1827.h: 124: unsigned ZERO :1;
[; ;pic16f1827.h: 125: };
[; ;pic16f1827.h: 126: } STATUSbits_t;
[; ;pic16f1827.h: 127: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1827.h: 166: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1827.h: 169: extern volatile unsigned char FSR0L @ 0x004;
"171
[; ;pic16f1827.h: 171: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1827.h: 174: typedef union {
[; ;pic16f1827.h: 175: struct {
[; ;pic16f1827.h: 176: unsigned FSR0L :8;
[; ;pic16f1827.h: 177: };
[; ;pic16f1827.h: 178: } FSR0Lbits_t;
[; ;pic16f1827.h: 179: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1827.h: 188: extern volatile unsigned char FSR0H @ 0x005;
"190
[; ;pic16f1827.h: 190: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1827.h: 193: typedef union {
[; ;pic16f1827.h: 194: struct {
[; ;pic16f1827.h: 195: unsigned FSR0H :8;
[; ;pic16f1827.h: 196: };
[; ;pic16f1827.h: 197: } FSR0Hbits_t;
[; ;pic16f1827.h: 198: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1827.h: 207: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1827.h: 210: extern volatile unsigned char FSR1L @ 0x006;
"212
[; ;pic16f1827.h: 212: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1827.h: 215: typedef union {
[; ;pic16f1827.h: 216: struct {
[; ;pic16f1827.h: 217: unsigned FSR1L :8;
[; ;pic16f1827.h: 218: };
[; ;pic16f1827.h: 219: } FSR1Lbits_t;
[; ;pic16f1827.h: 220: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1827.h: 229: extern volatile unsigned char FSR1H @ 0x007;
"231
[; ;pic16f1827.h: 231: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1827.h: 234: typedef union {
[; ;pic16f1827.h: 235: struct {
[; ;pic16f1827.h: 236: unsigned FSR1H :8;
[; ;pic16f1827.h: 237: };
[; ;pic16f1827.h: 238: } FSR1Hbits_t;
[; ;pic16f1827.h: 239: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1827.h: 248: extern volatile unsigned char BSR @ 0x008;
"250
[; ;pic16f1827.h: 250: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1827.h: 253: typedef union {
[; ;pic16f1827.h: 254: struct {
[; ;pic16f1827.h: 255: unsigned BSR0 :1;
[; ;pic16f1827.h: 256: unsigned BSR1 :1;
[; ;pic16f1827.h: 257: unsigned BSR2 :1;
[; ;pic16f1827.h: 258: unsigned BSR3 :1;
[; ;pic16f1827.h: 259: unsigned BSR4 :1;
[; ;pic16f1827.h: 260: };
[; ;pic16f1827.h: 261: struct {
[; ;pic16f1827.h: 262: unsigned BSR :5;
[; ;pic16f1827.h: 263: };
[; ;pic16f1827.h: 264: } BSRbits_t;
[; ;pic16f1827.h: 265: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1827.h: 299: extern volatile unsigned char WREG @ 0x009;
"301
[; ;pic16f1827.h: 301: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1827.h: 304: typedef union {
[; ;pic16f1827.h: 305: struct {
[; ;pic16f1827.h: 306: unsigned WREG0 :8;
[; ;pic16f1827.h: 307: };
[; ;pic16f1827.h: 308: } WREGbits_t;
[; ;pic16f1827.h: 309: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1827.h: 318: extern volatile unsigned char PCLATH @ 0x00A;
"320
[; ;pic16f1827.h: 320: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1827.h: 323: typedef union {
[; ;pic16f1827.h: 324: struct {
[; ;pic16f1827.h: 325: unsigned PCLATH :7;
[; ;pic16f1827.h: 326: };
[; ;pic16f1827.h: 327: } PCLATHbits_t;
[; ;pic16f1827.h: 328: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1827.h: 337: extern volatile unsigned char INTCON @ 0x00B;
"339
[; ;pic16f1827.h: 339: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1827.h: 342: typedef union {
[; ;pic16f1827.h: 343: struct {
[; ;pic16f1827.h: 344: unsigned IOCIF :1;
[; ;pic16f1827.h: 345: unsigned INTF :1;
[; ;pic16f1827.h: 346: unsigned TMR0IF :1;
[; ;pic16f1827.h: 347: unsigned IOCIE :1;
[; ;pic16f1827.h: 348: unsigned INTE :1;
[; ;pic16f1827.h: 349: unsigned TMR0IE :1;
[; ;pic16f1827.h: 350: unsigned PEIE :1;
[; ;pic16f1827.h: 351: unsigned GIE :1;
[; ;pic16f1827.h: 352: };
[; ;pic16f1827.h: 353: struct {
[; ;pic16f1827.h: 354: unsigned :2;
[; ;pic16f1827.h: 355: unsigned T0IF :1;
[; ;pic16f1827.h: 356: unsigned :2;
[; ;pic16f1827.h: 357: unsigned T0IE :1;
[; ;pic16f1827.h: 358: };
[; ;pic16f1827.h: 359: } INTCONbits_t;
[; ;pic16f1827.h: 360: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1827.h: 414: extern volatile unsigned char PORTA @ 0x00C;
"416
[; ;pic16f1827.h: 416: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1827.h: 419: typedef union {
[; ;pic16f1827.h: 420: struct {
[; ;pic16f1827.h: 421: unsigned RA0 :1;
[; ;pic16f1827.h: 422: unsigned RA1 :1;
[; ;pic16f1827.h: 423: unsigned RA2 :1;
[; ;pic16f1827.h: 424: unsigned RA3 :1;
[; ;pic16f1827.h: 425: unsigned RA4 :1;
[; ;pic16f1827.h: 426: unsigned RA5 :1;
[; ;pic16f1827.h: 427: unsigned RA6 :1;
[; ;pic16f1827.h: 428: unsigned RA7 :1;
[; ;pic16f1827.h: 429: };
[; ;pic16f1827.h: 430: } PORTAbits_t;
[; ;pic16f1827.h: 431: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1827.h: 475: extern volatile unsigned char PORTB @ 0x00D;
"477
[; ;pic16f1827.h: 477: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1827.h: 480: typedef union {
[; ;pic16f1827.h: 481: struct {
[; ;pic16f1827.h: 482: unsigned RB0 :1;
[; ;pic16f1827.h: 483: unsigned RB1 :1;
[; ;pic16f1827.h: 484: unsigned RB2 :1;
[; ;pic16f1827.h: 485: unsigned RB3 :1;
[; ;pic16f1827.h: 486: unsigned RB4 :1;
[; ;pic16f1827.h: 487: unsigned RB5 :1;
[; ;pic16f1827.h: 488: unsigned RB6 :1;
[; ;pic16f1827.h: 489: unsigned RB7 :1;
[; ;pic16f1827.h: 490: };
[; ;pic16f1827.h: 491: } PORTBbits_t;
[; ;pic16f1827.h: 492: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1827.h: 536: extern volatile unsigned char PIR1 @ 0x011;
"538
[; ;pic16f1827.h: 538: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1827.h: 541: typedef union {
[; ;pic16f1827.h: 542: struct {
[; ;pic16f1827.h: 543: unsigned TMR1IF :1;
[; ;pic16f1827.h: 544: unsigned TMR2IF :1;
[; ;pic16f1827.h: 545: unsigned CCP1IF :1;
[; ;pic16f1827.h: 546: unsigned SSP1IF :1;
[; ;pic16f1827.h: 547: unsigned TXIF :1;
[; ;pic16f1827.h: 548: unsigned RCIF :1;
[; ;pic16f1827.h: 549: unsigned ADIF :1;
[; ;pic16f1827.h: 550: unsigned TMR1GIF :1;
[; ;pic16f1827.h: 551: };
[; ;pic16f1827.h: 552: } PIR1bits_t;
[; ;pic16f1827.h: 553: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1827.h: 597: extern volatile unsigned char PIR2 @ 0x012;
"599
[; ;pic16f1827.h: 599: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1827.h: 602: typedef union {
[; ;pic16f1827.h: 603: struct {
[; ;pic16f1827.h: 604: unsigned CCP2IF :1;
[; ;pic16f1827.h: 605: unsigned :2;
[; ;pic16f1827.h: 606: unsigned BCL1IF :1;
[; ;pic16f1827.h: 607: unsigned EEIF :1;
[; ;pic16f1827.h: 608: unsigned C1IF :1;
[; ;pic16f1827.h: 609: unsigned C2IF :1;
[; ;pic16f1827.h: 610: unsigned OSFIF :1;
[; ;pic16f1827.h: 611: };
[; ;pic16f1827.h: 612: } PIR2bits_t;
[; ;pic16f1827.h: 613: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1827.h: 647: extern volatile unsigned char PIR3 @ 0x013;
"649
[; ;pic16f1827.h: 649: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1827.h: 652: typedef union {
[; ;pic16f1827.h: 653: struct {
[; ;pic16f1827.h: 654: unsigned :1;
[; ;pic16f1827.h: 655: unsigned TMR4IF :1;
[; ;pic16f1827.h: 656: unsigned :1;
[; ;pic16f1827.h: 657: unsigned TMR6IF :1;
[; ;pic16f1827.h: 658: unsigned CCP3IF :1;
[; ;pic16f1827.h: 659: unsigned CCP4IF :1;
[; ;pic16f1827.h: 660: };
[; ;pic16f1827.h: 661: } PIR3bits_t;
[; ;pic16f1827.h: 662: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1827.h: 686: extern volatile unsigned char PIR4 @ 0x014;
"688
[; ;pic16f1827.h: 688: asm("PIR4 equ 014h");
[; <" PIR4 equ 014h ;# ">
[; ;pic16f1827.h: 691: typedef union {
[; ;pic16f1827.h: 692: struct {
[; ;pic16f1827.h: 693: unsigned SSP2IF :1;
[; ;pic16f1827.h: 694: unsigned BCL2IF :1;
[; ;pic16f1827.h: 695: };
[; ;pic16f1827.h: 696: } PIR4bits_t;
[; ;pic16f1827.h: 697: extern volatile PIR4bits_t PIR4bits @ 0x014;
[; ;pic16f1827.h: 711: extern volatile unsigned char TMR0 @ 0x015;
"713
[; ;pic16f1827.h: 713: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1827.h: 716: typedef union {
[; ;pic16f1827.h: 717: struct {
[; ;pic16f1827.h: 718: unsigned TMR0 :8;
[; ;pic16f1827.h: 719: };
[; ;pic16f1827.h: 720: } TMR0bits_t;
[; ;pic16f1827.h: 721: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1827.h: 730: extern volatile unsigned short TMR1 @ 0x016;
"732
[; ;pic16f1827.h: 732: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1827.h: 736: extern volatile unsigned char TMR1L @ 0x016;
"738
[; ;pic16f1827.h: 738: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1827.h: 741: typedef union {
[; ;pic16f1827.h: 742: struct {
[; ;pic16f1827.h: 743: unsigned TMR1L :8;
[; ;pic16f1827.h: 744: };
[; ;pic16f1827.h: 745: } TMR1Lbits_t;
[; ;pic16f1827.h: 746: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1827.h: 755: extern volatile unsigned char TMR1H @ 0x017;
"757
[; ;pic16f1827.h: 757: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1827.h: 760: typedef union {
[; ;pic16f1827.h: 761: struct {
[; ;pic16f1827.h: 762: unsigned TMR1H :8;
[; ;pic16f1827.h: 763: };
[; ;pic16f1827.h: 764: } TMR1Hbits_t;
[; ;pic16f1827.h: 765: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1827.h: 774: extern volatile unsigned char T1CON @ 0x018;
"776
[; ;pic16f1827.h: 776: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1827.h: 779: typedef union {
[; ;pic16f1827.h: 780: struct {
[; ;pic16f1827.h: 781: unsigned TMR1ON :1;
[; ;pic16f1827.h: 782: unsigned :1;
[; ;pic16f1827.h: 783: unsigned nT1SYNC :1;
[; ;pic16f1827.h: 784: unsigned T1OSCEN :1;
[; ;pic16f1827.h: 785: unsigned T1CKPS0 :1;
[; ;pic16f1827.h: 786: unsigned T1CKPS1 :1;
[; ;pic16f1827.h: 787: unsigned TMR1CS0 :1;
[; ;pic16f1827.h: 788: unsigned TMR1CS1 :1;
[; ;pic16f1827.h: 789: };
[; ;pic16f1827.h: 790: struct {
[; ;pic16f1827.h: 791: unsigned :4;
[; ;pic16f1827.h: 792: unsigned T1CKPS :2;
[; ;pic16f1827.h: 793: unsigned TMR1CS :2;
[; ;pic16f1827.h: 794: };
[; ;pic16f1827.h: 795: } T1CONbits_t;
[; ;pic16f1827.h: 796: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1827.h: 845: extern volatile unsigned char T1GCON @ 0x019;
"847
[; ;pic16f1827.h: 847: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1827.h: 850: typedef union {
[; ;pic16f1827.h: 851: struct {
[; ;pic16f1827.h: 852: unsigned T1GSS0 :1;
[; ;pic16f1827.h: 853: unsigned T1GSS1 :1;
[; ;pic16f1827.h: 854: unsigned T1GVAL :1;
[; ;pic16f1827.h: 855: unsigned T1GGO :1;
[; ;pic16f1827.h: 856: unsigned T1GSPM :1;
[; ;pic16f1827.h: 857: unsigned T1GTM :1;
[; ;pic16f1827.h: 858: unsigned T1GPOL :1;
[; ;pic16f1827.h: 859: unsigned TMR1GE :1;
[; ;pic16f1827.h: 860: };
[; ;pic16f1827.h: 861: struct {
[; ;pic16f1827.h: 862: unsigned T1GSS :2;
[; ;pic16f1827.h: 863: };
[; ;pic16f1827.h: 864: } T1GCONbits_t;
[; ;pic16f1827.h: 865: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1827.h: 914: extern volatile unsigned char TMR2 @ 0x01A;
"916
[; ;pic16f1827.h: 916: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1827.h: 919: typedef union {
[; ;pic16f1827.h: 920: struct {
[; ;pic16f1827.h: 921: unsigned TMR2 :8;
[; ;pic16f1827.h: 922: };
[; ;pic16f1827.h: 923: } TMR2bits_t;
[; ;pic16f1827.h: 924: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1827.h: 933: extern volatile unsigned char PR2 @ 0x01B;
"935
[; ;pic16f1827.h: 935: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1827.h: 938: typedef union {
[; ;pic16f1827.h: 939: struct {
[; ;pic16f1827.h: 940: unsigned PR2 :8;
[; ;pic16f1827.h: 941: };
[; ;pic16f1827.h: 942: } PR2bits_t;
[; ;pic16f1827.h: 943: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1827.h: 952: extern volatile unsigned char T2CON @ 0x01C;
"954
[; ;pic16f1827.h: 954: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1827.h: 957: typedef union {
[; ;pic16f1827.h: 958: struct {
[; ;pic16f1827.h: 959: unsigned T2CKPS0 :1;
[; ;pic16f1827.h: 960: unsigned T2CKPS1 :1;
[; ;pic16f1827.h: 961: unsigned TMR2ON :1;
[; ;pic16f1827.h: 962: unsigned T2OUTPS0 :1;
[; ;pic16f1827.h: 963: unsigned T2OUTPS1 :1;
[; ;pic16f1827.h: 964: unsigned T2OUTPS2 :1;
[; ;pic16f1827.h: 965: unsigned T2OUTPS3 :1;
[; ;pic16f1827.h: 966: };
[; ;pic16f1827.h: 967: struct {
[; ;pic16f1827.h: 968: unsigned T2CKPS :2;
[; ;pic16f1827.h: 969: unsigned :1;
[; ;pic16f1827.h: 970: unsigned T2OUTPS :4;
[; ;pic16f1827.h: 971: };
[; ;pic16f1827.h: 972: } T2CONbits_t;
[; ;pic16f1827.h: 973: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1827.h: 1022: extern volatile unsigned char CPSCON0 @ 0x01E;
"1024
[; ;pic16f1827.h: 1024: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16f1827.h: 1027: typedef union {
[; ;pic16f1827.h: 1028: struct {
[; ;pic16f1827.h: 1029: unsigned T0XCS :1;
[; ;pic16f1827.h: 1030: unsigned CPSOUT :1;
[; ;pic16f1827.h: 1031: unsigned CPSRNG0 :1;
[; ;pic16f1827.h: 1032: unsigned CPSRNG1 :1;
[; ;pic16f1827.h: 1033: unsigned :3;
[; ;pic16f1827.h: 1034: unsigned CPSON :1;
[; ;pic16f1827.h: 1035: };
[; ;pic16f1827.h: 1036: struct {
[; ;pic16f1827.h: 1037: unsigned :2;
[; ;pic16f1827.h: 1038: unsigned CPSRNG :2;
[; ;pic16f1827.h: 1039: };
[; ;pic16f1827.h: 1040: } CPSCON0bits_t;
[; ;pic16f1827.h: 1041: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16f1827.h: 1075: extern volatile unsigned char CPSCON1 @ 0x01F;
"1077
[; ;pic16f1827.h: 1077: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16f1827.h: 1080: typedef union {
[; ;pic16f1827.h: 1081: struct {
[; ;pic16f1827.h: 1082: unsigned CPSCH0 :1;
[; ;pic16f1827.h: 1083: unsigned CPSCH1 :1;
[; ;pic16f1827.h: 1084: unsigned CPSCH2 :1;
[; ;pic16f1827.h: 1085: unsigned CPSCH3 :1;
[; ;pic16f1827.h: 1086: };
[; ;pic16f1827.h: 1087: struct {
[; ;pic16f1827.h: 1088: unsigned CPSCH :4;
[; ;pic16f1827.h: 1089: };
[; ;pic16f1827.h: 1090: } CPSCON1bits_t;
[; ;pic16f1827.h: 1091: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16f1827.h: 1120: extern volatile unsigned char TRISA @ 0x08C;
"1122
[; ;pic16f1827.h: 1122: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1827.h: 1125: typedef union {
[; ;pic16f1827.h: 1126: struct {
[; ;pic16f1827.h: 1127: unsigned TRISA0 :1;
[; ;pic16f1827.h: 1128: unsigned TRISA1 :1;
[; ;pic16f1827.h: 1129: unsigned TRISA2 :1;
[; ;pic16f1827.h: 1130: unsigned TRISA3 :1;
[; ;pic16f1827.h: 1131: unsigned TRISA4 :1;
[; ;pic16f1827.h: 1132: unsigned TRISA5 :1;
[; ;pic16f1827.h: 1133: unsigned TRISA6 :1;
[; ;pic16f1827.h: 1134: unsigned TRISA7 :1;
[; ;pic16f1827.h: 1135: };
[; ;pic16f1827.h: 1136: } TRISAbits_t;
[; ;pic16f1827.h: 1137: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1827.h: 1181: extern volatile unsigned char TRISB @ 0x08D;
"1183
[; ;pic16f1827.h: 1183: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1827.h: 1186: typedef union {
[; ;pic16f1827.h: 1187: struct {
[; ;pic16f1827.h: 1188: unsigned TRISB0 :1;
[; ;pic16f1827.h: 1189: unsigned TRISB1 :1;
[; ;pic16f1827.h: 1190: unsigned TRISB2 :1;
[; ;pic16f1827.h: 1191: unsigned TRISB3 :1;
[; ;pic16f1827.h: 1192: unsigned TRISB4 :1;
[; ;pic16f1827.h: 1193: unsigned TRISB5 :1;
[; ;pic16f1827.h: 1194: unsigned TRISB6 :1;
[; ;pic16f1827.h: 1195: unsigned TRISB7 :1;
[; ;pic16f1827.h: 1196: };
[; ;pic16f1827.h: 1197: } TRISBbits_t;
[; ;pic16f1827.h: 1198: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1827.h: 1242: extern volatile unsigned char PIE1 @ 0x091;
"1244
[; ;pic16f1827.h: 1244: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1827.h: 1247: typedef union {
[; ;pic16f1827.h: 1248: struct {
[; ;pic16f1827.h: 1249: unsigned TMR1IE :1;
[; ;pic16f1827.h: 1250: unsigned TMR2IE :1;
[; ;pic16f1827.h: 1251: unsigned CCP1IE :1;
[; ;pic16f1827.h: 1252: unsigned SSP1IE :1;
[; ;pic16f1827.h: 1253: unsigned TXIE :1;
[; ;pic16f1827.h: 1254: unsigned RCIE :1;
[; ;pic16f1827.h: 1255: unsigned ADIE :1;
[; ;pic16f1827.h: 1256: unsigned TMR1GIE :1;
[; ;pic16f1827.h: 1257: };
[; ;pic16f1827.h: 1258: } PIE1bits_t;
[; ;pic16f1827.h: 1259: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1827.h: 1303: extern volatile unsigned char PIE2 @ 0x092;
"1305
[; ;pic16f1827.h: 1305: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1827.h: 1308: typedef union {
[; ;pic16f1827.h: 1309: struct {
[; ;pic16f1827.h: 1310: unsigned CCP2IE :1;
[; ;pic16f1827.h: 1311: unsigned :2;
[; ;pic16f1827.h: 1312: unsigned BCL1IE :1;
[; ;pic16f1827.h: 1313: unsigned EEIE :1;
[; ;pic16f1827.h: 1314: unsigned C1IE :1;
[; ;pic16f1827.h: 1315: unsigned C2IE :1;
[; ;pic16f1827.h: 1316: unsigned OSFIE :1;
[; ;pic16f1827.h: 1317: };
[; ;pic16f1827.h: 1318: } PIE2bits_t;
[; ;pic16f1827.h: 1319: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1827.h: 1353: extern volatile unsigned char PIE3 @ 0x093;
"1355
[; ;pic16f1827.h: 1355: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1827.h: 1358: typedef union {
[; ;pic16f1827.h: 1359: struct {
[; ;pic16f1827.h: 1360: unsigned :1;
[; ;pic16f1827.h: 1361: unsigned TMR4IE :1;
[; ;pic16f1827.h: 1362: unsigned :1;
[; ;pic16f1827.h: 1363: unsigned TMR6IE :1;
[; ;pic16f1827.h: 1364: unsigned CCP3IE :1;
[; ;pic16f1827.h: 1365: unsigned CCP4IE :1;
[; ;pic16f1827.h: 1366: };
[; ;pic16f1827.h: 1367: } PIE3bits_t;
[; ;pic16f1827.h: 1368: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1827.h: 1392: extern volatile unsigned char PIE4 @ 0x094;
"1394
[; ;pic16f1827.h: 1394: asm("PIE4 equ 094h");
[; <" PIE4 equ 094h ;# ">
[; ;pic16f1827.h: 1397: typedef union {
[; ;pic16f1827.h: 1398: struct {
[; ;pic16f1827.h: 1399: unsigned SSP2IE :1;
[; ;pic16f1827.h: 1400: unsigned BCL2IE :1;
[; ;pic16f1827.h: 1401: };
[; ;pic16f1827.h: 1402: } PIE4bits_t;
[; ;pic16f1827.h: 1403: extern volatile PIE4bits_t PIE4bits @ 0x094;
[; ;pic16f1827.h: 1417: extern volatile unsigned char OPTION_REG @ 0x095;
"1419
[; ;pic16f1827.h: 1419: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1827.h: 1422: typedef union {
[; ;pic16f1827.h: 1423: struct {
[; ;pic16f1827.h: 1424: unsigned PS0 :1;
[; ;pic16f1827.h: 1425: unsigned PS1 :1;
[; ;pic16f1827.h: 1426: unsigned PS2 :1;
[; ;pic16f1827.h: 1427: unsigned PSA :1;
[; ;pic16f1827.h: 1428: unsigned TMR0SE :1;
[; ;pic16f1827.h: 1429: unsigned TMR0CS :1;
[; ;pic16f1827.h: 1430: unsigned INTEDG :1;
[; ;pic16f1827.h: 1431: unsigned nWPUEN :1;
[; ;pic16f1827.h: 1432: };
[; ;pic16f1827.h: 1433: struct {
[; ;pic16f1827.h: 1434: unsigned PS :3;
[; ;pic16f1827.h: 1435: unsigned :1;
[; ;pic16f1827.h: 1436: unsigned T0SE :1;
[; ;pic16f1827.h: 1437: unsigned T0CS :1;
[; ;pic16f1827.h: 1438: };
[; ;pic16f1827.h: 1439: } OPTION_REGbits_t;
[; ;pic16f1827.h: 1440: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1827.h: 1499: extern volatile unsigned char PCON @ 0x096;
"1501
[; ;pic16f1827.h: 1501: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1827.h: 1504: typedef union {
[; ;pic16f1827.h: 1505: struct {
[; ;pic16f1827.h: 1506: unsigned nBOR :1;
[; ;pic16f1827.h: 1507: unsigned nPOR :1;
[; ;pic16f1827.h: 1508: unsigned nRI :1;
[; ;pic16f1827.h: 1509: unsigned nRMCLR :1;
[; ;pic16f1827.h: 1510: unsigned :2;
[; ;pic16f1827.h: 1511: unsigned STKUNF :1;
[; ;pic16f1827.h: 1512: unsigned STKOVF :1;
[; ;pic16f1827.h: 1513: };
[; ;pic16f1827.h: 1514: } PCONbits_t;
[; ;pic16f1827.h: 1515: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1827.h: 1549: extern volatile unsigned char WDTCON @ 0x097;
"1551
[; ;pic16f1827.h: 1551: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1827.h: 1554: typedef union {
[; ;pic16f1827.h: 1555: struct {
[; ;pic16f1827.h: 1556: unsigned SWDTEN :1;
[; ;pic16f1827.h: 1557: unsigned WDTPS0 :1;
[; ;pic16f1827.h: 1558: unsigned WDTPS1 :1;
[; ;pic16f1827.h: 1559: unsigned WDTPS2 :1;
[; ;pic16f1827.h: 1560: unsigned WDTPS3 :1;
[; ;pic16f1827.h: 1561: unsigned WDTPS4 :1;
[; ;pic16f1827.h: 1562: };
[; ;pic16f1827.h: 1563: struct {
[; ;pic16f1827.h: 1564: unsigned :1;
[; ;pic16f1827.h: 1565: unsigned WDTPS :5;
[; ;pic16f1827.h: 1566: };
[; ;pic16f1827.h: 1567: } WDTCONbits_t;
[; ;pic16f1827.h: 1568: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1827.h: 1607: extern volatile unsigned char OSCTUNE @ 0x098;
"1609
[; ;pic16f1827.h: 1609: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1827.h: 1612: typedef union {
[; ;pic16f1827.h: 1613: struct {
[; ;pic16f1827.h: 1614: unsigned TUN0 :1;
[; ;pic16f1827.h: 1615: unsigned TUN1 :1;
[; ;pic16f1827.h: 1616: unsigned TUN2 :1;
[; ;pic16f1827.h: 1617: unsigned TUN3 :1;
[; ;pic16f1827.h: 1618: unsigned TUN4 :1;
[; ;pic16f1827.h: 1619: unsigned TUN5 :1;
[; ;pic16f1827.h: 1620: };
[; ;pic16f1827.h: 1621: struct {
[; ;pic16f1827.h: 1622: unsigned TUN :6;
[; ;pic16f1827.h: 1623: };
[; ;pic16f1827.h: 1624: } OSCTUNEbits_t;
[; ;pic16f1827.h: 1625: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1827.h: 1664: extern volatile unsigned char OSCCON @ 0x099;
"1666
[; ;pic16f1827.h: 1666: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1827.h: 1669: typedef union {
[; ;pic16f1827.h: 1670: struct {
[; ;pic16f1827.h: 1671: unsigned SCS0 :1;
[; ;pic16f1827.h: 1672: unsigned SCS1 :1;
[; ;pic16f1827.h: 1673: unsigned :1;
[; ;pic16f1827.h: 1674: unsigned IRCF0 :1;
[; ;pic16f1827.h: 1675: unsigned IRCF1 :1;
[; ;pic16f1827.h: 1676: unsigned IRCF2 :1;
[; ;pic16f1827.h: 1677: unsigned IRCF3 :1;
[; ;pic16f1827.h: 1678: unsigned SPLLEN :1;
[; ;pic16f1827.h: 1679: };
[; ;pic16f1827.h: 1680: struct {
[; ;pic16f1827.h: 1681: unsigned SCS :2;
[; ;pic16f1827.h: 1682: unsigned :1;
[; ;pic16f1827.h: 1683: unsigned IRCF :4;
[; ;pic16f1827.h: 1684: };
[; ;pic16f1827.h: 1685: } OSCCONbits_t;
[; ;pic16f1827.h: 1686: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1827.h: 1735: extern volatile unsigned char OSCSTAT @ 0x09A;
"1737
[; ;pic16f1827.h: 1737: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1827.h: 1740: typedef union {
[; ;pic16f1827.h: 1741: struct {
[; ;pic16f1827.h: 1742: unsigned HFIOFS :1;
[; ;pic16f1827.h: 1743: unsigned LFIOFR :1;
[; ;pic16f1827.h: 1744: unsigned MFIOFR :1;
[; ;pic16f1827.h: 1745: unsigned HFIOFL :1;
[; ;pic16f1827.h: 1746: unsigned HFIOFR :1;
[; ;pic16f1827.h: 1747: unsigned OSTS :1;
[; ;pic16f1827.h: 1748: unsigned PLLR :1;
[; ;pic16f1827.h: 1749: unsigned T1OSCR :1;
[; ;pic16f1827.h: 1750: };
[; ;pic16f1827.h: 1751: } OSCSTATbits_t;
[; ;pic16f1827.h: 1752: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1827.h: 1796: extern volatile unsigned short ADRES @ 0x09B;
"1798
[; ;pic16f1827.h: 1798: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1827.h: 1802: extern volatile unsigned char ADRESL @ 0x09B;
"1804
[; ;pic16f1827.h: 1804: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1827.h: 1807: typedef union {
[; ;pic16f1827.h: 1808: struct {
[; ;pic16f1827.h: 1809: unsigned ADRESL :8;
[; ;pic16f1827.h: 1810: };
[; ;pic16f1827.h: 1811: } ADRESLbits_t;
[; ;pic16f1827.h: 1812: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1827.h: 1821: extern volatile unsigned char ADRESH @ 0x09C;
"1823
[; ;pic16f1827.h: 1823: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1827.h: 1826: typedef union {
[; ;pic16f1827.h: 1827: struct {
[; ;pic16f1827.h: 1828: unsigned ADRESH :8;
[; ;pic16f1827.h: 1829: };
[; ;pic16f1827.h: 1830: } ADRESHbits_t;
[; ;pic16f1827.h: 1831: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1827.h: 1840: extern volatile unsigned char ADCON0 @ 0x09D;
"1842
[; ;pic16f1827.h: 1842: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1827.h: 1845: typedef union {
[; ;pic16f1827.h: 1846: struct {
[; ;pic16f1827.h: 1847: unsigned ADON :1;
[; ;pic16f1827.h: 1848: unsigned GO_nDONE :1;
[; ;pic16f1827.h: 1849: unsigned CHS0 :1;
[; ;pic16f1827.h: 1850: unsigned CHS1 :1;
[; ;pic16f1827.h: 1851: unsigned CHS2 :1;
[; ;pic16f1827.h: 1852: unsigned CHS3 :1;
[; ;pic16f1827.h: 1853: unsigned CHS4 :1;
[; ;pic16f1827.h: 1854: };
[; ;pic16f1827.h: 1855: struct {
[; ;pic16f1827.h: 1856: unsigned :1;
[; ;pic16f1827.h: 1857: unsigned ADGO :1;
[; ;pic16f1827.h: 1858: unsigned CHS :5;
[; ;pic16f1827.h: 1859: };
[; ;pic16f1827.h: 1860: struct {
[; ;pic16f1827.h: 1861: unsigned :1;
[; ;pic16f1827.h: 1862: unsigned GO :1;
[; ;pic16f1827.h: 1863: };
[; ;pic16f1827.h: 1864: } ADCON0bits_t;
[; ;pic16f1827.h: 1865: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1827.h: 1919: extern volatile unsigned char ADCON1 @ 0x09E;
"1921
[; ;pic16f1827.h: 1921: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1827.h: 1924: typedef union {
[; ;pic16f1827.h: 1925: struct {
[; ;pic16f1827.h: 1926: unsigned ADPREF0 :1;
[; ;pic16f1827.h: 1927: unsigned ADPREF1 :1;
[; ;pic16f1827.h: 1928: unsigned ADNREF :1;
[; ;pic16f1827.h: 1929: unsigned :1;
[; ;pic16f1827.h: 1930: unsigned ADCS0 :1;
[; ;pic16f1827.h: 1931: unsigned ADCS1 :1;
[; ;pic16f1827.h: 1932: unsigned ADCS2 :1;
[; ;pic16f1827.h: 1933: unsigned ADFM :1;
[; ;pic16f1827.h: 1934: };
[; ;pic16f1827.h: 1935: struct {
[; ;pic16f1827.h: 1936: unsigned ADPREF :2;
[; ;pic16f1827.h: 1937: unsigned :2;
[; ;pic16f1827.h: 1938: unsigned ADCS :3;
[; ;pic16f1827.h: 1939: };
[; ;pic16f1827.h: 1940: } ADCON1bits_t;
[; ;pic16f1827.h: 1941: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1827.h: 1990: extern volatile unsigned char LATA @ 0x10C;
"1992
[; ;pic16f1827.h: 1992: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1827.h: 1995: typedef union {
[; ;pic16f1827.h: 1996: struct {
[; ;pic16f1827.h: 1997: unsigned LATA0 :1;
[; ;pic16f1827.h: 1998: unsigned LATA1 :1;
[; ;pic16f1827.h: 1999: unsigned LATA2 :1;
[; ;pic16f1827.h: 2000: unsigned LATA3 :1;
[; ;pic16f1827.h: 2001: unsigned LATA4 :1;
[; ;pic16f1827.h: 2002: unsigned :1;
[; ;pic16f1827.h: 2003: unsigned LATA6 :1;
[; ;pic16f1827.h: 2004: unsigned LATA7 :1;
[; ;pic16f1827.h: 2005: };
[; ;pic16f1827.h: 2006: } LATAbits_t;
[; ;pic16f1827.h: 2007: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1827.h: 2046: extern volatile unsigned char LATB @ 0x10D;
"2048
[; ;pic16f1827.h: 2048: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1827.h: 2051: typedef union {
[; ;pic16f1827.h: 2052: struct {
[; ;pic16f1827.h: 2053: unsigned LATB0 :1;
[; ;pic16f1827.h: 2054: unsigned LATB1 :1;
[; ;pic16f1827.h: 2055: unsigned LATB2 :1;
[; ;pic16f1827.h: 2056: unsigned LATB3 :1;
[; ;pic16f1827.h: 2057: unsigned LATB4 :1;
[; ;pic16f1827.h: 2058: unsigned LATB5 :1;
[; ;pic16f1827.h: 2059: unsigned LATB6 :1;
[; ;pic16f1827.h: 2060: unsigned LATB7 :1;
[; ;pic16f1827.h: 2061: };
[; ;pic16f1827.h: 2062: } LATBbits_t;
[; ;pic16f1827.h: 2063: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1827.h: 2107: extern volatile unsigned char CM1CON0 @ 0x111;
"2109
[; ;pic16f1827.h: 2109: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1827.h: 2112: typedef union {
[; ;pic16f1827.h: 2113: struct {
[; ;pic16f1827.h: 2114: unsigned C1SYNC :1;
[; ;pic16f1827.h: 2115: unsigned C1HYS :1;
[; ;pic16f1827.h: 2116: unsigned C1SP :1;
[; ;pic16f1827.h: 2117: unsigned :1;
[; ;pic16f1827.h: 2118: unsigned C1POL :1;
[; ;pic16f1827.h: 2119: unsigned C1OE :1;
[; ;pic16f1827.h: 2120: unsigned C1OUT :1;
[; ;pic16f1827.h: 2121: unsigned C1ON :1;
[; ;pic16f1827.h: 2122: };
[; ;pic16f1827.h: 2123: } CM1CON0bits_t;
[; ;pic16f1827.h: 2124: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1827.h: 2163: extern volatile unsigned char CM1CON1 @ 0x112;
"2165
[; ;pic16f1827.h: 2165: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1827.h: 2168: typedef union {
[; ;pic16f1827.h: 2169: struct {
[; ;pic16f1827.h: 2170: unsigned C1NCH0 :1;
[; ;pic16f1827.h: 2171: unsigned C1NCH1 :1;
[; ;pic16f1827.h: 2172: unsigned :2;
[; ;pic16f1827.h: 2173: unsigned C1PCH0 :1;
[; ;pic16f1827.h: 2174: unsigned C1PCH1 :1;
[; ;pic16f1827.h: 2175: unsigned C1INTN :1;
[; ;pic16f1827.h: 2176: unsigned C1INTP :1;
[; ;pic16f1827.h: 2177: };
[; ;pic16f1827.h: 2178: struct {
[; ;pic16f1827.h: 2179: unsigned C1NCH :2;
[; ;pic16f1827.h: 2180: unsigned :2;
[; ;pic16f1827.h: 2181: unsigned C1PCH :2;
[; ;pic16f1827.h: 2182: };
[; ;pic16f1827.h: 2183: } CM1CON1bits_t;
[; ;pic16f1827.h: 2184: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1827.h: 2228: extern volatile unsigned char CM2CON0 @ 0x113;
"2230
[; ;pic16f1827.h: 2230: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1827.h: 2233: typedef union {
[; ;pic16f1827.h: 2234: struct {
[; ;pic16f1827.h: 2235: unsigned C2SYNC :1;
[; ;pic16f1827.h: 2236: unsigned C2HYS :1;
[; ;pic16f1827.h: 2237: unsigned C2SP :1;
[; ;pic16f1827.h: 2238: unsigned :1;
[; ;pic16f1827.h: 2239: unsigned C2POL :1;
[; ;pic16f1827.h: 2240: unsigned C2OE :1;
[; ;pic16f1827.h: 2241: unsigned C2OUT :1;
[; ;pic16f1827.h: 2242: unsigned C2ON :1;
[; ;pic16f1827.h: 2243: };
[; ;pic16f1827.h: 2244: } CM2CON0bits_t;
[; ;pic16f1827.h: 2245: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1827.h: 2284: extern volatile unsigned char CM2CON1 @ 0x114;
"2286
[; ;pic16f1827.h: 2286: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1827.h: 2289: typedef union {
[; ;pic16f1827.h: 2290: struct {
[; ;pic16f1827.h: 2291: unsigned C2NCH0 :1;
[; ;pic16f1827.h: 2292: unsigned C2NCH1 :1;
[; ;pic16f1827.h: 2293: unsigned :2;
[; ;pic16f1827.h: 2294: unsigned C2PCH0 :1;
[; ;pic16f1827.h: 2295: unsigned C2PCH1 :1;
[; ;pic16f1827.h: 2296: unsigned C2INTN :1;
[; ;pic16f1827.h: 2297: unsigned C2INTP :1;
[; ;pic16f1827.h: 2298: };
[; ;pic16f1827.h: 2299: struct {
[; ;pic16f1827.h: 2300: unsigned C2NCH :2;
[; ;pic16f1827.h: 2301: unsigned :2;
[; ;pic16f1827.h: 2302: unsigned C2PCH :2;
[; ;pic16f1827.h: 2303: };
[; ;pic16f1827.h: 2304: } CM2CON1bits_t;
[; ;pic16f1827.h: 2305: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1827.h: 2349: extern volatile unsigned char CMOUT @ 0x115;
"2351
[; ;pic16f1827.h: 2351: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1827.h: 2354: typedef union {
[; ;pic16f1827.h: 2355: struct {
[; ;pic16f1827.h: 2356: unsigned MC1OUT :1;
[; ;pic16f1827.h: 2357: unsigned MC2OUT :1;
[; ;pic16f1827.h: 2358: };
[; ;pic16f1827.h: 2359: } CMOUTbits_t;
[; ;pic16f1827.h: 2360: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1827.h: 2374: extern volatile unsigned char BORCON @ 0x116;
"2376
[; ;pic16f1827.h: 2376: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1827.h: 2379: typedef union {
[; ;pic16f1827.h: 2380: struct {
[; ;pic16f1827.h: 2381: unsigned BORRDY :1;
[; ;pic16f1827.h: 2382: unsigned :6;
[; ;pic16f1827.h: 2383: unsigned SBOREN :1;
[; ;pic16f1827.h: 2384: };
[; ;pic16f1827.h: 2385: } BORCONbits_t;
[; ;pic16f1827.h: 2386: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1827.h: 2400: extern volatile unsigned char FVRCON @ 0x117;
"2402
[; ;pic16f1827.h: 2402: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1827.h: 2405: typedef union {
[; ;pic16f1827.h: 2406: struct {
[; ;pic16f1827.h: 2407: unsigned ADFVR0 :1;
[; ;pic16f1827.h: 2408: unsigned ADFVR1 :1;
[; ;pic16f1827.h: 2409: unsigned CDAFVR0 :1;
[; ;pic16f1827.h: 2410: unsigned CDAFVR1 :1;
[; ;pic16f1827.h: 2411: unsigned TSRNG :1;
[; ;pic16f1827.h: 2412: unsigned TSEN :1;
[; ;pic16f1827.h: 2413: unsigned FVRRDY :1;
[; ;pic16f1827.h: 2414: unsigned FVREN :1;
[; ;pic16f1827.h: 2415: };
[; ;pic16f1827.h: 2416: struct {
[; ;pic16f1827.h: 2417: unsigned ADFVR :2;
[; ;pic16f1827.h: 2418: unsigned CDAFVR :2;
[; ;pic16f1827.h: 2419: };
[; ;pic16f1827.h: 2420: } FVRCONbits_t;
[; ;pic16f1827.h: 2421: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1827.h: 2475: extern volatile unsigned char DACCON0 @ 0x118;
"2477
[; ;pic16f1827.h: 2477: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1827.h: 2480: typedef union {
[; ;pic16f1827.h: 2481: struct {
[; ;pic16f1827.h: 2482: unsigned DACNSS :1;
[; ;pic16f1827.h: 2483: unsigned :1;
[; ;pic16f1827.h: 2484: unsigned DACPSS0 :1;
[; ;pic16f1827.h: 2485: unsigned DACPSS1 :1;
[; ;pic16f1827.h: 2486: unsigned :1;
[; ;pic16f1827.h: 2487: unsigned DACOE :1;
[; ;pic16f1827.h: 2488: unsigned DACLPS :1;
[; ;pic16f1827.h: 2489: unsigned DACEN :1;
[; ;pic16f1827.h: 2490: };
[; ;pic16f1827.h: 2491: struct {
[; ;pic16f1827.h: 2492: unsigned :2;
[; ;pic16f1827.h: 2493: unsigned DACPSS :2;
[; ;pic16f1827.h: 2494: };
[; ;pic16f1827.h: 2495: } DACCON0bits_t;
[; ;pic16f1827.h: 2496: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1827.h: 2535: extern volatile unsigned char DACCON1 @ 0x119;
"2537
[; ;pic16f1827.h: 2537: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1827.h: 2540: typedef union {
[; ;pic16f1827.h: 2541: struct {
[; ;pic16f1827.h: 2542: unsigned DACR0 :1;
[; ;pic16f1827.h: 2543: unsigned DACR1 :1;
[; ;pic16f1827.h: 2544: unsigned DACR2 :1;
[; ;pic16f1827.h: 2545: unsigned DACR3 :1;
[; ;pic16f1827.h: 2546: unsigned DACR4 :1;
[; ;pic16f1827.h: 2547: };
[; ;pic16f1827.h: 2548: struct {
[; ;pic16f1827.h: 2549: unsigned DACR :5;
[; ;pic16f1827.h: 2550: };
[; ;pic16f1827.h: 2551: } DACCON1bits_t;
[; ;pic16f1827.h: 2552: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1827.h: 2586: extern volatile unsigned char SRCON0 @ 0x11A;
"2588
[; ;pic16f1827.h: 2588: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16f1827.h: 2591: typedef union {
[; ;pic16f1827.h: 2592: struct {
[; ;pic16f1827.h: 2593: unsigned SRPR :1;
[; ;pic16f1827.h: 2594: unsigned SRPS :1;
[; ;pic16f1827.h: 2595: unsigned SRNQEN :1;
[; ;pic16f1827.h: 2596: unsigned SRQEN :1;
[; ;pic16f1827.h: 2597: unsigned SRCLK0 :1;
[; ;pic16f1827.h: 2598: unsigned SRCLK1 :1;
[; ;pic16f1827.h: 2599: unsigned SRCLK2 :1;
[; ;pic16f1827.h: 2600: unsigned SRLEN :1;
[; ;pic16f1827.h: 2601: };
[; ;pic16f1827.h: 2602: struct {
[; ;pic16f1827.h: 2603: unsigned :4;
[; ;pic16f1827.h: 2604: unsigned SRCLK :3;
[; ;pic16f1827.h: 2605: };
[; ;pic16f1827.h: 2606: } SRCON0bits_t;
[; ;pic16f1827.h: 2607: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16f1827.h: 2656: extern volatile unsigned char SRCON1 @ 0x11B;
"2658
[; ;pic16f1827.h: 2658: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16f1827.h: 2661: typedef union {
[; ;pic16f1827.h: 2662: struct {
[; ;pic16f1827.h: 2663: unsigned SRRC1E :1;
[; ;pic16f1827.h: 2664: unsigned SRRC2E :1;
[; ;pic16f1827.h: 2665: unsigned SRRCKE :1;
[; ;pic16f1827.h: 2666: unsigned SRRPE :1;
[; ;pic16f1827.h: 2667: unsigned SRSC1E :1;
[; ;pic16f1827.h: 2668: unsigned SRSC2E :1;
[; ;pic16f1827.h: 2669: unsigned SRSCKE :1;
[; ;pic16f1827.h: 2670: unsigned SRSPE :1;
[; ;pic16f1827.h: 2671: };
[; ;pic16f1827.h: 2672: } SRCON1bits_t;
[; ;pic16f1827.h: 2673: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16f1827.h: 2717: extern volatile unsigned char APFCON0 @ 0x11D;
"2719
[; ;pic16f1827.h: 2719: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic16f1827.h: 2722: typedef union {
[; ;pic16f1827.h: 2723: struct {
[; ;pic16f1827.h: 2724: unsigned CCP1SEL :1;
[; ;pic16f1827.h: 2725: unsigned P1CSEL :1;
[; ;pic16f1827.h: 2726: unsigned P1DSEL :1;
[; ;pic16f1827.h: 2727: unsigned CCP2SEL :1;
[; ;pic16f1827.h: 2728: unsigned P2BSEL :1;
[; ;pic16f1827.h: 2729: unsigned SS1SEL :1;
[; ;pic16f1827.h: 2730: unsigned SDO1SEL :1;
[; ;pic16f1827.h: 2731: unsigned RXDTSEL :1;
[; ;pic16f1827.h: 2732: };
[; ;pic16f1827.h: 2733: } APFCON0bits_t;
[; ;pic16f1827.h: 2734: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic16f1827.h: 2778: extern volatile unsigned char APFCON1 @ 0x11E;
"2780
[; ;pic16f1827.h: 2780: asm("APFCON1 equ 011Eh");
[; <" APFCON1 equ 011Eh ;# ">
[; ;pic16f1827.h: 2783: typedef union {
[; ;pic16f1827.h: 2784: struct {
[; ;pic16f1827.h: 2785: unsigned TXCKSEL :1;
[; ;pic16f1827.h: 2786: };
[; ;pic16f1827.h: 2787: } APFCON1bits_t;
[; ;pic16f1827.h: 2788: extern volatile APFCON1bits_t APFCON1bits @ 0x11E;
[; ;pic16f1827.h: 2797: extern volatile unsigned char ANSELA @ 0x18C;
"2799
[; ;pic16f1827.h: 2799: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1827.h: 2802: typedef union {
[; ;pic16f1827.h: 2803: struct {
[; ;pic16f1827.h: 2804: unsigned ANSA0 :1;
[; ;pic16f1827.h: 2805: unsigned ANSA1 :1;
[; ;pic16f1827.h: 2806: unsigned ANSA2 :1;
[; ;pic16f1827.h: 2807: unsigned ANSA3 :1;
[; ;pic16f1827.h: 2808: unsigned ANSA4 :1;
[; ;pic16f1827.h: 2809: };
[; ;pic16f1827.h: 2810: struct {
[; ;pic16f1827.h: 2811: unsigned ANSELA :5;
[; ;pic16f1827.h: 2812: };
[; ;pic16f1827.h: 2813: } ANSELAbits_t;
[; ;pic16f1827.h: 2814: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1827.h: 2848: extern volatile unsigned char ANSELB @ 0x18D;
"2850
[; ;pic16f1827.h: 2850: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1827.h: 2853: typedef union {
[; ;pic16f1827.h: 2854: struct {
[; ;pic16f1827.h: 2855: unsigned :1;
[; ;pic16f1827.h: 2856: unsigned ANSB1 :1;
[; ;pic16f1827.h: 2857: unsigned ANSB2 :1;
[; ;pic16f1827.h: 2858: unsigned ANSB3 :1;
[; ;pic16f1827.h: 2859: unsigned ANSB4 :1;
[; ;pic16f1827.h: 2860: unsigned ANSB5 :1;
[; ;pic16f1827.h: 2861: unsigned ANSB6 :1;
[; ;pic16f1827.h: 2862: unsigned ANSB7 :1;
[; ;pic16f1827.h: 2863: };
[; ;pic16f1827.h: 2864: struct {
[; ;pic16f1827.h: 2865: unsigned ANSELB :8;
[; ;pic16f1827.h: 2866: };
[; ;pic16f1827.h: 2867: } ANSELBbits_t;
[; ;pic16f1827.h: 2868: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1827.h: 2912: extern volatile unsigned short EEADR @ 0x191;
"2914
[; ;pic16f1827.h: 2914: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16f1827.h: 2918: extern volatile unsigned char EEADRL @ 0x191;
"2920
[; ;pic16f1827.h: 2920: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16f1827.h: 2923: typedef union {
[; ;pic16f1827.h: 2924: struct {
[; ;pic16f1827.h: 2925: unsigned EEADRL :8;
[; ;pic16f1827.h: 2926: };
[; ;pic16f1827.h: 2927: } EEADRLbits_t;
[; ;pic16f1827.h: 2928: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16f1827.h: 2937: extern volatile unsigned char EEADRH @ 0x192;
"2939
[; ;pic16f1827.h: 2939: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16f1827.h: 2942: typedef union {
[; ;pic16f1827.h: 2943: struct {
[; ;pic16f1827.h: 2944: unsigned EEADRH :7;
[; ;pic16f1827.h: 2945: };
[; ;pic16f1827.h: 2946: } EEADRHbits_t;
[; ;pic16f1827.h: 2947: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16f1827.h: 2956: extern volatile unsigned short EEDAT @ 0x193;
"2958
[; ;pic16f1827.h: 2958: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16f1827.h: 2962: extern volatile unsigned char EEDATL @ 0x193;
"2964
[; ;pic16f1827.h: 2964: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16f1827.h: 2967: extern volatile unsigned char EEDATA @ 0x193;
"2969
[; ;pic16f1827.h: 2969: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16f1827.h: 2972: typedef union {
[; ;pic16f1827.h: 2973: struct {
[; ;pic16f1827.h: 2974: unsigned EEDATL :8;
[; ;pic16f1827.h: 2975: };
[; ;pic16f1827.h: 2976: } EEDATLbits_t;
[; ;pic16f1827.h: 2977: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16f1827.h: 2985: typedef union {
[; ;pic16f1827.h: 2986: struct {
[; ;pic16f1827.h: 2987: unsigned EEDATL :8;
[; ;pic16f1827.h: 2988: };
[; ;pic16f1827.h: 2989: } EEDATAbits_t;
[; ;pic16f1827.h: 2990: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16f1827.h: 2999: extern volatile unsigned char EEDATH @ 0x194;
"3001
[; ;pic16f1827.h: 3001: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16f1827.h: 3004: typedef union {
[; ;pic16f1827.h: 3005: struct {
[; ;pic16f1827.h: 3006: unsigned EEDATH :6;
[; ;pic16f1827.h: 3007: };
[; ;pic16f1827.h: 3008: } EEDATHbits_t;
[; ;pic16f1827.h: 3009: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16f1827.h: 3018: extern volatile unsigned char EECON1 @ 0x195;
"3020
[; ;pic16f1827.h: 3020: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16f1827.h: 3023: typedef union {
[; ;pic16f1827.h: 3024: struct {
[; ;pic16f1827.h: 3025: unsigned RD :1;
[; ;pic16f1827.h: 3026: unsigned WR :1;
[; ;pic16f1827.h: 3027: unsigned WREN :1;
[; ;pic16f1827.h: 3028: unsigned WRERR :1;
[; ;pic16f1827.h: 3029: unsigned FREE :1;
[; ;pic16f1827.h: 3030: unsigned LWLO :1;
[; ;pic16f1827.h: 3031: unsigned CFGS :1;
[; ;pic16f1827.h: 3032: unsigned EEPGD :1;
[; ;pic16f1827.h: 3033: };
[; ;pic16f1827.h: 3034: } EECON1bits_t;
[; ;pic16f1827.h: 3035: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16f1827.h: 3079: extern volatile unsigned char EECON2 @ 0x196;
"3081
[; ;pic16f1827.h: 3081: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16f1827.h: 3084: typedef union {
[; ;pic16f1827.h: 3085: struct {
[; ;pic16f1827.h: 3086: unsigned EECON2 :8;
[; ;pic16f1827.h: 3087: };
[; ;pic16f1827.h: 3088: } EECON2bits_t;
[; ;pic16f1827.h: 3089: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16f1827.h: 3098: extern volatile unsigned char RCREG @ 0x199;
"3100
[; ;pic16f1827.h: 3100: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1827.h: 3103: typedef union {
[; ;pic16f1827.h: 3104: struct {
[; ;pic16f1827.h: 3105: unsigned RCREG :8;
[; ;pic16f1827.h: 3106: };
[; ;pic16f1827.h: 3107: } RCREGbits_t;
[; ;pic16f1827.h: 3108: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1827.h: 3117: extern volatile unsigned char TXREG @ 0x19A;
"3119
[; ;pic16f1827.h: 3119: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1827.h: 3122: typedef union {
[; ;pic16f1827.h: 3123: struct {
[; ;pic16f1827.h: 3124: unsigned TXREG :8;
[; ;pic16f1827.h: 3125: };
[; ;pic16f1827.h: 3126: } TXREGbits_t;
[; ;pic16f1827.h: 3127: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1827.h: 3136: extern volatile unsigned short SP1BRG @ 0x19B;
"3138
[; ;pic16f1827.h: 3138: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1827.h: 3142: extern volatile unsigned char SP1BRGL @ 0x19B;
"3144
[; ;pic16f1827.h: 3144: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1827.h: 3147: extern volatile unsigned char SPBRG @ 0x19B;
"3149
[; ;pic16f1827.h: 3149: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1827.h: 3151: extern volatile unsigned char SPBRGL @ 0x19B;
"3153
[; ;pic16f1827.h: 3153: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1827.h: 3156: typedef union {
[; ;pic16f1827.h: 3157: struct {
[; ;pic16f1827.h: 3158: unsigned SPBRGL :8;
[; ;pic16f1827.h: 3159: };
[; ;pic16f1827.h: 3160: } SP1BRGLbits_t;
[; ;pic16f1827.h: 3161: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1827.h: 3169: typedef union {
[; ;pic16f1827.h: 3170: struct {
[; ;pic16f1827.h: 3171: unsigned SPBRGL :8;
[; ;pic16f1827.h: 3172: };
[; ;pic16f1827.h: 3173: } SPBRGbits_t;
[; ;pic16f1827.h: 3174: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1827.h: 3181: typedef union {
[; ;pic16f1827.h: 3182: struct {
[; ;pic16f1827.h: 3183: unsigned SPBRGL :8;
[; ;pic16f1827.h: 3184: };
[; ;pic16f1827.h: 3185: } SPBRGLbits_t;
[; ;pic16f1827.h: 3186: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1827.h: 3195: extern volatile unsigned char SP1BRGH @ 0x19C;
"3197
[; ;pic16f1827.h: 3197: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1827.h: 3200: extern volatile unsigned char SPBRGH @ 0x19C;
"3202
[; ;pic16f1827.h: 3202: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1827.h: 3205: typedef union {
[; ;pic16f1827.h: 3206: struct {
[; ;pic16f1827.h: 3207: unsigned SPBRGH :8;
[; ;pic16f1827.h: 3208: };
[; ;pic16f1827.h: 3209: } SP1BRGHbits_t;
[; ;pic16f1827.h: 3210: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1827.h: 3218: typedef union {
[; ;pic16f1827.h: 3219: struct {
[; ;pic16f1827.h: 3220: unsigned SPBRGH :8;
[; ;pic16f1827.h: 3221: };
[; ;pic16f1827.h: 3222: } SPBRGHbits_t;
[; ;pic16f1827.h: 3223: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1827.h: 3232: extern volatile unsigned char RCSTA @ 0x19D;
"3234
[; ;pic16f1827.h: 3234: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1827.h: 3237: typedef union {
[; ;pic16f1827.h: 3238: struct {
[; ;pic16f1827.h: 3239: unsigned RX9D :1;
[; ;pic16f1827.h: 3240: unsigned OERR :1;
[; ;pic16f1827.h: 3241: unsigned FERR :1;
[; ;pic16f1827.h: 3242: unsigned ADDEN :1;
[; ;pic16f1827.h: 3243: unsigned CREN :1;
[; ;pic16f1827.h: 3244: unsigned SREN :1;
[; ;pic16f1827.h: 3245: unsigned RX9 :1;
[; ;pic16f1827.h: 3246: unsigned SPEN :1;
[; ;pic16f1827.h: 3247: };
[; ;pic16f1827.h: 3248: } RCSTAbits_t;
[; ;pic16f1827.h: 3249: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1827.h: 3293: extern volatile unsigned char TXSTA @ 0x19E;
"3295
[; ;pic16f1827.h: 3295: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1827.h: 3298: typedef union {
[; ;pic16f1827.h: 3299: struct {
[; ;pic16f1827.h: 3300: unsigned TX9D :1;
[; ;pic16f1827.h: 3301: unsigned TRMT :1;
[; ;pic16f1827.h: 3302: unsigned BRGH :1;
[; ;pic16f1827.h: 3303: unsigned SENDB :1;
[; ;pic16f1827.h: 3304: unsigned SYNC :1;
[; ;pic16f1827.h: 3305: unsigned TXEN :1;
[; ;pic16f1827.h: 3306: unsigned TX9 :1;
[; ;pic16f1827.h: 3307: unsigned CSRC :1;
[; ;pic16f1827.h: 3308: };
[; ;pic16f1827.h: 3309: } TXSTAbits_t;
[; ;pic16f1827.h: 3310: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1827.h: 3354: extern volatile unsigned char BAUDCON @ 0x19F;
"3356
[; ;pic16f1827.h: 3356: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1827.h: 3359: typedef union {
[; ;pic16f1827.h: 3360: struct {
[; ;pic16f1827.h: 3361: unsigned ABDEN :1;
[; ;pic16f1827.h: 3362: unsigned WUE :1;
[; ;pic16f1827.h: 3363: unsigned :1;
[; ;pic16f1827.h: 3364: unsigned BRG16 :1;
[; ;pic16f1827.h: 3365: unsigned SCKP :1;
[; ;pic16f1827.h: 3366: unsigned :1;
[; ;pic16f1827.h: 3367: unsigned RCIDL :1;
[; ;pic16f1827.h: 3368: unsigned ABDOVF :1;
[; ;pic16f1827.h: 3369: };
[; ;pic16f1827.h: 3370: } BAUDCONbits_t;
[; ;pic16f1827.h: 3371: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1827.h: 3405: extern volatile unsigned char WPUA @ 0x20C;
"3407
[; ;pic16f1827.h: 3407: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1827.h: 3410: typedef union {
[; ;pic16f1827.h: 3411: struct {
[; ;pic16f1827.h: 3412: unsigned :5;
[; ;pic16f1827.h: 3413: unsigned WPUA5 :1;
[; ;pic16f1827.h: 3414: };
[; ;pic16f1827.h: 3415: struct {
[; ;pic16f1827.h: 3416: unsigned WPUA :8;
[; ;pic16f1827.h: 3417: };
[; ;pic16f1827.h: 3418: } WPUAbits_t;
[; ;pic16f1827.h: 3419: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1827.h: 3433: extern volatile unsigned char WPUB @ 0x20D;
"3435
[; ;pic16f1827.h: 3435: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1827.h: 3438: typedef union {
[; ;pic16f1827.h: 3439: struct {
[; ;pic16f1827.h: 3440: unsigned WPUB0 :1;
[; ;pic16f1827.h: 3441: unsigned WPUB1 :1;
[; ;pic16f1827.h: 3442: unsigned WPUB2 :1;
[; ;pic16f1827.h: 3443: unsigned WPUB3 :1;
[; ;pic16f1827.h: 3444: unsigned WPUB4 :1;
[; ;pic16f1827.h: 3445: unsigned WPUB5 :1;
[; ;pic16f1827.h: 3446: unsigned WPUB6 :1;
[; ;pic16f1827.h: 3447: unsigned WPUB7 :1;
[; ;pic16f1827.h: 3448: };
[; ;pic16f1827.h: 3449: struct {
[; ;pic16f1827.h: 3450: unsigned WPUB :8;
[; ;pic16f1827.h: 3451: };
[; ;pic16f1827.h: 3452: } WPUBbits_t;
[; ;pic16f1827.h: 3453: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1827.h: 3502: extern volatile unsigned char SSP1BUF @ 0x211;
"3504
[; ;pic16f1827.h: 3504: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1827.h: 3507: extern volatile unsigned char SSPBUF @ 0x211;
"3509
[; ;pic16f1827.h: 3509: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1827.h: 3512: typedef union {
[; ;pic16f1827.h: 3513: struct {
[; ;pic16f1827.h: 3514: unsigned SSPBUF :8;
[; ;pic16f1827.h: 3515: };
[; ;pic16f1827.h: 3516: } SSP1BUFbits_t;
[; ;pic16f1827.h: 3517: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1827.h: 3525: typedef union {
[; ;pic16f1827.h: 3526: struct {
[; ;pic16f1827.h: 3527: unsigned SSPBUF :8;
[; ;pic16f1827.h: 3528: };
[; ;pic16f1827.h: 3529: } SSPBUFbits_t;
[; ;pic16f1827.h: 3530: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1827.h: 3539: extern volatile unsigned char SSP1ADD @ 0x212;
"3541
[; ;pic16f1827.h: 3541: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1827.h: 3544: extern volatile unsigned char SSPADD @ 0x212;
"3546
[; ;pic16f1827.h: 3546: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1827.h: 3549: typedef union {
[; ;pic16f1827.h: 3550: struct {
[; ;pic16f1827.h: 3551: unsigned SSPADD :8;
[; ;pic16f1827.h: 3552: };
[; ;pic16f1827.h: 3553: } SSP1ADDbits_t;
[; ;pic16f1827.h: 3554: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1827.h: 3562: typedef union {
[; ;pic16f1827.h: 3563: struct {
[; ;pic16f1827.h: 3564: unsigned SSPADD :8;
[; ;pic16f1827.h: 3565: };
[; ;pic16f1827.h: 3566: } SSPADDbits_t;
[; ;pic16f1827.h: 3567: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1827.h: 3576: extern volatile unsigned char SSP1MSK @ 0x213;
"3578
[; ;pic16f1827.h: 3578: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1827.h: 3581: extern volatile unsigned char SSPMSK @ 0x213;
"3583
[; ;pic16f1827.h: 3583: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1827.h: 3586: typedef union {
[; ;pic16f1827.h: 3587: struct {
[; ;pic16f1827.h: 3588: unsigned SSPMSK :8;
[; ;pic16f1827.h: 3589: };
[; ;pic16f1827.h: 3590: } SSP1MSKbits_t;
[; ;pic16f1827.h: 3591: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1827.h: 3599: typedef union {
[; ;pic16f1827.h: 3600: struct {
[; ;pic16f1827.h: 3601: unsigned SSPMSK :8;
[; ;pic16f1827.h: 3602: };
[; ;pic16f1827.h: 3603: } SSPMSKbits_t;
[; ;pic16f1827.h: 3604: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1827.h: 3613: extern volatile unsigned char SSP1STAT @ 0x214;
"3615
[; ;pic16f1827.h: 3615: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1827.h: 3618: extern volatile unsigned char SSPSTAT @ 0x214;
"3620
[; ;pic16f1827.h: 3620: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1827.h: 3623: typedef union {
[; ;pic16f1827.h: 3624: struct {
[; ;pic16f1827.h: 3625: unsigned BF :1;
[; ;pic16f1827.h: 3626: unsigned UA :1;
[; ;pic16f1827.h: 3627: unsigned R_nW :1;
[; ;pic16f1827.h: 3628: unsigned S :1;
[; ;pic16f1827.h: 3629: unsigned P :1;
[; ;pic16f1827.h: 3630: unsigned D_nA :1;
[; ;pic16f1827.h: 3631: unsigned CKE :1;
[; ;pic16f1827.h: 3632: unsigned SMP :1;
[; ;pic16f1827.h: 3633: };
[; ;pic16f1827.h: 3634: } SSP1STATbits_t;
[; ;pic16f1827.h: 3635: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1827.h: 3678: typedef union {
[; ;pic16f1827.h: 3679: struct {
[; ;pic16f1827.h: 3680: unsigned BF :1;
[; ;pic16f1827.h: 3681: unsigned UA :1;
[; ;pic16f1827.h: 3682: unsigned R_nW :1;
[; ;pic16f1827.h: 3683: unsigned S :1;
[; ;pic16f1827.h: 3684: unsigned P :1;
[; ;pic16f1827.h: 3685: unsigned D_nA :1;
[; ;pic16f1827.h: 3686: unsigned CKE :1;
[; ;pic16f1827.h: 3687: unsigned SMP :1;
[; ;pic16f1827.h: 3688: };
[; ;pic16f1827.h: 3689: } SSPSTATbits_t;
[; ;pic16f1827.h: 3690: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1827.h: 3734: extern volatile unsigned char SSP1CON1 @ 0x215;
"3736
[; ;pic16f1827.h: 3736: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1827.h: 3739: extern volatile unsigned char SSPCON1 @ 0x215;
"3741
[; ;pic16f1827.h: 3741: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1827.h: 3743: extern volatile unsigned char SSPCON @ 0x215;
"3745
[; ;pic16f1827.h: 3745: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1827.h: 3748: typedef union {
[; ;pic16f1827.h: 3749: struct {
[; ;pic16f1827.h: 3750: unsigned SSPM0 :1;
[; ;pic16f1827.h: 3751: unsigned SSPM1 :1;
[; ;pic16f1827.h: 3752: unsigned SSPM2 :1;
[; ;pic16f1827.h: 3753: unsigned SSPM3 :1;
[; ;pic16f1827.h: 3754: unsigned CKP :1;
[; ;pic16f1827.h: 3755: unsigned SSPEN :1;
[; ;pic16f1827.h: 3756: unsigned SSPOV :1;
[; ;pic16f1827.h: 3757: unsigned WCOL :1;
[; ;pic16f1827.h: 3758: };
[; ;pic16f1827.h: 3759: struct {
[; ;pic16f1827.h: 3760: unsigned SSPM :4;
[; ;pic16f1827.h: 3761: };
[; ;pic16f1827.h: 3762: } SSP1CON1bits_t;
[; ;pic16f1827.h: 3763: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1827.h: 3811: typedef union {
[; ;pic16f1827.h: 3812: struct {
[; ;pic16f1827.h: 3813: unsigned SSPM0 :1;
[; ;pic16f1827.h: 3814: unsigned SSPM1 :1;
[; ;pic16f1827.h: 3815: unsigned SSPM2 :1;
[; ;pic16f1827.h: 3816: unsigned SSPM3 :1;
[; ;pic16f1827.h: 3817: unsigned CKP :1;
[; ;pic16f1827.h: 3818: unsigned SSPEN :1;
[; ;pic16f1827.h: 3819: unsigned SSPOV :1;
[; ;pic16f1827.h: 3820: unsigned WCOL :1;
[; ;pic16f1827.h: 3821: };
[; ;pic16f1827.h: 3822: struct {
[; ;pic16f1827.h: 3823: unsigned SSPM :4;
[; ;pic16f1827.h: 3824: };
[; ;pic16f1827.h: 3825: } SSPCON1bits_t;
[; ;pic16f1827.h: 3826: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1827.h: 3873: typedef union {
[; ;pic16f1827.h: 3874: struct {
[; ;pic16f1827.h: 3875: unsigned SSPM0 :1;
[; ;pic16f1827.h: 3876: unsigned SSPM1 :1;
[; ;pic16f1827.h: 3877: unsigned SSPM2 :1;
[; ;pic16f1827.h: 3878: unsigned SSPM3 :1;
[; ;pic16f1827.h: 3879: unsigned CKP :1;
[; ;pic16f1827.h: 3880: unsigned SSPEN :1;
[; ;pic16f1827.h: 3881: unsigned SSPOV :1;
[; ;pic16f1827.h: 3882: unsigned WCOL :1;
[; ;pic16f1827.h: 3883: };
[; ;pic16f1827.h: 3884: struct {
[; ;pic16f1827.h: 3885: unsigned SSPM :4;
[; ;pic16f1827.h: 3886: };
[; ;pic16f1827.h: 3887: } SSPCONbits_t;
[; ;pic16f1827.h: 3888: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1827.h: 3937: extern volatile unsigned char SSP1CON2 @ 0x216;
"3939
[; ;pic16f1827.h: 3939: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1827.h: 3942: extern volatile unsigned char SSPCON2 @ 0x216;
"3944
[; ;pic16f1827.h: 3944: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1827.h: 3947: typedef union {
[; ;pic16f1827.h: 3948: struct {
[; ;pic16f1827.h: 3949: unsigned SEN :1;
[; ;pic16f1827.h: 3950: unsigned RSEN :1;
[; ;pic16f1827.h: 3951: unsigned PEN :1;
[; ;pic16f1827.h: 3952: unsigned RCEN :1;
[; ;pic16f1827.h: 3953: unsigned ACKEN :1;
[; ;pic16f1827.h: 3954: unsigned ACKDT :1;
[; ;pic16f1827.h: 3955: unsigned ACKSTAT :1;
[; ;pic16f1827.h: 3956: unsigned GCEN :1;
[; ;pic16f1827.h: 3957: };
[; ;pic16f1827.h: 3958: } SSP1CON2bits_t;
[; ;pic16f1827.h: 3959: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1827.h: 4002: typedef union {
[; ;pic16f1827.h: 4003: struct {
[; ;pic16f1827.h: 4004: unsigned SEN :1;
[; ;pic16f1827.h: 4005: unsigned RSEN :1;
[; ;pic16f1827.h: 4006: unsigned PEN :1;
[; ;pic16f1827.h: 4007: unsigned RCEN :1;
[; ;pic16f1827.h: 4008: unsigned ACKEN :1;
[; ;pic16f1827.h: 4009: unsigned ACKDT :1;
[; ;pic16f1827.h: 4010: unsigned ACKSTAT :1;
[; ;pic16f1827.h: 4011: unsigned GCEN :1;
[; ;pic16f1827.h: 4012: };
[; ;pic16f1827.h: 4013: } SSPCON2bits_t;
[; ;pic16f1827.h: 4014: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1827.h: 4058: extern volatile unsigned char SSP1CON3 @ 0x217;
"4060
[; ;pic16f1827.h: 4060: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1827.h: 4063: extern volatile unsigned char SSPCON3 @ 0x217;
"4065
[; ;pic16f1827.h: 4065: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1827.h: 4068: typedef union {
[; ;pic16f1827.h: 4069: struct {
[; ;pic16f1827.h: 4070: unsigned DHEN :1;
[; ;pic16f1827.h: 4071: unsigned AHEN :1;
[; ;pic16f1827.h: 4072: unsigned SBCDE :1;
[; ;pic16f1827.h: 4073: unsigned SDAHT :1;
[; ;pic16f1827.h: 4074: unsigned BOEN :1;
[; ;pic16f1827.h: 4075: unsigned SCIE :1;
[; ;pic16f1827.h: 4076: unsigned PCIE :1;
[; ;pic16f1827.h: 4077: unsigned ACKTIM :1;
[; ;pic16f1827.h: 4078: };
[; ;pic16f1827.h: 4079: } SSP1CON3bits_t;
[; ;pic16f1827.h: 4080: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1827.h: 4123: typedef union {
[; ;pic16f1827.h: 4124: struct {
[; ;pic16f1827.h: 4125: unsigned DHEN :1;
[; ;pic16f1827.h: 4126: unsigned AHEN :1;
[; ;pic16f1827.h: 4127: unsigned SBCDE :1;
[; ;pic16f1827.h: 4128: unsigned SDAHT :1;
[; ;pic16f1827.h: 4129: unsigned BOEN :1;
[; ;pic16f1827.h: 4130: unsigned SCIE :1;
[; ;pic16f1827.h: 4131: unsigned PCIE :1;
[; ;pic16f1827.h: 4132: unsigned ACKTIM :1;
[; ;pic16f1827.h: 4133: };
[; ;pic16f1827.h: 4134: } SSPCON3bits_t;
[; ;pic16f1827.h: 4135: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1827.h: 4179: extern volatile unsigned char SSP2BUF @ 0x219;
"4181
[; ;pic16f1827.h: 4181: asm("SSP2BUF equ 0219h");
[; <" SSP2BUF equ 0219h ;# ">
[; ;pic16f1827.h: 4184: typedef union {
[; ;pic16f1827.h: 4185: struct {
[; ;pic16f1827.h: 4186: unsigned SSPBUF :8;
[; ;pic16f1827.h: 4187: };
[; ;pic16f1827.h: 4188: } SSP2BUFbits_t;
[; ;pic16f1827.h: 4189: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0x219;
[; ;pic16f1827.h: 4198: extern volatile unsigned char SSP2ADD @ 0x21A;
"4200
[; ;pic16f1827.h: 4200: asm("SSP2ADD equ 021Ah");
[; <" SSP2ADD equ 021Ah ;# ">
[; ;pic16f1827.h: 4203: typedef union {
[; ;pic16f1827.h: 4204: struct {
[; ;pic16f1827.h: 4205: unsigned SSPADD :8;
[; ;pic16f1827.h: 4206: };
[; ;pic16f1827.h: 4207: } SSP2ADDbits_t;
[; ;pic16f1827.h: 4208: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0x21A;
[; ;pic16f1827.h: 4217: extern volatile unsigned char SSP2MSK @ 0x21B;
"4219
[; ;pic16f1827.h: 4219: asm("SSP2MSK equ 021Bh");
[; <" SSP2MSK equ 021Bh ;# ">
[; ;pic16f1827.h: 4222: typedef union {
[; ;pic16f1827.h: 4223: struct {
[; ;pic16f1827.h: 4224: unsigned SSPMSK :8;
[; ;pic16f1827.h: 4225: };
[; ;pic16f1827.h: 4226: } SSP2MSKbits_t;
[; ;pic16f1827.h: 4227: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0x21B;
[; ;pic16f1827.h: 4236: extern volatile unsigned char SSP2STAT @ 0x21C;
"4238
[; ;pic16f1827.h: 4238: asm("SSP2STAT equ 021Ch");
[; <" SSP2STAT equ 021Ch ;# ">
[; ;pic16f1827.h: 4241: typedef union {
[; ;pic16f1827.h: 4242: struct {
[; ;pic16f1827.h: 4243: unsigned BF :1;
[; ;pic16f1827.h: 4244: unsigned UA :1;
[; ;pic16f1827.h: 4245: unsigned R_nW :1;
[; ;pic16f1827.h: 4246: unsigned S :1;
[; ;pic16f1827.h: 4247: unsigned P :1;
[; ;pic16f1827.h: 4248: unsigned D_nA :1;
[; ;pic16f1827.h: 4249: unsigned CKE :1;
[; ;pic16f1827.h: 4250: unsigned SMP :1;
[; ;pic16f1827.h: 4251: };
[; ;pic16f1827.h: 4252: } SSP2STATbits_t;
[; ;pic16f1827.h: 4253: extern volatile SSP2STATbits_t SSP2STATbits @ 0x21C;
[; ;pic16f1827.h: 4297: extern volatile unsigned char SSP2CON1 @ 0x21D;
"4299
[; ;pic16f1827.h: 4299: asm("SSP2CON1 equ 021Dh");
[; <" SSP2CON1 equ 021Dh ;# ">
[; ;pic16f1827.h: 4302: typedef union {
[; ;pic16f1827.h: 4303: struct {
[; ;pic16f1827.h: 4304: unsigned SSPM0 :1;
[; ;pic16f1827.h: 4305: unsigned SSPM1 :1;
[; ;pic16f1827.h: 4306: unsigned SSPM2 :1;
[; ;pic16f1827.h: 4307: unsigned SSPM3 :1;
[; ;pic16f1827.h: 4308: unsigned CKP :1;
[; ;pic16f1827.h: 4309: unsigned SSPEN :1;
[; ;pic16f1827.h: 4310: unsigned SSPOV :1;
[; ;pic16f1827.h: 4311: unsigned WCOL :1;
[; ;pic16f1827.h: 4312: };
[; ;pic16f1827.h: 4313: struct {
[; ;pic16f1827.h: 4314: unsigned SSPM :4;
[; ;pic16f1827.h: 4315: };
[; ;pic16f1827.h: 4316: } SSP2CON1bits_t;
[; ;pic16f1827.h: 4317: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0x21D;
[; ;pic16f1827.h: 4366: extern volatile unsigned char SSP2CON2 @ 0x21E;
"4368
[; ;pic16f1827.h: 4368: asm("SSP2CON2 equ 021Eh");
[; <" SSP2CON2 equ 021Eh ;# ">
[; ;pic16f1827.h: 4371: typedef union {
[; ;pic16f1827.h: 4372: struct {
[; ;pic16f1827.h: 4373: unsigned SEN :1;
[; ;pic16f1827.h: 4374: unsigned RSEN :1;
[; ;pic16f1827.h: 4375: unsigned PEN :1;
[; ;pic16f1827.h: 4376: unsigned RCEN :1;
[; ;pic16f1827.h: 4377: unsigned ACKEN :1;
[; ;pic16f1827.h: 4378: unsigned ACKDT :1;
[; ;pic16f1827.h: 4379: unsigned ACKSTAT :1;
[; ;pic16f1827.h: 4380: unsigned GCEN :1;
[; ;pic16f1827.h: 4381: };
[; ;pic16f1827.h: 4382: } SSP2CON2bits_t;
[; ;pic16f1827.h: 4383: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0x21E;
[; ;pic16f1827.h: 4427: extern volatile unsigned char SSP2CON3 @ 0x21F;
"4429
[; ;pic16f1827.h: 4429: asm("SSP2CON3 equ 021Fh");
[; <" SSP2CON3 equ 021Fh ;# ">
[; ;pic16f1827.h: 4432: typedef union {
[; ;pic16f1827.h: 4433: struct {
[; ;pic16f1827.h: 4434: unsigned DHEN :1;
[; ;pic16f1827.h: 4435: unsigned AHEN :1;
[; ;pic16f1827.h: 4436: unsigned SBCDE :1;
[; ;pic16f1827.h: 4437: unsigned SDAHT :1;
[; ;pic16f1827.h: 4438: unsigned BOEN :1;
[; ;pic16f1827.h: 4439: unsigned SCIE :1;
[; ;pic16f1827.h: 4440: unsigned PCIE :1;
[; ;pic16f1827.h: 4441: unsigned ACKTIM :1;
[; ;pic16f1827.h: 4442: };
[; ;pic16f1827.h: 4443: } SSP2CON3bits_t;
[; ;pic16f1827.h: 4444: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0x21F;
[; ;pic16f1827.h: 4488: extern volatile unsigned short CCPR1 @ 0x291;
"4490
[; ;pic16f1827.h: 4490: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1827.h: 4494: extern volatile unsigned char CCPR1L @ 0x291;
"4496
[; ;pic16f1827.h: 4496: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1827.h: 4499: typedef union {
[; ;pic16f1827.h: 4500: struct {
[; ;pic16f1827.h: 4501: unsigned CCPR1L :8;
[; ;pic16f1827.h: 4502: };
[; ;pic16f1827.h: 4503: } CCPR1Lbits_t;
[; ;pic16f1827.h: 4504: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1827.h: 4513: extern volatile unsigned char CCPR1H @ 0x292;
"4515
[; ;pic16f1827.h: 4515: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1827.h: 4518: typedef union {
[; ;pic16f1827.h: 4519: struct {
[; ;pic16f1827.h: 4520: unsigned CCPR1H :8;
[; ;pic16f1827.h: 4521: };
[; ;pic16f1827.h: 4522: } CCPR1Hbits_t;
[; ;pic16f1827.h: 4523: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1827.h: 4532: extern volatile unsigned char CCP1CON @ 0x293;
"4534
[; ;pic16f1827.h: 4534: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1827.h: 4537: typedef union {
[; ;pic16f1827.h: 4538: struct {
[; ;pic16f1827.h: 4539: unsigned CCP1M0 :1;
[; ;pic16f1827.h: 4540: unsigned CCP1M1 :1;
[; ;pic16f1827.h: 4541: unsigned CCP1M2 :1;
[; ;pic16f1827.h: 4542: unsigned CCP1M3 :1;
[; ;pic16f1827.h: 4543: unsigned DC1B0 :1;
[; ;pic16f1827.h: 4544: unsigned DC1B1 :1;
[; ;pic16f1827.h: 4545: unsigned P1M0 :1;
[; ;pic16f1827.h: 4546: unsigned P1M1 :1;
[; ;pic16f1827.h: 4547: };
[; ;pic16f1827.h: 4548: struct {
[; ;pic16f1827.h: 4549: unsigned CCP1M :4;
[; ;pic16f1827.h: 4550: unsigned DC1B :2;
[; ;pic16f1827.h: 4551: unsigned P1M :2;
[; ;pic16f1827.h: 4552: };
[; ;pic16f1827.h: 4553: } CCP1CONbits_t;
[; ;pic16f1827.h: 4554: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1827.h: 4613: extern volatile unsigned char PWM1CON @ 0x294;
"4615
[; ;pic16f1827.h: 4615: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16f1827.h: 4618: typedef union {
[; ;pic16f1827.h: 4619: struct {
[; ;pic16f1827.h: 4620: unsigned P1DC0 :1;
[; ;pic16f1827.h: 4621: unsigned P1DC1 :1;
[; ;pic16f1827.h: 4622: unsigned P1DC2 :1;
[; ;pic16f1827.h: 4623: unsigned P1DC3 :1;
[; ;pic16f1827.h: 4624: unsigned P1DC4 :1;
[; ;pic16f1827.h: 4625: unsigned P1DC5 :1;
[; ;pic16f1827.h: 4626: unsigned P1DC6 :1;
[; ;pic16f1827.h: 4627: unsigned P1RSEN :1;
[; ;pic16f1827.h: 4628: };
[; ;pic16f1827.h: 4629: struct {
[; ;pic16f1827.h: 4630: unsigned P1DC :7;
[; ;pic16f1827.h: 4631: };
[; ;pic16f1827.h: 4632: } PWM1CONbits_t;
[; ;pic16f1827.h: 4633: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16f1827.h: 4682: extern volatile unsigned char CCP1AS @ 0x295;
"4684
[; ;pic16f1827.h: 4684: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16f1827.h: 4687: extern volatile unsigned char ECCP1AS @ 0x295;
"4689
[; ;pic16f1827.h: 4689: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16f1827.h: 4692: typedef union {
[; ;pic16f1827.h: 4693: struct {
[; ;pic16f1827.h: 4694: unsigned PSS1BD0 :1;
[; ;pic16f1827.h: 4695: unsigned PSS1BD1 :1;
[; ;pic16f1827.h: 4696: unsigned PSS1AC0 :1;
[; ;pic16f1827.h: 4697: unsigned PSS1AC1 :1;
[; ;pic16f1827.h: 4698: unsigned CCP1AS0 :1;
[; ;pic16f1827.h: 4699: unsigned CCP1AS1 :1;
[; ;pic16f1827.h: 4700: unsigned CCP1AS2 :1;
[; ;pic16f1827.h: 4701: unsigned CCP1ASE :1;
[; ;pic16f1827.h: 4702: };
[; ;pic16f1827.h: 4703: struct {
[; ;pic16f1827.h: 4704: unsigned PSS1BD :2;
[; ;pic16f1827.h: 4705: unsigned PSS1AC :2;
[; ;pic16f1827.h: 4706: unsigned CCP1AS :3;
[; ;pic16f1827.h: 4707: };
[; ;pic16f1827.h: 4708: } CCP1ASbits_t;
[; ;pic16f1827.h: 4709: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16f1827.h: 4767: typedef union {
[; ;pic16f1827.h: 4768: struct {
[; ;pic16f1827.h: 4769: unsigned PSS1BD0 :1;
[; ;pic16f1827.h: 4770: unsigned PSS1BD1 :1;
[; ;pic16f1827.h: 4771: unsigned PSS1AC0 :1;
[; ;pic16f1827.h: 4772: unsigned PSS1AC1 :1;
[; ;pic16f1827.h: 4773: unsigned CCP1AS0 :1;
[; ;pic16f1827.h: 4774: unsigned CCP1AS1 :1;
[; ;pic16f1827.h: 4775: unsigned CCP1AS2 :1;
[; ;pic16f1827.h: 4776: unsigned CCP1ASE :1;
[; ;pic16f1827.h: 4777: };
[; ;pic16f1827.h: 4778: struct {
[; ;pic16f1827.h: 4779: unsigned PSS1BD :2;
[; ;pic16f1827.h: 4780: unsigned PSS1AC :2;
[; ;pic16f1827.h: 4781: unsigned CCP1AS :3;
[; ;pic16f1827.h: 4782: };
[; ;pic16f1827.h: 4783: } ECCP1ASbits_t;
[; ;pic16f1827.h: 4784: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16f1827.h: 4843: extern volatile unsigned char PSTR1CON @ 0x296;
"4845
[; ;pic16f1827.h: 4845: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16f1827.h: 4848: typedef union {
[; ;pic16f1827.h: 4849: struct {
[; ;pic16f1827.h: 4850: unsigned STR1A :1;
[; ;pic16f1827.h: 4851: unsigned STR1B :1;
[; ;pic16f1827.h: 4852: unsigned STR1C :1;
[; ;pic16f1827.h: 4853: unsigned STR1D :1;
[; ;pic16f1827.h: 4854: unsigned STR1SYNC :1;
[; ;pic16f1827.h: 4855: };
[; ;pic16f1827.h: 4856: } PSTR1CONbits_t;
[; ;pic16f1827.h: 4857: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16f1827.h: 4886: extern volatile unsigned short CCPR2 @ 0x298;
"4888
[; ;pic16f1827.h: 4888: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1827.h: 4892: extern volatile unsigned char CCPR2L @ 0x298;
"4894
[; ;pic16f1827.h: 4894: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1827.h: 4897: typedef union {
[; ;pic16f1827.h: 4898: struct {
[; ;pic16f1827.h: 4899: unsigned CCPR2L :8;
[; ;pic16f1827.h: 4900: };
[; ;pic16f1827.h: 4901: } CCPR2Lbits_t;
[; ;pic16f1827.h: 4902: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1827.h: 4911: extern volatile unsigned char CCPR2H @ 0x299;
"4913
[; ;pic16f1827.h: 4913: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1827.h: 4916: typedef union {
[; ;pic16f1827.h: 4917: struct {
[; ;pic16f1827.h: 4918: unsigned CCPR2H :8;
[; ;pic16f1827.h: 4919: };
[; ;pic16f1827.h: 4920: } CCPR2Hbits_t;
[; ;pic16f1827.h: 4921: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1827.h: 4930: extern volatile unsigned char CCP2CON @ 0x29A;
"4932
[; ;pic16f1827.h: 4932: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1827.h: 4935: typedef union {
[; ;pic16f1827.h: 4936: struct {
[; ;pic16f1827.h: 4937: unsigned CCP2M0 :1;
[; ;pic16f1827.h: 4938: unsigned CCP2M1 :1;
[; ;pic16f1827.h: 4939: unsigned CCP2M2 :1;
[; ;pic16f1827.h: 4940: unsigned CCP2M3 :1;
[; ;pic16f1827.h: 4941: unsigned DC2B0 :1;
[; ;pic16f1827.h: 4942: unsigned DC2B1 :1;
[; ;pic16f1827.h: 4943: unsigned P2M0 :1;
[; ;pic16f1827.h: 4944: unsigned P2M1 :1;
[; ;pic16f1827.h: 4945: };
[; ;pic16f1827.h: 4946: struct {
[; ;pic16f1827.h: 4947: unsigned CCP2M :4;
[; ;pic16f1827.h: 4948: unsigned DC2B :2;
[; ;pic16f1827.h: 4949: unsigned P2M :2;
[; ;pic16f1827.h: 4950: };
[; ;pic16f1827.h: 4951: } CCP2CONbits_t;
[; ;pic16f1827.h: 4952: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1827.h: 5011: extern volatile unsigned char PWM2CON @ 0x29B;
"5013
[; ;pic16f1827.h: 5013: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16f1827.h: 5016: typedef union {
[; ;pic16f1827.h: 5017: struct {
[; ;pic16f1827.h: 5018: unsigned P2DC0 :1;
[; ;pic16f1827.h: 5019: unsigned P2DC1 :1;
[; ;pic16f1827.h: 5020: unsigned P2DC2 :1;
[; ;pic16f1827.h: 5021: unsigned P2DC3 :1;
[; ;pic16f1827.h: 5022: unsigned P2DC4 :1;
[; ;pic16f1827.h: 5023: unsigned P2DC5 :1;
[; ;pic16f1827.h: 5024: unsigned P2DC6 :1;
[; ;pic16f1827.h: 5025: unsigned P2RSEN :1;
[; ;pic16f1827.h: 5026: };
[; ;pic16f1827.h: 5027: struct {
[; ;pic16f1827.h: 5028: unsigned P2DC :7;
[; ;pic16f1827.h: 5029: };
[; ;pic16f1827.h: 5030: } PWM2CONbits_t;
[; ;pic16f1827.h: 5031: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16f1827.h: 5080: extern volatile unsigned char CCP2AS @ 0x29C;
"5082
[; ;pic16f1827.h: 5082: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16f1827.h: 5085: extern volatile unsigned char ECCP2AS @ 0x29C;
"5087
[; ;pic16f1827.h: 5087: asm("ECCP2AS equ 029Ch");
[; <" ECCP2AS equ 029Ch ;# ">
[; ;pic16f1827.h: 5090: typedef union {
[; ;pic16f1827.h: 5091: struct {
[; ;pic16f1827.h: 5092: unsigned PSS2BD0 :1;
[; ;pic16f1827.h: 5093: unsigned PSS2BD1 :1;
[; ;pic16f1827.h: 5094: unsigned PSS2AC0 :1;
[; ;pic16f1827.h: 5095: unsigned PSS2AC1 :1;
[; ;pic16f1827.h: 5096: unsigned CCP2AS0 :1;
[; ;pic16f1827.h: 5097: unsigned CCP2AS1 :1;
[; ;pic16f1827.h: 5098: unsigned CCP2AS2 :1;
[; ;pic16f1827.h: 5099: unsigned CCP2ASE :1;
[; ;pic16f1827.h: 5100: };
[; ;pic16f1827.h: 5101: struct {
[; ;pic16f1827.h: 5102: unsigned PSS2BD :2;
[; ;pic16f1827.h: 5103: unsigned PSS2AC :2;
[; ;pic16f1827.h: 5104: unsigned CCP2AS :3;
[; ;pic16f1827.h: 5105: };
[; ;pic16f1827.h: 5106: } CCP2ASbits_t;
[; ;pic16f1827.h: 5107: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16f1827.h: 5165: typedef union {
[; ;pic16f1827.h: 5166: struct {
[; ;pic16f1827.h: 5167: unsigned PSS2BD0 :1;
[; ;pic16f1827.h: 5168: unsigned PSS2BD1 :1;
[; ;pic16f1827.h: 5169: unsigned PSS2AC0 :1;
[; ;pic16f1827.h: 5170: unsigned PSS2AC1 :1;
[; ;pic16f1827.h: 5171: unsigned CCP2AS0 :1;
[; ;pic16f1827.h: 5172: unsigned CCP2AS1 :1;
[; ;pic16f1827.h: 5173: unsigned CCP2AS2 :1;
[; ;pic16f1827.h: 5174: unsigned CCP2ASE :1;
[; ;pic16f1827.h: 5175: };
[; ;pic16f1827.h: 5176: struct {
[; ;pic16f1827.h: 5177: unsigned PSS2BD :2;
[; ;pic16f1827.h: 5178: unsigned PSS2AC :2;
[; ;pic16f1827.h: 5179: unsigned CCP2AS :3;
[; ;pic16f1827.h: 5180: };
[; ;pic16f1827.h: 5181: } ECCP2ASbits_t;
[; ;pic16f1827.h: 5182: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0x29C;
[; ;pic16f1827.h: 5241: extern volatile unsigned char PSTR2CON @ 0x29D;
"5243
[; ;pic16f1827.h: 5243: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16f1827.h: 5246: typedef union {
[; ;pic16f1827.h: 5247: struct {
[; ;pic16f1827.h: 5248: unsigned STR2A :1;
[; ;pic16f1827.h: 5249: unsigned STR2B :1;
[; ;pic16f1827.h: 5250: unsigned STR2C :1;
[; ;pic16f1827.h: 5251: unsigned STR2D :1;
[; ;pic16f1827.h: 5252: unsigned STR2SYNC :1;
[; ;pic16f1827.h: 5253: };
[; ;pic16f1827.h: 5254: } PSTR2CONbits_t;
[; ;pic16f1827.h: 5255: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16f1827.h: 5284: extern volatile unsigned char CCPTMRS @ 0x29E;
"5286
[; ;pic16f1827.h: 5286: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1827.h: 5289: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"5291
[; ;pic16f1827.h: 5291: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16f1827.h: 5294: typedef union {
[; ;pic16f1827.h: 5295: struct {
[; ;pic16f1827.h: 5296: unsigned C1TSEL0 :1;
[; ;pic16f1827.h: 5297: unsigned C1TSEL1 :1;
[; ;pic16f1827.h: 5298: unsigned C2TSEL0 :1;
[; ;pic16f1827.h: 5299: unsigned C2TSEL1 :1;
[; ;pic16f1827.h: 5300: unsigned C3TSEL0 :1;
[; ;pic16f1827.h: 5301: unsigned C3TSEL1 :1;
[; ;pic16f1827.h: 5302: unsigned C4TSEL0 :1;
[; ;pic16f1827.h: 5303: unsigned C4TSEL1 :1;
[; ;pic16f1827.h: 5304: };
[; ;pic16f1827.h: 5305: struct {
[; ;pic16f1827.h: 5306: unsigned C1TSEL :2;
[; ;pic16f1827.h: 5307: unsigned C2TSEL :2;
[; ;pic16f1827.h: 5308: unsigned C3TSEL :2;
[; ;pic16f1827.h: 5309: unsigned C4TSEL :2;
[; ;pic16f1827.h: 5310: };
[; ;pic16f1827.h: 5311: } CCPTMRSbits_t;
[; ;pic16f1827.h: 5312: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1827.h: 5375: typedef union {
[; ;pic16f1827.h: 5376: struct {
[; ;pic16f1827.h: 5377: unsigned C1TSEL0 :1;
[; ;pic16f1827.h: 5378: unsigned C1TSEL1 :1;
[; ;pic16f1827.h: 5379: unsigned C2TSEL0 :1;
[; ;pic16f1827.h: 5380: unsigned C2TSEL1 :1;
[; ;pic16f1827.h: 5381: unsigned C3TSEL0 :1;
[; ;pic16f1827.h: 5382: unsigned C3TSEL1 :1;
[; ;pic16f1827.h: 5383: unsigned C4TSEL0 :1;
[; ;pic16f1827.h: 5384: unsigned C4TSEL1 :1;
[; ;pic16f1827.h: 5385: };
[; ;pic16f1827.h: 5386: struct {
[; ;pic16f1827.h: 5387: unsigned C1TSEL :2;
[; ;pic16f1827.h: 5388: unsigned C2TSEL :2;
[; ;pic16f1827.h: 5389: unsigned C3TSEL :2;
[; ;pic16f1827.h: 5390: unsigned C4TSEL :2;
[; ;pic16f1827.h: 5391: };
[; ;pic16f1827.h: 5392: } CCPTMRS0bits_t;
[; ;pic16f1827.h: 5393: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16f1827.h: 5457: extern volatile unsigned short CCPR3 @ 0x311;
"5459
[; ;pic16f1827.h: 5459: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f1827.h: 5463: extern volatile unsigned char CCPR3L @ 0x311;
"5465
[; ;pic16f1827.h: 5465: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f1827.h: 5468: typedef union {
[; ;pic16f1827.h: 5469: struct {
[; ;pic16f1827.h: 5470: unsigned CCPR3L :8;
[; ;pic16f1827.h: 5471: };
[; ;pic16f1827.h: 5472: } CCPR3Lbits_t;
[; ;pic16f1827.h: 5473: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f1827.h: 5482: extern volatile unsigned char CCPR3H @ 0x312;
"5484
[; ;pic16f1827.h: 5484: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f1827.h: 5487: typedef union {
[; ;pic16f1827.h: 5488: struct {
[; ;pic16f1827.h: 5489: unsigned CCPR3H :8;
[; ;pic16f1827.h: 5490: };
[; ;pic16f1827.h: 5491: } CCPR3Hbits_t;
[; ;pic16f1827.h: 5492: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f1827.h: 5501: extern volatile unsigned char CCP3CON @ 0x313;
"5503
[; ;pic16f1827.h: 5503: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f1827.h: 5506: typedef union {
[; ;pic16f1827.h: 5507: struct {
[; ;pic16f1827.h: 5508: unsigned CCP3M0 :1;
[; ;pic16f1827.h: 5509: unsigned CCP3M1 :1;
[; ;pic16f1827.h: 5510: unsigned CCP3M2 :1;
[; ;pic16f1827.h: 5511: unsigned CCP3M3 :1;
[; ;pic16f1827.h: 5512: unsigned DC3B0 :1;
[; ;pic16f1827.h: 5513: unsigned DC3B1 :1;
[; ;pic16f1827.h: 5514: };
[; ;pic16f1827.h: 5515: struct {
[; ;pic16f1827.h: 5516: unsigned CCP3M :4;
[; ;pic16f1827.h: 5517: unsigned DC3B :2;
[; ;pic16f1827.h: 5518: };
[; ;pic16f1827.h: 5519: } CCP3CONbits_t;
[; ;pic16f1827.h: 5520: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f1827.h: 5564: extern volatile unsigned short CCPR4 @ 0x318;
"5566
[; ;pic16f1827.h: 5566: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16f1827.h: 5570: extern volatile unsigned char CCPR4L @ 0x318;
"5572
[; ;pic16f1827.h: 5572: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16f1827.h: 5575: typedef union {
[; ;pic16f1827.h: 5576: struct {
[; ;pic16f1827.h: 5577: unsigned CCPR4L :8;
[; ;pic16f1827.h: 5578: };
[; ;pic16f1827.h: 5579: } CCPR4Lbits_t;
[; ;pic16f1827.h: 5580: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16f1827.h: 5589: extern volatile unsigned char CCPR4H @ 0x319;
"5591
[; ;pic16f1827.h: 5591: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16f1827.h: 5594: typedef union {
[; ;pic16f1827.h: 5595: struct {
[; ;pic16f1827.h: 5596: unsigned CCPR4H :8;
[; ;pic16f1827.h: 5597: };
[; ;pic16f1827.h: 5598: } CCPR4Hbits_t;
[; ;pic16f1827.h: 5599: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16f1827.h: 5608: extern volatile unsigned char CCP4CON @ 0x31A;
"5610
[; ;pic16f1827.h: 5610: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16f1827.h: 5613: typedef union {
[; ;pic16f1827.h: 5614: struct {
[; ;pic16f1827.h: 5615: unsigned CCP4M0 :1;
[; ;pic16f1827.h: 5616: unsigned CCP4M1 :1;
[; ;pic16f1827.h: 5617: unsigned CCP4M2 :1;
[; ;pic16f1827.h: 5618: unsigned CCP4M3 :1;
[; ;pic16f1827.h: 5619: unsigned DC4B0 :1;
[; ;pic16f1827.h: 5620: unsigned DC4B1 :1;
[; ;pic16f1827.h: 5621: };
[; ;pic16f1827.h: 5622: struct {
[; ;pic16f1827.h: 5623: unsigned CCP4M :4;
[; ;pic16f1827.h: 5624: unsigned DC4B :2;
[; ;pic16f1827.h: 5625: };
[; ;pic16f1827.h: 5626: } CCP4CONbits_t;
[; ;pic16f1827.h: 5627: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16f1827.h: 5671: extern volatile unsigned char IOCBP @ 0x394;
"5673
[; ;pic16f1827.h: 5673: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1827.h: 5676: typedef union {
[; ;pic16f1827.h: 5677: struct {
[; ;pic16f1827.h: 5678: unsigned IOCBP0 :1;
[; ;pic16f1827.h: 5679: unsigned IOCBP1 :1;
[; ;pic16f1827.h: 5680: unsigned IOCBP2 :1;
[; ;pic16f1827.h: 5681: unsigned IOCBP3 :1;
[; ;pic16f1827.h: 5682: unsigned IOCBP4 :1;
[; ;pic16f1827.h: 5683: unsigned IOCBP5 :1;
[; ;pic16f1827.h: 5684: unsigned IOCBP6 :1;
[; ;pic16f1827.h: 5685: unsigned IOCBP7 :1;
[; ;pic16f1827.h: 5686: };
[; ;pic16f1827.h: 5687: struct {
[; ;pic16f1827.h: 5688: unsigned IOCBP :8;
[; ;pic16f1827.h: 5689: };
[; ;pic16f1827.h: 5690: } IOCBPbits_t;
[; ;pic16f1827.h: 5691: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1827.h: 5740: extern volatile unsigned char IOCBN @ 0x395;
"5742
[; ;pic16f1827.h: 5742: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1827.h: 5745: typedef union {
[; ;pic16f1827.h: 5746: struct {
[; ;pic16f1827.h: 5747: unsigned IOCBN0 :1;
[; ;pic16f1827.h: 5748: unsigned IOCBN1 :1;
[; ;pic16f1827.h: 5749: unsigned IOCBN2 :1;
[; ;pic16f1827.h: 5750: unsigned IOCBN3 :1;
[; ;pic16f1827.h: 5751: unsigned IOCBN4 :1;
[; ;pic16f1827.h: 5752: unsigned IOCBN5 :1;
[; ;pic16f1827.h: 5753: unsigned IOCBN6 :1;
[; ;pic16f1827.h: 5754: unsigned IOCBN7 :1;
[; ;pic16f1827.h: 5755: };
[; ;pic16f1827.h: 5756: struct {
[; ;pic16f1827.h: 5757: unsigned IOCBN :8;
[; ;pic16f1827.h: 5758: };
[; ;pic16f1827.h: 5759: } IOCBNbits_t;
[; ;pic16f1827.h: 5760: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1827.h: 5809: extern volatile unsigned char IOCBF @ 0x396;
"5811
[; ;pic16f1827.h: 5811: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1827.h: 5814: typedef union {
[; ;pic16f1827.h: 5815: struct {
[; ;pic16f1827.h: 5816: unsigned IOCBF0 :1;
[; ;pic16f1827.h: 5817: unsigned IOCBF1 :1;
[; ;pic16f1827.h: 5818: unsigned IOCBF2 :1;
[; ;pic16f1827.h: 5819: unsigned IOCBF3 :1;
[; ;pic16f1827.h: 5820: unsigned IOCBF4 :1;
[; ;pic16f1827.h: 5821: unsigned IOCBF5 :1;
[; ;pic16f1827.h: 5822: unsigned IOCBF6 :1;
[; ;pic16f1827.h: 5823: unsigned IOCBF7 :1;
[; ;pic16f1827.h: 5824: };
[; ;pic16f1827.h: 5825: struct {
[; ;pic16f1827.h: 5826: unsigned IOCBF :8;
[; ;pic16f1827.h: 5827: };
[; ;pic16f1827.h: 5828: } IOCBFbits_t;
[; ;pic16f1827.h: 5829: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1827.h: 5878: extern volatile unsigned char CLKRCON @ 0x39A;
"5880
[; ;pic16f1827.h: 5880: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16f1827.h: 5883: typedef union {
[; ;pic16f1827.h: 5884: struct {
[; ;pic16f1827.h: 5885: unsigned CLKRDIV0 :1;
[; ;pic16f1827.h: 5886: unsigned CLKRDIV1 :1;
[; ;pic16f1827.h: 5887: unsigned CLKRDIV2 :1;
[; ;pic16f1827.h: 5888: unsigned CLKRDC0 :1;
[; ;pic16f1827.h: 5889: unsigned CLKRDC1 :1;
[; ;pic16f1827.h: 5890: unsigned CLKRSLR :1;
[; ;pic16f1827.h: 5891: unsigned CLKROE :1;
[; ;pic16f1827.h: 5892: unsigned CLKREN :1;
[; ;pic16f1827.h: 5893: };
[; ;pic16f1827.h: 5894: struct {
[; ;pic16f1827.h: 5895: unsigned CLKRDIV :3;
[; ;pic16f1827.h: 5896: unsigned CLKRDC :2;
[; ;pic16f1827.h: 5897: };
[; ;pic16f1827.h: 5898: } CLKRCONbits_t;
[; ;pic16f1827.h: 5899: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16f1827.h: 5953: extern volatile unsigned char MDCON @ 0x39C;
"5955
[; ;pic16f1827.h: 5955: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16f1827.h: 5958: typedef union {
[; ;pic16f1827.h: 5959: struct {
[; ;pic16f1827.h: 5960: unsigned MDBIT :1;
[; ;pic16f1827.h: 5961: unsigned :2;
[; ;pic16f1827.h: 5962: unsigned MDOUT :1;
[; ;pic16f1827.h: 5963: unsigned MDOPOL :1;
[; ;pic16f1827.h: 5964: unsigned MDSLR :1;
[; ;pic16f1827.h: 5965: unsigned MDOE :1;
[; ;pic16f1827.h: 5966: unsigned MDEN :1;
[; ;pic16f1827.h: 5967: };
[; ;pic16f1827.h: 5968: } MDCONbits_t;
[; ;pic16f1827.h: 5969: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16f1827.h: 6003: extern volatile unsigned char MDSRC @ 0x39D;
"6005
[; ;pic16f1827.h: 6005: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16f1827.h: 6008: typedef union {
[; ;pic16f1827.h: 6009: struct {
[; ;pic16f1827.h: 6010: unsigned MDMS0 :1;
[; ;pic16f1827.h: 6011: unsigned MDMS1 :1;
[; ;pic16f1827.h: 6012: unsigned MDMS2 :1;
[; ;pic16f1827.h: 6013: unsigned MDMS3 :1;
[; ;pic16f1827.h: 6014: unsigned :3;
[; ;pic16f1827.h: 6015: unsigned MDMSODIS :1;
[; ;pic16f1827.h: 6016: };
[; ;pic16f1827.h: 6017: struct {
[; ;pic16f1827.h: 6018: unsigned MDMS :4;
[; ;pic16f1827.h: 6019: };
[; ;pic16f1827.h: 6020: } MDSRCbits_t;
[; ;pic16f1827.h: 6021: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16f1827.h: 6055: extern volatile unsigned char MDCARL @ 0x39E;
"6057
[; ;pic16f1827.h: 6057: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic16f1827.h: 6060: typedef union {
[; ;pic16f1827.h: 6061: struct {
[; ;pic16f1827.h: 6062: unsigned MDCL0 :1;
[; ;pic16f1827.h: 6063: unsigned MDCL1 :1;
[; ;pic16f1827.h: 6064: unsigned MDCL2 :1;
[; ;pic16f1827.h: 6065: unsigned MDCL3 :1;
[; ;pic16f1827.h: 6066: unsigned :1;
[; ;pic16f1827.h: 6067: unsigned MDCLSYNC :1;
[; ;pic16f1827.h: 6068: unsigned MDCLPOL :1;
[; ;pic16f1827.h: 6069: unsigned MDCLODIS :1;
[; ;pic16f1827.h: 6070: };
[; ;pic16f1827.h: 6071: struct {
[; ;pic16f1827.h: 6072: unsigned MDCL :4;
[; ;pic16f1827.h: 6073: };
[; ;pic16f1827.h: 6074: } MDCARLbits_t;
[; ;pic16f1827.h: 6075: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic16f1827.h: 6119: extern volatile unsigned char MDCARH @ 0x39F;
"6121
[; ;pic16f1827.h: 6121: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic16f1827.h: 6124: typedef union {
[; ;pic16f1827.h: 6125: struct {
[; ;pic16f1827.h: 6126: unsigned MDCH0 :1;
[; ;pic16f1827.h: 6127: unsigned MDCH1 :1;
[; ;pic16f1827.h: 6128: unsigned MDCH2 :1;
[; ;pic16f1827.h: 6129: unsigned MDCH3 :1;
[; ;pic16f1827.h: 6130: unsigned :1;
[; ;pic16f1827.h: 6131: unsigned MDCHSYNC :1;
[; ;pic16f1827.h: 6132: unsigned MDCHPOL :1;
[; ;pic16f1827.h: 6133: unsigned MDCHODIS :1;
[; ;pic16f1827.h: 6134: };
[; ;pic16f1827.h: 6135: struct {
[; ;pic16f1827.h: 6136: unsigned MDCH :4;
[; ;pic16f1827.h: 6137: };
[; ;pic16f1827.h: 6138: } MDCARHbits_t;
[; ;pic16f1827.h: 6139: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic16f1827.h: 6183: extern volatile unsigned char TMR4 @ 0x415;
"6185
[; ;pic16f1827.h: 6185: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1827.h: 6188: typedef union {
[; ;pic16f1827.h: 6189: struct {
[; ;pic16f1827.h: 6190: unsigned TMR4 :8;
[; ;pic16f1827.h: 6191: };
[; ;pic16f1827.h: 6192: } TMR4bits_t;
[; ;pic16f1827.h: 6193: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1827.h: 6202: extern volatile unsigned char PR4 @ 0x416;
"6204
[; ;pic16f1827.h: 6204: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1827.h: 6207: typedef union {
[; ;pic16f1827.h: 6208: struct {
[; ;pic16f1827.h: 6209: unsigned PR4 :8;
[; ;pic16f1827.h: 6210: };
[; ;pic16f1827.h: 6211: } PR4bits_t;
[; ;pic16f1827.h: 6212: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1827.h: 6221: extern volatile unsigned char T4CON @ 0x417;
"6223
[; ;pic16f1827.h: 6223: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1827.h: 6226: typedef union {
[; ;pic16f1827.h: 6227: struct {
[; ;pic16f1827.h: 6228: unsigned T4CKPS0 :1;
[; ;pic16f1827.h: 6229: unsigned T4CKPS1 :1;
[; ;pic16f1827.h: 6230: unsigned TMR4ON :1;
[; ;pic16f1827.h: 6231: unsigned T4OUTPS0 :1;
[; ;pic16f1827.h: 6232: unsigned T4OUTPS1 :1;
[; ;pic16f1827.h: 6233: unsigned T4OUTPS2 :1;
[; ;pic16f1827.h: 6234: unsigned T4OUTPS3 :1;
[; ;pic16f1827.h: 6235: };
[; ;pic16f1827.h: 6236: struct {
[; ;pic16f1827.h: 6237: unsigned T4CKPS :2;
[; ;pic16f1827.h: 6238: unsigned :1;
[; ;pic16f1827.h: 6239: unsigned T4OUTPS :4;
[; ;pic16f1827.h: 6240: };
[; ;pic16f1827.h: 6241: } T4CONbits_t;
[; ;pic16f1827.h: 6242: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1827.h: 6291: extern volatile unsigned char TMR6 @ 0x41C;
"6293
[; ;pic16f1827.h: 6293: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1827.h: 6296: typedef union {
[; ;pic16f1827.h: 6297: struct {
[; ;pic16f1827.h: 6298: unsigned TMR6 :8;
[; ;pic16f1827.h: 6299: };
[; ;pic16f1827.h: 6300: } TMR6bits_t;
[; ;pic16f1827.h: 6301: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1827.h: 6310: extern volatile unsigned char PR6 @ 0x41D;
"6312
[; ;pic16f1827.h: 6312: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1827.h: 6315: typedef union {
[; ;pic16f1827.h: 6316: struct {
[; ;pic16f1827.h: 6317: unsigned PR6 :8;
[; ;pic16f1827.h: 6318: };
[; ;pic16f1827.h: 6319: } PR6bits_t;
[; ;pic16f1827.h: 6320: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1827.h: 6329: extern volatile unsigned char T6CON @ 0x41E;
"6331
[; ;pic16f1827.h: 6331: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1827.h: 6334: typedef union {
[; ;pic16f1827.h: 6335: struct {
[; ;pic16f1827.h: 6336: unsigned T6CKPS0 :1;
[; ;pic16f1827.h: 6337: unsigned T6CKPS1 :1;
[; ;pic16f1827.h: 6338: unsigned TMR6ON :1;
[; ;pic16f1827.h: 6339: unsigned T6OUTPS0 :1;
[; ;pic16f1827.h: 6340: unsigned T6OUTPS1 :1;
[; ;pic16f1827.h: 6341: unsigned T6OUTPS2 :1;
[; ;pic16f1827.h: 6342: unsigned T6OUTPS3 :1;
[; ;pic16f1827.h: 6343: };
[; ;pic16f1827.h: 6344: struct {
[; ;pic16f1827.h: 6345: unsigned T6CKPS :2;
[; ;pic16f1827.h: 6346: unsigned :1;
[; ;pic16f1827.h: 6347: unsigned T6OUTPS :4;
[; ;pic16f1827.h: 6348: };
[; ;pic16f1827.h: 6349: } T6CONbits_t;
[; ;pic16f1827.h: 6350: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1827.h: 6399: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6401
[; ;pic16f1827.h: 6401: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1827.h: 6404: typedef union {
[; ;pic16f1827.h: 6405: struct {
[; ;pic16f1827.h: 6406: unsigned C_SHAD :1;
[; ;pic16f1827.h: 6407: unsigned DC_SHAD :1;
[; ;pic16f1827.h: 6408: unsigned Z_SHAD :1;
[; ;pic16f1827.h: 6409: };
[; ;pic16f1827.h: 6410: } STATUS_SHADbits_t;
[; ;pic16f1827.h: 6411: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1827.h: 6430: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6432
[; ;pic16f1827.h: 6432: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1827.h: 6435: typedef union {
[; ;pic16f1827.h: 6436: struct {
[; ;pic16f1827.h: 6437: unsigned WREG_SHAD :8;
[; ;pic16f1827.h: 6438: };
[; ;pic16f1827.h: 6439: } WREG_SHADbits_t;
[; ;pic16f1827.h: 6440: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1827.h: 6449: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6451
[; ;pic16f1827.h: 6451: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1827.h: 6454: typedef union {
[; ;pic16f1827.h: 6455: struct {
[; ;pic16f1827.h: 6456: unsigned BSR_SHAD :5;
[; ;pic16f1827.h: 6457: };
[; ;pic16f1827.h: 6458: } BSR_SHADbits_t;
[; ;pic16f1827.h: 6459: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1827.h: 6468: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6470
[; ;pic16f1827.h: 6470: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1827.h: 6473: typedef union {
[; ;pic16f1827.h: 6474: struct {
[; ;pic16f1827.h: 6475: unsigned PCLATH_SHAD :7;
[; ;pic16f1827.h: 6476: };
[; ;pic16f1827.h: 6477: } PCLATH_SHADbits_t;
[; ;pic16f1827.h: 6478: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1827.h: 6487: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6489
[; ;pic16f1827.h: 6489: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1827.h: 6492: typedef union {
[; ;pic16f1827.h: 6493: struct {
[; ;pic16f1827.h: 6494: unsigned FSR0L_SHAD :8;
[; ;pic16f1827.h: 6495: };
[; ;pic16f1827.h: 6496: } FSR0L_SHADbits_t;
[; ;pic16f1827.h: 6497: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1827.h: 6506: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6508
[; ;pic16f1827.h: 6508: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1827.h: 6511: typedef union {
[; ;pic16f1827.h: 6512: struct {
[; ;pic16f1827.h: 6513: unsigned FSR0H_SHAD :8;
[; ;pic16f1827.h: 6514: };
[; ;pic16f1827.h: 6515: } FSR0H_SHADbits_t;
[; ;pic16f1827.h: 6516: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1827.h: 6525: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6527
[; ;pic16f1827.h: 6527: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1827.h: 6530: typedef union {
[; ;pic16f1827.h: 6531: struct {
[; ;pic16f1827.h: 6532: unsigned FSR1L_SHAD :8;
[; ;pic16f1827.h: 6533: };
[; ;pic16f1827.h: 6534: } FSR1L_SHADbits_t;
[; ;pic16f1827.h: 6535: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1827.h: 6544: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6546
[; ;pic16f1827.h: 6546: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1827.h: 6549: typedef union {
[; ;pic16f1827.h: 6550: struct {
[; ;pic16f1827.h: 6551: unsigned FSR1H_SHAD :8;
[; ;pic16f1827.h: 6552: };
[; ;pic16f1827.h: 6553: } FSR1H_SHADbits_t;
[; ;pic16f1827.h: 6554: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1827.h: 6563: extern volatile unsigned char STKPTR @ 0xFED;
"6565
[; ;pic16f1827.h: 6565: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1827.h: 6568: typedef union {
[; ;pic16f1827.h: 6569: struct {
[; ;pic16f1827.h: 6570: unsigned STKPTR :5;
[; ;pic16f1827.h: 6571: };
[; ;pic16f1827.h: 6572: } STKPTRbits_t;
[; ;pic16f1827.h: 6573: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1827.h: 6582: extern volatile unsigned char TOSL @ 0xFEE;
"6584
[; ;pic16f1827.h: 6584: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1827.h: 6587: typedef union {
[; ;pic16f1827.h: 6588: struct {
[; ;pic16f1827.h: 6589: unsigned TOSL :8;
[; ;pic16f1827.h: 6590: };
[; ;pic16f1827.h: 6591: } TOSLbits_t;
[; ;pic16f1827.h: 6592: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1827.h: 6601: extern volatile unsigned char TOSH @ 0xFEF;
"6603
[; ;pic16f1827.h: 6603: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1827.h: 6606: typedef union {
[; ;pic16f1827.h: 6607: struct {
[; ;pic16f1827.h: 6608: unsigned TOSH :7;
[; ;pic16f1827.h: 6609: };
[; ;pic16f1827.h: 6610: } TOSHbits_t;
[; ;pic16f1827.h: 6611: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1827.h: 6626: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1827.h: 6628: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1827.h: 6630: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1827.h: 6632: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1827.h: 6634: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1827.h: 6636: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1827.h: 6638: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1827.h: 6640: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1827.h: 6642: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1827.h: 6644: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1827.h: 6646: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1827.h: 6648: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1827.h: 6650: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1827.h: 6652: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1827.h: 6654: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1827.h: 6656: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1827.h: 6658: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1827.h: 6660: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1827.h: 6662: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1827.h: 6664: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic16f1827.h: 6666: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1827.h: 6668: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic16f1827.h: 6670: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic16f1827.h: 6672: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic16f1827.h: 6674: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1827.h: 6676: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1827.h: 6678: extern volatile __bit ANSB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic16f1827.h: 6680: extern volatile __bit ANSB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic16f1827.h: 6682: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1827.h: 6684: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1827.h: 6686: extern volatile __bit BCL2IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic16f1827.h: 6688: extern volatile __bit BCL2IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic16f1827.h: 6690: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1827.h: 6692: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1827.h: 6694: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1827.h: 6696: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1827.h: 6698: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1827.h: 6700: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1827.h: 6702: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1827.h: 6704: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1827.h: 6706: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1827.h: 6708: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1827.h: 6710: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1827.h: 6712: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1827.h: 6714: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1827.h: 6716: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1827.h: 6718: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1827.h: 6720: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1827.h: 6722: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1827.h: 6724: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1827.h: 6726: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1827.h: 6728: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1827.h: 6730: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1827.h: 6732: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1827.h: 6734: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1827.h: 6736: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f1827.h: 6738: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f1827.h: 6740: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1827.h: 6742: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1827.h: 6744: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1827.h: 6746: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1827.h: 6748: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1827.h: 6750: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1827.h: 6752: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1827.h: 6754: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1827.h: 6756: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1827.h: 6758: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1827.h: 6760: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1827.h: 6762: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1827.h: 6764: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1827.h: 6766: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1827.h: 6768: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1827.h: 6770: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f1827.h: 6772: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f1827.h: 6774: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f1827.h: 6776: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f1827.h: 6778: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f1827.h: 6780: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f1827.h: 6782: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1827.h: 6784: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16f1827.h: 6786: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16f1827.h: 6788: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16f1827.h: 6790: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16f1827.h: 6792: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1827.h: 6794: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1827.h: 6796: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1827.h: 6798: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1827.h: 6800: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1827.h: 6802: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1827.h: 6804: extern volatile __bit CCP1SEL @ (((unsigned) &APFCON0)*8) + 0;
[; ;pic16f1827.h: 6806: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16f1827.h: 6808: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16f1827.h: 6810: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16f1827.h: 6812: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16f1827.h: 6814: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1827.h: 6816: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1827.h: 6818: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1827.h: 6820: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1827.h: 6822: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1827.h: 6824: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1827.h: 6826: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON0)*8) + 3;
[; ;pic16f1827.h: 6828: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1827.h: 6830: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1827.h: 6832: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f1827.h: 6834: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f1827.h: 6836: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f1827.h: 6838: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f1827.h: 6840: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1827.h: 6842: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1827.h: 6844: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f1827.h: 6846: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f1827.h: 6848: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f1827.h: 6850: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f1827.h: 6852: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1827.h: 6854: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1827.h: 6856: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16f1827.h: 6858: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1827.h: 6860: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1827.h: 6862: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1827.h: 6864: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1827.h: 6866: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1827.h: 6868: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16f1827.h: 6870: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16f1827.h: 6872: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16f1827.h: 6874: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16f1827.h: 6876: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16f1827.h: 6878: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16f1827.h: 6880: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic16f1827.h: 6882: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic16f1827.h: 6884: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16f1827.h: 6886: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16f1827.h: 6888: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16f1827.h: 6890: extern volatile __bit CPSCH3 @ (((unsigned) &CPSCON1)*8) + 3;
[; ;pic16f1827.h: 6892: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16f1827.h: 6894: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16f1827.h: 6896: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16f1827.h: 6898: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16f1827.h: 6900: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1827.h: 6902: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1827.h: 6904: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1827.h: 6906: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1827.h: 6908: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16f1827.h: 6910: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16f1827.h: 6912: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1827.h: 6914: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1827.h: 6916: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16f1827.h: 6918: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1827.h: 6920: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1827.h: 6922: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1827.h: 6924: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1827.h: 6926: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1827.h: 6928: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1827.h: 6930: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1827.h: 6932: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1827.h: 6934: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1827.h: 6936: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1827.h: 6938: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f1827.h: 6940: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f1827.h: 6942: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f1827.h: 6944: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f1827.h: 6946: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1827.h: 6948: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f1827.h: 6950: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f1827.h: 6952: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16f1827.h: 6954: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1827.h: 6956: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16f1827.h: 6958: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1827.h: 6960: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1827.h: 6962: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1827.h: 6964: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1827.h: 6966: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1827.h: 6968: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1827.h: 6970: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1827.h: 6972: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1827.h: 6974: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1827.h: 6976: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1827.h: 6978: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1827.h: 6980: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic16f1827.h: 6982: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic16f1827.h: 6984: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic16f1827.h: 6986: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic16f1827.h: 6988: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1827.h: 6990: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1827.h: 6992: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1827.h: 6994: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1827.h: 6996: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic16f1827.h: 6998: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic16f1827.h: 7000: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic16f1827.h: 7002: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic16f1827.h: 7004: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1827.h: 7006: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1827.h: 7008: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1827.h: 7010: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1827.h: 7012: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic16f1827.h: 7014: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic16f1827.h: 7016: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic16f1827.h: 7018: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic16f1827.h: 7020: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1827.h: 7022: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1827.h: 7024: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1827.h: 7026: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1827.h: 7028: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1827.h: 7030: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1827.h: 7032: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1827.h: 7034: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1827.h: 7036: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1827.h: 7038: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1827.h: 7040: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1827.h: 7042: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1827.h: 7044: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1827.h: 7046: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic16f1827.h: 7048: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1827.h: 7050: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic16f1827.h: 7052: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic16f1827.h: 7054: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic16f1827.h: 7056: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic16f1827.h: 7058: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic16f1827.h: 7060: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic16f1827.h: 7062: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1827.h: 7064: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1827.h: 7066: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1827.h: 7068: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1827.h: 7070: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1827.h: 7072: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16f1827.h: 7074: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1827.h: 7076: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1827.h: 7078: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16f1827.h: 7080: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16f1827.h: 7082: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16f1827.h: 7084: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16f1827.h: 7086: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16f1827.h: 7088: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic16f1827.h: 7090: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16f1827.h: 7092: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16f1827.h: 7094: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16f1827.h: 7096: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16f1827.h: 7098: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16f1827.h: 7100: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16f1827.h: 7102: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic16f1827.h: 7104: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16f1827.h: 7106: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16f1827.h: 7108: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16f1827.h: 7110: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16f1827.h: 7112: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16f1827.h: 7114: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16f1827.h: 7116: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16f1827.h: 7118: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic16f1827.h: 7120: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic16f1827.h: 7122: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16f1827.h: 7124: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16f1827.h: 7126: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic16f1827.h: 7128: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1827.h: 7130: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1827.h: 7132: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1827.h: 7134: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1827.h: 7136: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1827.h: 7138: extern volatile __bit P1CSEL @ (((unsigned) &APFCON0)*8) + 1;
[; ;pic16f1827.h: 7140: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16f1827.h: 7142: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16f1827.h: 7144: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16f1827.h: 7146: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16f1827.h: 7148: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1827.h: 7150: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1827.h: 7152: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1827.h: 7154: extern volatile __bit P1DSEL @ (((unsigned) &APFCON0)*8) + 2;
[; ;pic16f1827.h: 7156: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16f1827.h: 7158: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f1827.h: 7160: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1827.h: 7162: extern volatile __bit P2BSEL @ (((unsigned) &APFCON0)*8) + 4;
[; ;pic16f1827.h: 7164: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16f1827.h: 7166: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16f1827.h: 7168: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16f1827.h: 7170: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16f1827.h: 7172: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1827.h: 7174: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1827.h: 7176: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1827.h: 7178: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16f1827.h: 7180: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16f1827.h: 7182: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1827.h: 7184: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1827.h: 7186: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1827.h: 7188: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1827.h: 7190: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1827.h: 7192: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1827.h: 7194: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1827.h: 7196: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16f1827.h: 7198: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16f1827.h: 7200: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16f1827.h: 7202: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16f1827.h: 7204: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16f1827.h: 7206: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16f1827.h: 7208: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16f1827.h: 7210: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16f1827.h: 7212: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1827.h: 7214: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1827.h: 7216: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1827.h: 7218: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1827.h: 7220: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1827.h: 7222: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1827.h: 7224: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic16f1827.h: 7226: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic16f1827.h: 7228: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic16f1827.h: 7230: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic16f1827.h: 7232: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic16f1827.h: 7234: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic16f1827.h: 7236: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1827.h: 7238: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1827.h: 7240: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1827.h: 7242: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1827.h: 7244: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1827.h: 7246: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1827.h: 7248: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1827.h: 7250: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f1827.h: 7252: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1827.h: 7254: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1827.h: 7256: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON0)*8) + 7;
[; ;pic16f1827.h: 7258: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1827.h: 7260: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1827.h: 7262: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1827.h: 7264: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1827.h: 7266: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16f1827.h: 7268: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1827.h: 7270: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1827.h: 7272: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1827.h: 7274: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16f1827.h: 7276: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16f1827.h: 7278: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16f1827.h: 7280: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1827.h: 7282: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16f1827.h: 7284: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16f1827.h: 7286: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16f1827.h: 7288: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16f1827.h: 7290: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16f1827.h: 7292: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16f1827.h: 7294: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16f1827.h: 7296: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16f1827.h: 7298: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16f1827.h: 7300: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16f1827.h: 7302: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16f1827.h: 7304: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16f1827.h: 7306: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16f1827.h: 7308: extern volatile __bit SS1SEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16f1827.h: 7310: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1827.h: 7312: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1827.h: 7314: extern volatile __bit SSP2IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic16f1827.h: 7316: extern volatile __bit SSP2IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic16f1827.h: 7318: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1827.h: 7320: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1827.h: 7322: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16f1827.h: 7324: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16f1827.h: 7326: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16f1827.h: 7328: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16f1827.h: 7330: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16f1827.h: 7332: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16f1827.h: 7334: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16f1827.h: 7336: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16f1827.h: 7338: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16f1827.h: 7340: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16f1827.h: 7342: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1827.h: 7344: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1827.h: 7346: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1827.h: 7348: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1827.h: 7350: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1827.h: 7352: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1827.h: 7354: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16f1827.h: 7356: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1827.h: 7358: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1827.h: 7360: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1827.h: 7362: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1827.h: 7364: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1827.h: 7366: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1827.h: 7368: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1827.h: 7370: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1827.h: 7372: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1827.h: 7374: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1827.h: 7376: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1827.h: 7378: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1827.h: 7380: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1827.h: 7382: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1827.h: 7384: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1827.h: 7386: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1827.h: 7388: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1827.h: 7390: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1827.h: 7392: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1827.h: 7394: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1827.h: 7396: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1827.h: 7398: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1827.h: 7400: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1827.h: 7402: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1827.h: 7404: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1827.h: 7406: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1827.h: 7408: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1827.h: 7410: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1827.h: 7412: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1827.h: 7414: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1827.h: 7416: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1827.h: 7418: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1827.h: 7420: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1827.h: 7422: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1827.h: 7424: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1827.h: 7426: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1827.h: 7428: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1827.h: 7430: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1827.h: 7432: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1827.h: 7434: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1827.h: 7436: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1827.h: 7438: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1827.h: 7440: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1827.h: 7442: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1827.h: 7444: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1827.h: 7446: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1827.h: 7448: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1827.h: 7450: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1827.h: 7452: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1827.h: 7454: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1827.h: 7456: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1827.h: 7458: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1827.h: 7460: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1827.h: 7462: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1827.h: 7464: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1827.h: 7466: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1827.h: 7468: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic16f1827.h: 7470: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic16f1827.h: 7472: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic16f1827.h: 7474: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic16f1827.h: 7476: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic16f1827.h: 7478: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic16f1827.h: 7480: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1827.h: 7482: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1827.h: 7484: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1827.h: 7486: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1827.h: 7488: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1827.h: 7490: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1827.h: 7492: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1827.h: 7494: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1827.h: 7496: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1827.h: 7498: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1827.h: 7500: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1827.h: 7502: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1827.h: 7504: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1827.h: 7506: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1827.h: 7508: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1827.h: 7510: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON1)*8) + 0;
[; ;pic16f1827.h: 7512: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1827.h: 7514: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1827.h: 7516: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1827.h: 7518: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1827.h: 7520: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1827.h: 7522: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1827.h: 7524: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1827.h: 7526: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1827.h: 7528: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1827.h: 7530: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic16f1827.h: 7532: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic16f1827.h: 7534: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic16f1827.h: 7536: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic16f1827.h: 7538: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1827.h: 7540: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1827.h: 7542: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1827.h: 7544: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1827.h: 7546: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f1827.h: 7548: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f1827.h: 7550: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f1827.h: 7552: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1827.h: 7554: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1827.h: 7556: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1827.h: 7558: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1827.h: 7560: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1827.h: 7562: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1827.h: 7564: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1827.h: 7566: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1827.h: 7568: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1827.h: 7570: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1827.h: 7572: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 76: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 150: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 184: extern unsigned char __resetbits;
[; ;pic.h: 185: extern __bit __powerdown;
[; ;pic.h: 186: extern __bit __timeout;
[; ;i2c2.h: 84: typedef enum {
[; ;i2c2.h: 85: I2C2_MESSAGE_COMPLETE,
[; ;i2c2.h: 86: I2C2_MESSAGE_FAIL,
[; ;i2c2.h: 87: I2C2_MESSAGE_PENDING,
[; ;i2c2.h: 88: I2C2_STUCK_START,
[; ;i2c2.h: 89: I2C2_MESSAGE_ADDRESS_NO_ACK,
[; ;i2c2.h: 90: I2C2_DATA_NO_ACK,
[; ;i2c2.h: 91: I2C2_LOST_STATE
[; ;i2c2.h: 92: } I2C2_MESSAGE_STATUS;
[; ;i2c2.h: 108: typedef struct {
[; ;i2c2.h: 109: uint16_t address;
[; ;i2c2.h: 112: uint8_t length;
[; ;i2c2.h: 113: uint8_t *pbuffer;
[; ;i2c2.h: 114: } I2C2_TRANSACTION_REQUEST_BLOCK;
[; ;i2c2.h: 219: void I2C2_Initialize(void);
[; ;i2c2.h: 258: void I2C2_MasterWrite(
[; ;i2c2.h: 259: uint8_t *pdata,
[; ;i2c2.h: 260: uint8_t length,
[; ;i2c2.h: 261: uint16_t address,
[; ;i2c2.h: 262: I2C2_MESSAGE_STATUS *pstatus);
[; ;i2c2.h: 405: void I2C2_MasterRead(
[; ;i2c2.h: 406: uint8_t *pdata,
[; ;i2c2.h: 407: uint8_t length,
[; ;i2c2.h: 408: uint16_t address,
[; ;i2c2.h: 409: I2C2_MESSAGE_STATUS *pstatus);
[; ;i2c2.h: 515: void I2C2_MasterTRBInsert(
[; ;i2c2.h: 516: uint8_t count,
[; ;i2c2.h: 517: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb_list,
[; ;i2c2.h: 518: I2C2_MESSAGE_STATUS *pflag);
[; ;i2c2.h: 559: void I2C2_MasterReadTRBBuild(
[; ;i2c2.h: 560: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c2.h: 561: uint8_t *pdata,
[; ;i2c2.h: 562: uint8_t length,
[; ;i2c2.h: 563: uint16_t address);
[; ;i2c2.h: 604: void I2C2_MasterWriteTRBBuild(
[; ;i2c2.h: 605: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c2.h: 606: uint8_t *pdata,
[; ;i2c2.h: 607: uint8_t length,
[; ;i2c2.h: 608: uint16_t address);
[; ;i2c2.h: 646: bool I2C2_MasterQueueIsEmpty(void);
[; ;i2c2.h: 684: bool I2C2_MasterQueueIsFull(void);
[; ;i2c2.h: 685: void I2C2_BusCollisionISR(void);
[; ;i2c2.h: 686: void I2C2_ISR(void);
[; ;i2c2.c: 63: typedef union {
[; ;i2c2.c: 65: struct {
[; ;i2c2.c: 66: uint8_t full : 1;
[; ;i2c2.c: 67: uint8_t empty : 1;
[; ;i2c2.c: 68: uint8_t reserved : 6;
[; ;i2c2.c: 69: } s;
[; ;i2c2.c: 70: uint8_t status;
[; ;i2c2.c: 71: } I2C_TR_QUEUE_STATUS;
[; ;i2c2.c: 84: typedef struct {
[; ;i2c2.c: 85: uint8_t count;
[; ;i2c2.c: 86: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb_list;
[; ;i2c2.c: 87: I2C2_MESSAGE_STATUS *pTrFlag;
[; ;i2c2.c: 90: } I2C_TR_QUEUE_ENTRY;
[; ;i2c2.c: 103: typedef struct {
[; ;i2c2.c: 105: I2C_TR_QUEUE_ENTRY *pTrTail;
[; ;i2c2.c: 106: I2C_TR_QUEUE_ENTRY *pTrHead;
[; ;i2c2.c: 107: I2C_TR_QUEUE_STATUS trStatus;
[; ;i2c2.c: 108: uint8_t i2cDoneFlag;
[; ;i2c2.c: 110: uint8_t i2cErrors;
[; ;i2c2.c: 113: } I2C_OBJECT;
[; ;i2c2.c: 126: typedef enum {
[; ;i2c2.c: 127: S_MASTER_IDLE,
[; ;i2c2.c: 128: S_MASTER_RESTART,
[; ;i2c2.c: 129: S_MASTER_SEND_ADDR,
[; ;i2c2.c: 130: S_MASTER_SEND_DATA,
[; ;i2c2.c: 131: S_MASTER_SEND_STOP,
[; ;i2c2.c: 132: S_MASTER_ACK_ADDR,
[; ;i2c2.c: 133: S_MASTER_RCV_DATA,
[; ;i2c2.c: 134: S_MASTER_RCV_STOP,
[; ;i2c2.c: 135: S_MASTER_ACK_RCV_DATA,
[; ;i2c2.c: 136: S_MASTER_NOACK_STOP,
[; ;i2c2.c: 137: S_MASTER_SEND_ADDR_10BIT_LSB,
[; ;i2c2.c: 138: S_MASTER_10BIT_RESTART,
[; ;i2c2.c: 140: } I2C_MASTER_STATES;
[; ;i2c2.c: 174: void I2C2_FunctionComplete(void);
[; ;i2c2.c: 175: void I2C2_Stop(I2C2_MESSAGE_STATUS completion_code);
"181 mcc_generated_files/i2c2.c
[v _i2c2_tr_queue `S353 ~T0 @X0 -> -> 1 `i `ux s ]
[; ;i2c2.c: 181: static I2C_TR_QUEUE_ENTRY i2c2_tr_queue[1];
"182
[v _i2c2_object `S354 ~T0 @X0 1 s ]
[; ;i2c2.c: 182: static I2C_OBJECT i2c2_object;
"183
[v _i2c2_state `E2869 ~T0 @X0 1 s ]
[i _i2c2_state
. `E2869 0
]
[; ;i2c2.c: 183: static I2C_MASTER_STATES i2c2_state = S_MASTER_IDLE;
"184
[v _i2c2_trb_count `uc ~T0 @X0 1 s ]
[i _i2c2_trb_count
-> -> 0 `i `uc
]
[; ;i2c2.c: 184: static uint8_t i2c2_trb_count = 0;
"186
[v _p_i2c2_trb_current `*S350 ~T0 @X0 1 s ]
[i _p_i2c2_trb_current
-> -> 0 `i `*S350
]
[; ;i2c2.c: 186: static I2C2_TRANSACTION_REQUEST_BLOCK *p_i2c2_trb_current = (0);
"187
[v _p_i2c2_current `*S353 ~T0 @X0 1 s ]
[i _p_i2c2_current
-> -> 0 `i `*S353
]
[; ;i2c2.c: 187: static I2C_TR_QUEUE_ENTRY *p_i2c2_current = (0);
"194
[v _I2C2_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;i2c2.c: 194: void I2C2_Initialize(void) {
[e :U _I2C2_Initialize ]
[f ]
[; ;i2c2.c: 195: i2c2_object.pTrHead = i2c2_tr_queue;
"195
[e = . _i2c2_object 1 &U _i2c2_tr_queue ]
[; ;i2c2.c: 196: i2c2_object.pTrTail = i2c2_tr_queue;
"196
[e = . _i2c2_object 0 &U _i2c2_tr_queue ]
[; ;i2c2.c: 197: i2c2_object.trStatus.s.empty = 1;
"197
[e = . . . _i2c2_object 2 0 1 -> -> 1 `i `uc ]
[; ;i2c2.c: 198: i2c2_object.trStatus.s.full = 0;
"198
[e = . . . _i2c2_object 2 0 0 -> -> 0 `i `uc ]
[; ;i2c2.c: 200: i2c2_object.i2cErrors = 0;
"200
[e = . _i2c2_object 4 -> -> 0 `i `uc ]
[; ;i2c2.c: 203: SSP2STAT = 0x00;
"203
[e = _SSP2STAT -> -> 0 `i `uc ]
[; ;i2c2.c: 205: SSP2CON1 = 0x28;
"205
[e = _SSP2CON1 -> -> 40 `i `uc ]
[; ;i2c2.c: 207: SSP2CON3 = 0x00;
"207
[e = _SSP2CON3 -> -> 0 `i `uc ]
[; ;i2c2.c: 209: SSP2ADD = 0x03;
"209
[e = _SSP2ADD -> -> 3 `i `uc ]
[; ;i2c2.c: 213: PIR4bits.SSP2IF = 0;
"213
[e = . . _PIR4bits 0 0 -> -> 0 `i `uc ]
[; ;i2c2.c: 215: PIE4bits.SSP2IE = 1;
"215
[e = . . _PIE4bits 0 0 -> -> 1 `i `uc ]
[; ;i2c2.c: 217: }
"217
[e :UE 355 ]
}
"219
[v _I2C2_ErrorCountGet `(uc ~T0 @X0 1 ef ]
{
[; ;i2c2.c: 219: uint8_t I2C2_ErrorCountGet(void) {
[e :U _I2C2_ErrorCountGet ]
[f ]
"220
[v _ret `uc ~T0 @X0 1 a ]
[; ;i2c2.c: 220: uint8_t ret;
[; ;i2c2.c: 222: ret = i2c2_object.i2cErrors;
"222
[e = _ret . _i2c2_object 4 ]
[; ;i2c2.c: 223: return ret;
"223
[e ) _ret ]
[e $UE 356  ]
[; ;i2c2.c: 224: }
"224
[e :UE 356 ]
}
"226
[v _I2C2_ISR `(v ~T0 @X0 1 ef ]
{
[; ;i2c2.c: 226: void I2C2_ISR(void) {
[e :U _I2C2_ISR ]
[f ]
"228
[v F2898 `*uc ~T0 @X0 1 s pi2c_buf_ptr ]
"229
[v F2899 `ui ~T0 @X0 1 s i2c_address ]
[i F2899
-> -> 0 `i `ui
]
"230
[v F2900 `uc ~T0 @X0 1 s i2c_bytes_left ]
[i F2900
-> -> 0 `i `uc
]
"231
[v F2901 `uc ~T0 @X0 1 s i2c_10bit_address_restart ]
[i F2901
-> -> 0 `i `uc
]
[; ;i2c2.c: 228: static uint8_t *pi2c_buf_ptr;
[; ;i2c2.c: 229: static uint16_t i2c_address = 0;
[; ;i2c2.c: 230: static uint8_t i2c_bytes_left = 0;
[; ;i2c2.c: 231: static uint8_t i2c_10bit_address_restart = 0;
[; ;i2c2.c: 233: PIR4bits.SSP2IF = 0;
"233
[e = . . _PIR4bits 0 0 -> -> 0 `i `uc ]
[; ;i2c2.c: 237: if (SSP2CON1bits.WCOL) {
"237
[e $ ! != -> . . _SSP2CON1bits 0 7 `i -> -> -> 0 `i `Vuc `i 358  ]
{
[; ;i2c2.c: 239: SSP2CON1bits.WCOL = 0;
"239
[e = . . _SSP2CON1bits 0 7 -> -> 0 `i `uc ]
[; ;i2c2.c: 240: i2c2_state = S_MASTER_IDLE;
"240
[e = _i2c2_state . `E2869 0 ]
[; ;i2c2.c: 241: *(p_i2c2_current->pTrFlag) = I2C2_MESSAGE_FAIL;
"241
[e = *U . *U _p_i2c2_current 2 . `E2801 1 ]
[; ;i2c2.c: 244: p_i2c2_current = (0);
"244
[e = _p_i2c2_current -> -> 0 `i `*S353 ]
[; ;i2c2.c: 246: return;
"246
[e $UE 357  ]
"247
}
[e :U 358 ]
[; ;i2c2.c: 247: }
[; ;i2c2.c: 250: switch (i2c2_state) {
"250
[e $U 360  ]
{
[; ;i2c2.c: 251: case S_MASTER_IDLE:
"251
[e :U 361 ]
[; ;i2c2.c: 253: if (i2c2_object.trStatus.s.empty != 1) {
"253
[e $ ! != -> . . . _i2c2_object 2 0 1 `i -> 1 `i 362  ]
{
[; ;i2c2.c: 255: p_i2c2_current = i2c2_object.pTrHead;
"255
[e = _p_i2c2_current . _i2c2_object 1 ]
[; ;i2c2.c: 256: i2c2_trb_count = i2c2_object.pTrHead->count;
"256
[e = _i2c2_trb_count . *U . _i2c2_object 1 0 ]
[; ;i2c2.c: 257: p_i2c2_trb_current = i2c2_object.pTrHead->ptrb_list;
"257
[e = _p_i2c2_trb_current . *U . _i2c2_object 1 1 ]
[; ;i2c2.c: 259: i2c2_object.pTrHead++;
"259
[e ++ . _i2c2_object 1 * -> -> 1 `i `x -> -> # *U . _i2c2_object 1 `i `x ]
[; ;i2c2.c: 262: if (i2c2_object.pTrHead == (i2c2_tr_queue + 1)) {
"262
[e $ ! == . _i2c2_object 1 + &U _i2c2_tr_queue * -> -> 1 `i `x -> -> # *U &U _i2c2_tr_queue `i `x 363  ]
{
[; ;i2c2.c: 264: i2c2_object.pTrHead = i2c2_tr_queue;
"264
[e = . _i2c2_object 1 &U _i2c2_tr_queue ]
"265
}
[e :U 363 ]
[; ;i2c2.c: 265: }
[; ;i2c2.c: 269: i2c2_object.trStatus.s.full = 0;
"269
[e = . . . _i2c2_object 2 0 0 -> -> 0 `i `uc ]
[; ;i2c2.c: 272: if (i2c2_object.pTrHead == i2c2_object.pTrTail) {
"272
[e $ ! == . _i2c2_object 1 . _i2c2_object 0 364  ]
{
[; ;i2c2.c: 274: i2c2_object.trStatus.s.empty = 1;
"274
[e = . . . _i2c2_object 2 0 1 -> -> 1 `i `uc ]
"275
}
[e :U 364 ]
[; ;i2c2.c: 275: }
[; ;i2c2.c: 278: SSP2CON2bits.SEN = 1;
"278
[e = . . _SSP2CON2bits 0 0 -> -> 1 `i `uc ]
[; ;i2c2.c: 281: i2c2_state = S_MASTER_SEND_ADDR;
"281
[e = _i2c2_state . `E2869 2 ]
"282
}
[e :U 362 ]
[; ;i2c2.c: 282: }
[; ;i2c2.c: 284: break;
"284
[e $U 359  ]
[; ;i2c2.c: 286: case S_MASTER_RESTART:
"286
[e :U 365 ]
[; ;i2c2.c: 291: SSP2CON2bits.RSEN = 1;
"291
[e = . . _SSP2CON2bits 0 1 -> -> 1 `i `uc ]
[; ;i2c2.c: 294: i2c2_state = S_MASTER_SEND_ADDR;
"294
[e = _i2c2_state . `E2869 2 ]
[; ;i2c2.c: 296: break;
"296
[e $U 359  ]
[; ;i2c2.c: 298: case S_MASTER_SEND_ADDR_10BIT_LSB:
"298
[e :U 366 ]
[; ;i2c2.c: 300: if (SSP2CON2bits.ACKSTAT) {
"300
[e $ ! != -> . . _SSP2CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 367  ]
{
[; ;i2c2.c: 301: i2c2_object.i2cErrors++;
"301
[e ++ . _i2c2_object 4 -> -> 1 `i `uc ]
[; ;i2c2.c: 302: I2C2_Stop(I2C2_MESSAGE_ADDRESS_NO_ACK);
"302
[e ( _I2C2_Stop (1 . `E2801 4 ]
"303
}
[; ;i2c2.c: 303: } else {
[e $U 368  ]
[e :U 367 ]
{
[; ;i2c2.c: 305: SSP2BUF = (i2c_address >> 1) & 0x00FF;
"305
[e = _SSP2BUF -> & >> F2899 -> 1 `i -> -> 255 `i `ui `uc ]
[; ;i2c2.c: 308: if (i2c_address & 0x01) {
"308
[e $ ! != & F2899 -> -> 1 `i `ui -> -> 0 `i `ui 369  ]
{
[; ;i2c2.c: 311: i2c2_state = S_MASTER_10BIT_RESTART;
"311
[e = _i2c2_state . `E2869 11 ]
"312
}
[; ;i2c2.c: 312: } else {
[e $U 370  ]
[e :U 369 ]
{
[; ;i2c2.c: 314: i2c2_state = S_MASTER_SEND_DATA;
"314
[e = _i2c2_state . `E2869 3 ]
"315
}
[e :U 370 ]
"316
}
[e :U 368 ]
[; ;i2c2.c: 315: }
[; ;i2c2.c: 316: }
[; ;i2c2.c: 318: break;
"318
[e $U 359  ]
[; ;i2c2.c: 320: case S_MASTER_10BIT_RESTART:
"320
[e :U 371 ]
[; ;i2c2.c: 322: if (SSP2CON2bits.ACKSTAT) {
"322
[e $ ! != -> . . _SSP2CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 372  ]
{
[; ;i2c2.c: 323: i2c2_object.i2cErrors++;
"323
[e ++ . _i2c2_object 4 -> -> 1 `i `uc ]
[; ;i2c2.c: 324: I2C2_Stop(I2C2_MESSAGE_ADDRESS_NO_ACK);
"324
[e ( _I2C2_Stop (1 . `E2801 4 ]
"325
}
[; ;i2c2.c: 325: } else {
[e $U 373  ]
[e :U 372 ]
{
[; ;i2c2.c: 328: SSP2CON2bits.RSEN = 1;
"328
[e = . . _SSP2CON2bits 0 1 -> -> 1 `i `uc ]
[; ;i2c2.c: 332: i2c_address = 0x00F0 | ((i2c_address >> 8) & 0x0006);
"332
[e = F2899 | -> -> 240 `i `ui & >> F2899 -> 8 `i -> -> 6 `i `ui ]
[; ;i2c2.c: 335: i2c_address |= 0x0001;
"335
[e =| F2899 -> -> 1 `i `ui ]
[; ;i2c2.c: 338: i2c_10bit_address_restart = 1;
"338
[e = F2901 -> -> 1 `i `uc ]
[; ;i2c2.c: 341: i2c2_state = S_MASTER_SEND_ADDR;
"341
[e = _i2c2_state . `E2869 2 ]
"342
}
[e :U 373 ]
[; ;i2c2.c: 342: }
[; ;i2c2.c: 344: break;
"344
[e $U 359  ]
[; ;i2c2.c: 346: case S_MASTER_SEND_ADDR:
"346
[e :U 374 ]
[; ;i2c2.c: 359: if (i2c_10bit_address_restart != 1) {
"359
[e $ ! != -> F2901 `i -> 1 `i 375  ]
{
[; ;i2c2.c: 361: i2c_address = p_i2c2_trb_current->address;
"361
[e = F2899 . *U _p_i2c2_trb_current 0 ]
[; ;i2c2.c: 362: pi2c_buf_ptr = p_i2c2_trb_current->pbuffer;
"362
[e = F2898 . *U _p_i2c2_trb_current 2 ]
[; ;i2c2.c: 363: i2c_bytes_left = p_i2c2_trb_current->length;
"363
[e = F2900 . *U _p_i2c2_trb_current 1 ]
"364
}
[e :U 375 ]
[; ;i2c2.c: 364: }
[; ;i2c2.c: 367: if (!1 && (0x0 != i2c_address)) {
"367
[e $ ! && ! != -> 1 `i -> 0 `i != -> -> 0 `i `ui F2899 376  ]
{
[; ;i2c2.c: 368: if (0 == i2c_10bit_address_restart) {
"368
[e $ ! == -> 0 `i -> F2901 `i 377  ]
{
[; ;i2c2.c: 372: SSP2BUF = 0xF0 | ((i2c_address >> 8) & 0x0006);
"372
[e = _SSP2BUF -> | -> -> 240 `i `ui & >> F2899 -> 8 `i -> -> 6 `i `ui `uc ]
[; ;i2c2.c: 373: i2c2_state = S_MASTER_SEND_ADDR_10BIT_LSB;
"373
[e = _i2c2_state . `E2869 10 ]
"374
}
[; ;i2c2.c: 374: } else {
[e $U 378  ]
[e :U 377 ]
{
[; ;i2c2.c: 376: SSP2BUF = i2c_address;
"376
[e = _SSP2BUF -> F2899 `uc ]
[; ;i2c2.c: 377: i2c2_state = S_MASTER_ACK_ADDR;
"377
[e = _i2c2_state . `E2869 5 ]
[; ;i2c2.c: 379: i2c_10bit_address_restart = 0;
"379
[e = F2901 -> -> 0 `i `uc ]
"380
}
[e :U 378 ]
"381
}
[; ;i2c2.c: 380: }
[; ;i2c2.c: 381: } else {
[e $U 379  ]
[e :U 376 ]
{
[; ;i2c2.c: 383: SSP2BUF = i2c_address;
"383
[e = _SSP2BUF -> F2899 `uc ]
[; ;i2c2.c: 384: if (i2c_address & 0x01) {
"384
[e $ ! != & F2899 -> -> 1 `i `ui -> -> 0 `i `ui 380  ]
{
[; ;i2c2.c: 386: i2c2_state = S_MASTER_ACK_ADDR;
"386
[e = _i2c2_state . `E2869 5 ]
"387
}
[; ;i2c2.c: 387: } else {
[e $U 381  ]
[e :U 380 ]
{
[; ;i2c2.c: 389: i2c2_state = S_MASTER_SEND_DATA;
"389
[e = _i2c2_state . `E2869 3 ]
"390
}
[e :U 381 ]
"391
}
[e :U 379 ]
[; ;i2c2.c: 390: }
[; ;i2c2.c: 391: }
[; ;i2c2.c: 392: break;
"392
[e $U 359  ]
[; ;i2c2.c: 394: case S_MASTER_SEND_DATA:
"394
[e :U 382 ]
[; ;i2c2.c: 397: if (SSP2CON2bits.ACKSTAT) {
"397
[e $ ! != -> . . _SSP2CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 383  ]
{
[; ;i2c2.c: 399: i2c2_object.i2cErrors++;
"399
[e ++ . _i2c2_object 4 -> -> 1 `i `uc ]
[; ;i2c2.c: 402: SSP2CON2bits.ACKSTAT = 0;
"402
[e = . . _SSP2CON2bits 0 6 -> -> 0 `i `uc ]
[; ;i2c2.c: 405: I2C2_Stop(I2C2_DATA_NO_ACK);
"405
[e ( _I2C2_Stop (1 . `E2801 5 ]
"407
}
[; ;i2c2.c: 407: } else {
[e $U 384  ]
[e :U 383 ]
{
[; ;i2c2.c: 409: if (i2c_bytes_left-- == 0U) {
"409
[e $ ! == -> -- F2900 -> -> 1 `i `uc `ui -> 0 `ui 385  ]
{
[; ;i2c2.c: 413: p_i2c2_trb_current++;
"413
[e ++ _p_i2c2_trb_current * -> -> 1 `i `x -> -> # *U _p_i2c2_trb_current `i `x ]
[; ;i2c2.c: 416: if (--i2c2_trb_count == 0) {
"416
[e $ ! == -> =- _i2c2_trb_count -> -> 1 `i `uc `i -> 0 `i 386  ]
{
[; ;i2c2.c: 417: I2C2_Stop(I2C2_MESSAGE_COMPLETE);
"417
[e ( _I2C2_Stop (1 . `E2801 0 ]
"418
}
[; ;i2c2.c: 418: } else {
[e $U 387  ]
[e :U 386 ]
{
[; ;i2c2.c: 425: SSP2CON2bits.RSEN = 1;
"425
[e = . . _SSP2CON2bits 0 1 -> -> 1 `i `uc ]
[; ;i2c2.c: 428: i2c2_state = S_MASTER_SEND_ADDR;
"428
[e = _i2c2_state . `E2869 2 ]
"430
}
[e :U 387 ]
"431
}
[; ;i2c2.c: 430: }
[; ;i2c2.c: 431: } else {
[e $U 388  ]
[e :U 385 ]
{
[; ;i2c2.c: 433: SSP2BUF = *pi2c_buf_ptr++;
"433
[e = _SSP2BUF *U ++ F2898 * -> -> 1 `i `x -> -> # *U F2898 `i `x ]
"434
}
[e :U 388 ]
"435
}
[e :U 384 ]
[; ;i2c2.c: 434: }
[; ;i2c2.c: 435: }
[; ;i2c2.c: 436: break;
"436
[e $U 359  ]
[; ;i2c2.c: 438: case S_MASTER_ACK_ADDR:
"438
[e :U 389 ]
[; ;i2c2.c: 441: if (SSP2CON2bits.ACKSTAT) {
"441
[e $ ! != -> . . _SSP2CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 390  ]
{
[; ;i2c2.c: 444: i2c2_object.i2cErrors++;
"444
[e ++ . _i2c2_object 4 -> -> 1 `i `uc ]
[; ;i2c2.c: 447: I2C2_Stop(I2C2_MESSAGE_ADDRESS_NO_ACK);
"447
[e ( _I2C2_Stop (1 . `E2801 4 ]
[; ;i2c2.c: 450: SSP2CON2bits.ACKSTAT = 0;
"450
[e = . . _SSP2CON2bits 0 6 -> -> 0 `i `uc ]
"451
}
[; ;i2c2.c: 451: } else {
[e $U 391  ]
[e :U 390 ]
{
[; ;i2c2.c: 452: SSP2CON2bits.RCEN = 1;
"452
[e = . . _SSP2CON2bits 0 3 -> -> 1 `i `uc ]
[; ;i2c2.c: 453: i2c2_state = S_MASTER_ACK_RCV_DATA;
"453
[e = _i2c2_state . `E2869 8 ]
"454
}
[e :U 391 ]
[; ;i2c2.c: 454: }
[; ;i2c2.c: 455: break;
"455
[e $U 359  ]
[; ;i2c2.c: 457: case S_MASTER_RCV_DATA:
"457
[e :U 392 ]
[; ;i2c2.c: 462: i2c2_state = S_MASTER_ACK_RCV_DATA;
"462
[e = _i2c2_state . `E2869 8 ]
[; ;i2c2.c: 465: SSP2CON2bits.RCEN = 1;
"465
[e = . . _SSP2CON2bits 0 3 -> -> 1 `i `uc ]
[; ;i2c2.c: 467: break;
"467
[e $U 359  ]
[; ;i2c2.c: 469: case S_MASTER_ACK_RCV_DATA:
"469
[e :U 393 ]
[; ;i2c2.c: 472: *pi2c_buf_ptr++ = SSP2BUF;
"472
[e = *U ++ F2898 * -> -> 1 `i `x -> -> # *U F2898 `i `x _SSP2BUF ]
[; ;i2c2.c: 475: if (--i2c_bytes_left) {
"475
[e $ ! != -> =- F2900 -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 394  ]
{
[; ;i2c2.c: 481: SSP2CON2bits.ACKDT = 0;
"481
[e = . . _SSP2CON2bits 0 5 -> -> 0 `i `uc ]
[; ;i2c2.c: 484: i2c2_state = S_MASTER_RCV_DATA;
"484
[e = _i2c2_state . `E2869 6 ]
"485
}
[; ;i2c2.c: 485: } else {
[e $U 395  ]
[e :U 394 ]
{
[; ;i2c2.c: 489: SSP2CON2bits.ACKDT = 1;
"489
[e = . . _SSP2CON2bits 0 5 -> -> 1 `i `uc ]
[; ;i2c2.c: 491: I2C2_FunctionComplete();
"491
[e ( _I2C2_FunctionComplete ..  ]
"492
}
[e :U 395 ]
[; ;i2c2.c: 492: }
[; ;i2c2.c: 495: SSP2CON2bits.ACKEN = 1;
"495
[e = . . _SSP2CON2bits 0 4 -> -> 1 `i `uc ]
[; ;i2c2.c: 496: break;
"496
[e $U 359  ]
[; ;i2c2.c: 498: case S_MASTER_RCV_STOP:
"498
[e :U 396 ]
"499
[e :U 397 ]
[; ;i2c2.c: 499: case S_MASTER_SEND_STOP:
[; ;i2c2.c: 502: I2C2_Stop(I2C2_MESSAGE_COMPLETE);
"502
[e ( _I2C2_Stop (1 . `E2801 0 ]
[; ;i2c2.c: 503: break;
"503
[e $U 359  ]
[; ;i2c2.c: 505: default:
"505
[e :U 398 ]
[; ;i2c2.c: 509: i2c2_object.i2cErrors++;
"509
[e ++ . _i2c2_object 4 -> -> 1 `i `uc ]
[; ;i2c2.c: 510: I2C2_Stop(I2C2_LOST_STATE);
"510
[e ( _I2C2_Stop (1 . `E2801 6 ]
[; ;i2c2.c: 511: break;
"511
[e $U 359  ]
"513
}
[; ;i2c2.c: 513: }
[e $U 359  ]
"250
[e :U 360 ]
[e [\ _i2c2_state , $ . `E2869 0 361
 , $ . `E2869 1 365
 , $ . `E2869 10 366
 , $ . `E2869 11 371
 , $ . `E2869 2 374
 , $ . `E2869 3 382
 , $ . `E2869 5 389
 , $ . `E2869 6 392
 , $ . `E2869 8 393
 , $ . `E2869 7 396
 , $ . `E2869 4 397
 398 ]
"513
[e :U 359 ]
[; ;i2c2.c: 514: }
"514
[e :UE 357 ]
}
"516
[v _I2C2_FunctionComplete `(v ~T0 @X0 1 ef ]
{
[; ;i2c2.c: 516: void I2C2_FunctionComplete(void) {
[e :U _I2C2_FunctionComplete ]
[f ]
[; ;i2c2.c: 519: p_i2c2_trb_current++;
"519
[e ++ _p_i2c2_trb_current * -> -> 1 `i `x -> -> # *U _p_i2c2_trb_current `i `x ]
[; ;i2c2.c: 522: if (--i2c2_trb_count == 0) {
"522
[e $ ! == -> =- _i2c2_trb_count -> -> 1 `i `uc `i -> 0 `i 400  ]
{
[; ;i2c2.c: 523: i2c2_state = S_MASTER_SEND_STOP;
"523
[e = _i2c2_state . `E2869 4 ]
"524
}
[; ;i2c2.c: 524: } else {
[e $U 401  ]
[e :U 400 ]
{
[; ;i2c2.c: 525: i2c2_state = S_MASTER_RESTART;
"525
[e = _i2c2_state . `E2869 1 ]
"526
}
[e :U 401 ]
[; ;i2c2.c: 526: }
[; ;i2c2.c: 528: }
"528
[e :UE 399 ]
}
"530
[v _I2C2_Stop `(v ~T0 @X0 1 ef1`E2801 ]
{
[; ;i2c2.c: 530: void I2C2_Stop(I2C2_MESSAGE_STATUS completion_code) {
[e :U _I2C2_Stop ]
[v _completion_code `E2801 ~T0 @X0 1 r1 ]
[f ]
[; ;i2c2.c: 532: SSP2CON2bits.PEN = 1;
"532
[e = . . _SSP2CON2bits 0 2 -> -> 1 `i `uc ]
[; ;i2c2.c: 535: if (p_i2c2_current->pTrFlag != (0)) {
"535
[e $ ! != . *U _p_i2c2_current 2 -> -> 0 `i `*E2801 403  ]
{
[; ;i2c2.c: 537: *(p_i2c2_current->pTrFlag) = completion_code;
"537
[e = *U . *U _p_i2c2_current 2 _completion_code ]
"538
}
[e :U 403 ]
[; ;i2c2.c: 538: }
[; ;i2c2.c: 541: i2c2_state = S_MASTER_IDLE;
"541
[e = _i2c2_state . `E2869 0 ]
[; ;i2c2.c: 543: }
"543
[e :UE 402 ]
}
"545
[v _I2C2_MasterWrite `(v ~T0 @X0 1 ef4`*uc`uc`ui`*E2801 ]
"549
{
[; ;i2c2.c: 545: void I2C2_MasterWrite(
[; ;i2c2.c: 546: uint8_t *pdata,
[; ;i2c2.c: 547: uint8_t length,
[; ;i2c2.c: 548: uint16_t address,
[; ;i2c2.c: 549: I2C2_MESSAGE_STATUS *pflag) {
[e :U _I2C2_MasterWrite ]
"546
[v _pdata `*uc ~T0 @X0 1 r1 ]
"547
[v _length `uc ~T0 @X0 1 r2 ]
"548
[v _address `ui ~T0 @X0 1 r3 ]
"549
[v _pflag `*E2801 ~T0 @X0 1 r4 ]
[f ]
"550
[v F2908 `S350 ~T0 @X0 1 s trBlock ]
[; ;i2c2.c: 550: static I2C2_TRANSACTION_REQUEST_BLOCK trBlock;
[; ;i2c2.c: 553: if (i2c2_object.trStatus.s.full != 1) {
"553
[e $ ! != -> . . . _i2c2_object 2 0 0 `i -> 1 `i 405  ]
{
[; ;i2c2.c: 554: I2C2_MasterWriteTRBBuild(&trBlock, pdata, length, address);
"554
[e ( _I2C2_MasterWriteTRBBuild (4 , , , &U F2908 _pdata _length _address ]
[; ;i2c2.c: 555: I2C2_MasterTRBInsert(1, &trBlock, pflag);
"555
[e ( _I2C2_MasterTRBInsert (3 , , -> -> 1 `i `uc &U F2908 _pflag ]
"556
}
[; ;i2c2.c: 556: } else {
[e $U 406  ]
[e :U 405 ]
{
[; ;i2c2.c: 557: *pflag = I2C2_MESSAGE_FAIL;
"557
[e = *U _pflag . `E2801 1 ]
"558
}
[e :U 406 ]
[; ;i2c2.c: 558: }
[; ;i2c2.c: 560: }
"560
[e :UE 404 ]
}
"562
[v _I2C2_MasterRead `(v ~T0 @X0 1 ef4`*uc`uc`ui`*E2801 ]
"566
{
[; ;i2c2.c: 562: void I2C2_MasterRead(
[; ;i2c2.c: 563: uint8_t *pdata,
[; ;i2c2.c: 564: uint8_t length,
[; ;i2c2.c: 565: uint16_t address,
[; ;i2c2.c: 566: I2C2_MESSAGE_STATUS *pflag) {
[e :U _I2C2_MasterRead ]
"563
[v _pdata `*uc ~T0 @X0 1 r1 ]
"564
[v _length `uc ~T0 @X0 1 r2 ]
"565
[v _address `ui ~T0 @X0 1 r3 ]
"566
[v _pflag `*E2801 ~T0 @X0 1 r4 ]
[f ]
"567
[v F2913 `S350 ~T0 @X0 1 s trBlock ]
[; ;i2c2.c: 567: static I2C2_TRANSACTION_REQUEST_BLOCK trBlock;
[; ;i2c2.c: 571: if (i2c2_object.trStatus.s.full != 1) {
"571
[e $ ! != -> . . . _i2c2_object 2 0 0 `i -> 1 `i 408  ]
{
[; ;i2c2.c: 572: I2C2_MasterReadTRBBuild(&trBlock, pdata, length, address);
"572
[e ( _I2C2_MasterReadTRBBuild (4 , , , &U F2913 _pdata _length _address ]
[; ;i2c2.c: 573: I2C2_MasterTRBInsert(1, &trBlock, pflag);
"573
[e ( _I2C2_MasterTRBInsert (3 , , -> -> 1 `i `uc &U F2913 _pflag ]
"574
}
[; ;i2c2.c: 574: } else {
[e $U 409  ]
[e :U 408 ]
{
[; ;i2c2.c: 575: *pflag = I2C2_MESSAGE_FAIL;
"575
[e = *U _pflag . `E2801 1 ]
"576
}
[e :U 409 ]
[; ;i2c2.c: 576: }
[; ;i2c2.c: 578: }
"578
[e :UE 407 ]
}
"580
[v _I2C2_MasterTRBInsert `(v ~T0 @X0 1 ef3`uc`*S350`*E2801 ]
"583
{
[; ;i2c2.c: 580: void I2C2_MasterTRBInsert(
[; ;i2c2.c: 581: uint8_t count,
[; ;i2c2.c: 582: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb_list,
[; ;i2c2.c: 583: I2C2_MESSAGE_STATUS *pflag) {
[e :U _I2C2_MasterTRBInsert ]
"581
[v _count `uc ~T0 @X0 1 r1 ]
"582
[v _ptrb_list `*S350 ~T0 @X0 1 r2 ]
"583
[v _pflag `*E2801 ~T0 @X0 1 r3 ]
[f ]
[; ;i2c2.c: 586: if (i2c2_object.trStatus.s.full != 1) {
"586
[e $ ! != -> . . . _i2c2_object 2 0 0 `i -> 1 `i 411  ]
{
[; ;i2c2.c: 587: *pflag = I2C2_MESSAGE_PENDING;
"587
[e = *U _pflag . `E2801 2 ]
[; ;i2c2.c: 589: i2c2_object.pTrTail->ptrb_list = ptrb_list;
"589
[e = . *U . _i2c2_object 0 1 _ptrb_list ]
[; ;i2c2.c: 590: i2c2_object.pTrTail->count = count;
"590
[e = . *U . _i2c2_object 0 0 _count ]
[; ;i2c2.c: 591: i2c2_object.pTrTail->pTrFlag = pflag;
"591
[e = . *U . _i2c2_object 0 2 _pflag ]
[; ;i2c2.c: 592: i2c2_object.pTrTail++;
"592
[e ++ . _i2c2_object 0 * -> -> 1 `i `x -> -> # *U . _i2c2_object 0 `i `x ]
[; ;i2c2.c: 595: if (i2c2_object.pTrTail == (i2c2_tr_queue + 1)) {
"595
[e $ ! == . _i2c2_object 0 + &U _i2c2_tr_queue * -> -> 1 `i `x -> -> # *U &U _i2c2_tr_queue `i `x 412  ]
{
[; ;i2c2.c: 597: i2c2_object.pTrTail = i2c2_tr_queue;
"597
[e = . _i2c2_object 0 &U _i2c2_tr_queue ]
"598
}
[e :U 412 ]
[; ;i2c2.c: 598: }
[; ;i2c2.c: 602: i2c2_object.trStatus.s.empty = 0;
"602
[e = . . . _i2c2_object 2 0 1 -> -> 0 `i `uc ]
[; ;i2c2.c: 605: if (i2c2_object.pTrHead == i2c2_object.pTrTail) {
"605
[e $ ! == . _i2c2_object 1 . _i2c2_object 0 413  ]
{
[; ;i2c2.c: 607: i2c2_object.trStatus.s.full = 1;
"607
[e = . . . _i2c2_object 2 0 0 -> -> 1 `i `uc ]
"608
}
[e :U 413 ]
"610
}
[; ;i2c2.c: 608: }
[; ;i2c2.c: 610: } else {
[e $U 414  ]
[e :U 411 ]
{
[; ;i2c2.c: 611: *pflag = I2C2_MESSAGE_FAIL;
"611
[e = *U _pflag . `E2801 1 ]
"612
}
[e :U 414 ]
[; ;i2c2.c: 612: }
[; ;i2c2.c: 615: if (*pflag == I2C2_MESSAGE_PENDING) {
"615
[e $ ! == -> *U _pflag `i -> . `E2801 2 `i 415  ]
{
[; ;i2c2.c: 616: while (i2c2_state != S_MASTER_IDLE);
"616
[e $U 416  ]
[e :U 417 ]
[e :U 416 ]
[e $ != -> _i2c2_state `i -> . `E2869 0 `i 417  ]
[e :U 418 ]
[; ;i2c2.c: 617: {
"617
{
[; ;i2c2.c: 620: PIR4bits.SSP2IF = 1;
"620
[e = . . _PIR4bits 0 0 -> -> 1 `i `uc ]
"621
}
"622
}
[e :U 415 ]
[; ;i2c2.c: 621: }
[; ;i2c2.c: 622: }
[; ;i2c2.c: 624: }
"624
[e :UE 410 ]
}
"626
[v _I2C2_MasterReadTRBBuild `(v ~T0 @X0 1 ef4`*S350`*uc`uc`ui ]
"630
{
[; ;i2c2.c: 626: void I2C2_MasterReadTRBBuild(
[; ;i2c2.c: 627: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c2.c: 628: uint8_t *pdata,
[; ;i2c2.c: 629: uint8_t length,
[; ;i2c2.c: 630: uint16_t address) {
[e :U _I2C2_MasterReadTRBBuild ]
"627
[v _ptrb `*S350 ~T0 @X0 1 r1 ]
"628
[v _pdata `*uc ~T0 @X0 1 r2 ]
"629
[v _length `uc ~T0 @X0 1 r3 ]
"630
[v _address `ui ~T0 @X0 1 r4 ]
[f ]
[; ;i2c2.c: 631: ptrb->address = address << 1;
"631
[e = . *U _ptrb 0 << _address -> 1 `i ]
[; ;i2c2.c: 633: ptrb->address |= 0x01;
"633
[e =| . *U _ptrb 0 -> -> 1 `i `ui ]
[; ;i2c2.c: 634: ptrb->length = length;
"634
[e = . *U _ptrb 1 _length ]
[; ;i2c2.c: 635: ptrb->pbuffer = pdata;
"635
[e = . *U _ptrb 2 _pdata ]
[; ;i2c2.c: 636: }
"636
[e :UE 419 ]
}
"638
[v _I2C2_MasterWriteTRBBuild `(v ~T0 @X0 1 ef4`*S350`*uc`uc`ui ]
"642
{
[; ;i2c2.c: 638: void I2C2_MasterWriteTRBBuild(
[; ;i2c2.c: 639: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c2.c: 640: uint8_t *pdata,
[; ;i2c2.c: 641: uint8_t length,
[; ;i2c2.c: 642: uint16_t address) {
[e :U _I2C2_MasterWriteTRBBuild ]
"639
[v _ptrb `*S350 ~T0 @X0 1 r1 ]
"640
[v _pdata `*uc ~T0 @X0 1 r2 ]
"641
[v _length `uc ~T0 @X0 1 r3 ]
"642
[v _address `ui ~T0 @X0 1 r4 ]
[f ]
[; ;i2c2.c: 643: ptrb->address = address << 1;
"643
[e = . *U _ptrb 0 << _address -> 1 `i ]
[; ;i2c2.c: 644: ptrb->length = length;
"644
[e = . *U _ptrb 1 _length ]
[; ;i2c2.c: 645: ptrb->pbuffer = pdata;
"645
[e = . *U _ptrb 2 _pdata ]
[; ;i2c2.c: 646: }
"646
[e :UE 420 ]
}
"648
[v _I2C2_MasterQueueIsEmpty `(uc ~T0 @X0 1 ef ]
{
[; ;i2c2.c: 648: bool I2C2_MasterQueueIsEmpty(void) {
[e :U _I2C2_MasterQueueIsEmpty ]
[f ]
[; ;i2c2.c: 649: return (i2c2_object.trStatus.s.empty);
"649
[e ) . . . _i2c2_object 2 0 1 ]
[e $UE 421  ]
[; ;i2c2.c: 650: }
"650
[e :UE 421 ]
}
"652
[v _I2C2_MasterQueueIsFull `(uc ~T0 @X0 1 ef ]
{
[; ;i2c2.c: 652: bool I2C2_MasterQueueIsFull(void) {
[e :U _I2C2_MasterQueueIsFull ]
[f ]
[; ;i2c2.c: 653: return (i2c2_object.trStatus.s.full);
"653
[e ) . . . _i2c2_object 2 0 0 ]
[e $UE 422  ]
[; ;i2c2.c: 654: }
"654
[e :UE 422 ]
}
"656
[v _I2C2_BusCollisionISR `(v ~T0 @X0 1 ef ]
{
[; ;i2c2.c: 656: void I2C2_BusCollisionISR(void) {
[e :U _I2C2_BusCollisionISR ]
[f ]
[; ;i2c2.c: 658: }
"658
[e :UE 423 ]
}
