{
  "design": {
    "design_info": {
      "boundary_crc": "0x472DB59EBCF616",
      "device": "xcku15p-ffve1517-3-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "pcie": {
        "bridge_input_clock": "",
        "pcie_bridge": "",
        "one": "",
        "reset_extender": ""
      },
      "eth_0": {
        "cmac": "",
        "cmac_control": "",
        "cmac_reset_mgr": ""
      },
      "source_200Mhz": {
        "proc_sys_reset": "",
        "one": "",
        "ibufds_200mhz": ""
      },
      "smartconnect": "",
      "debug_slave": "",
      "data_gen_0": "",
      "data_consumer_0": "",
      "eth_1": {
        "cmac": "",
        "cmac_control": "",
        "cmac_reset_mgr": ""
      },
      "data_gen_1": "",
      "data_consumer_1": "",
      "system_ila_0": "",
      "cmac_cdc": ""
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0"
      },
      "clk_200mhz": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "qsfp1_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0"
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      }
    },
    "ports": {
      "qsfp1_up": {
        "direction": "O"
      },
      "qsfp0_up": {
        "direction": "O"
      }
    },
    "components": {
      "pcie": {
        "interface_ports": {
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "led_pcie_link_up": {
            "direction": "O"
          },
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "bridge_input_clock": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie/bridge_input_clock",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "dma_reset_source_sel": {
                "value": "User_Reset"
              },
              "en_axi_slave_if": {
                "value": "false"
              },
              "enable_jtag_dbg": {
                "value": "false"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X0Y3"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              }
            },
            "interface_ports": {
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_0",
            "xci_path": "ip/top_level_xlconstant_0_0/top_level_xlconstant_0_0.xci",
            "inst_hier_path": "pcie/one"
          },
          "reset_extender": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_level_proc_sys_reset_0_1",
            "xci_path": "ip/top_level_proc_sys_reset_0_1/top_level_proc_sys_reset_0_1.xci",
            "inst_hier_path": "pcie/reset_extender"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "pcie_refclk",
              "bridge_input_clock/CLK_IN_D"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "pcie_bridge/S_AXI_LITE"
            ]
          },
          "xdma_0_M_AXI_B": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "bridge_input_clock_IBUF_DS_ODIV2": {
            "ports": [
              "bridge_input_clock/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "bridge_input_clock_IBUF_OUT": {
            "ports": [
              "bridge_input_clock/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          },
          "one_dout": {
            "ports": [
              "one/dout",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "reset_extender/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "reset_extender/peripheral_aresetn",
              "axi_aresetn"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk",
              "reset_extender/slowest_sync_clk"
            ]
          },
          "xdma_0_user_lnk_up": {
            "ports": [
              "pcie_bridge/user_lnk_up",
              "led_pcie_link_up"
            ]
          }
        }
      },
      "eth_0": {
        "interface_ports": {
          "qsfp_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "axis_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "sys_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "stream_clk": {
            "type": "clk",
            "direction": "O"
          },
          "stream_resetn": {
            "type": "rst",
            "direction": "O"
          },
          "aligned": {
            "direction": "O"
          }
        },
        "components": {
          "cmac": {
            "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
            "xci_name": "top_level_cmac_usplus_0_0",
            "xci_path": "ip/top_level_cmac_usplus_0_0/top_level_cmac_usplus_0_0.xci",
            "inst_hier_path": "eth_0/cmac",
            "parameters": {
              "CMAC_CAUI4_MODE": {
                "value": "1"
              },
              "CMAC_CORE_SELECT": {
                "value": "CMACE4_X0Y0"
              },
              "GT_DRP_CLK": {
                "value": "156.25"
              },
              "GT_GROUP_SELECT": {
                "value": "X0Y0~X0Y3"
              },
              "GT_REF_CLK_FREQ": {
                "value": "156.25"
              },
              "INCLUDE_RS_FEC": {
                "value": "1"
              },
              "NUM_LANES": {
                "value": "4x25"
              },
              "RX_FLOW_CONTROL": {
                "value": "0"
              },
              "TX_FLOW_CONTROL": {
                "value": "0"
              },
              "USER_INTERFACE": {
                "value": "AXIS"
              }
            }
          },
          "cmac_control": {
            "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
            "xci_name": "top_level_cmac_control_0_0",
            "xci_path": "ip/top_level_cmac_control_0_0/top_level_cmac_control_0_0.xci",
            "inst_hier_path": "eth_0/cmac_control",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cmac_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "rs_fec": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                "port_maps": {
                  "ctl_rx_rsfec_enable": {
                    "physical_name": "ctl_rx_rsfec_enable",
                    "direction": "O"
                  },
                  "ctl_rx_rsfec_enable_correction": {
                    "physical_name": "ctl_rx_rsfec_enable_correction",
                    "direction": "O"
                  },
                  "ctl_rx_rsfec_enable_indication": {
                    "physical_name": "ctl_rx_rsfec_enable_indication",
                    "direction": "O"
                  },
                  "ctl_tx_rsfec_enable": {
                    "physical_name": "ctl_tx_rsfec_enable",
                    "direction": "O"
                  }
                }
              },
              "ctl_tx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                "port_maps": {
                  "ctl_enable": {
                    "physical_name": "ctl_tx_enable",
                    "direction": "O"
                  },
                  "ctl_tx_send_rfi": {
                    "physical_name": "ctl_tx_send_rfi",
                    "direction": "O"
                  }
                }
              },
              "ctl_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                "port_maps": {
                  "ctl_enable": {
                    "physical_name": "ctl_rx_enable",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "stat_rx_aligned": {
                "direction": "I"
              }
            }
          },
          "cmac_reset_mgr": {
            "vlnv": "xilinx.com:module_ref:cmac_reset_mgr:1.0",
            "xci_name": "top_level_cmac_reset_mgr_0_0",
            "xci_path": "ip/top_level_cmac_reset_mgr_0_0/top_level_cmac_reset_mgr_0_0.xci",
            "inst_hier_path": "eth_0/cmac_reset_mgr",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cmac_reset_mgr",
              "boundary_crc": "0x0"
            },
            "ports": {
              "src_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "init_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "init_reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "156250000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_ref_clk_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "stream_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "stream_resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "init_reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "axis_tx",
              "cmac/axis_tx"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "axis_rx",
              "cmac/axis_rx"
            ]
          },
          "cmac_control_ctl_rx": {
            "interface_ports": [
              "cmac_control/ctl_rx",
              "cmac/ctl_rx"
            ]
          },
          "cmac_control_ctl_tx": {
            "interface_ports": [
              "cmac_control/ctl_tx",
              "cmac/ctl_tx"
            ]
          },
          "cmac_control_rs_fec": {
            "interface_ports": [
              "cmac_control/rs_fec",
              "cmac/rs_fec_in"
            ]
          },
          "cmac_usplus_0_gt_serial_port": {
            "interface_ports": [
              "qsfp_gt",
              "cmac/gt_serial_port"
            ]
          },
          "gt_ref_clk_0_1": {
            "interface_ports": [
              "qsfp_clk",
              "cmac/gt_ref_clk"
            ]
          }
        },
        "nets": {
          "clk_0_1": {
            "ports": [
              "cmac/gt_ref_clk_out",
              "cmac/init_clk",
              "cmac/drp_clk",
              "cmac_reset_mgr/init_clk"
            ]
          },
          "cmac_gt_rxusrclk2": {
            "ports": [
              "cmac/gt_txusrclk2",
              "cmac/rx_clk",
              "stream_clk",
              "cmac_reset_mgr/stream_clk"
            ]
          },
          "cmac_reset_mgr_0_stream_resetn": {
            "ports": [
              "cmac_reset_mgr/stream_resetn",
              "stream_resetn"
            ]
          },
          "cmac_stat_rx_aligned": {
            "ports": [
              "cmac/stat_rx_aligned",
              "aligned",
              "cmac_control/stat_rx_aligned"
            ]
          },
          "init_clk_reset_peripheral_reset": {
            "ports": [
              "cmac_reset_mgr/init_reset",
              "cmac/sys_reset",
              "cmac/core_rx_reset",
              "cmac/core_tx_reset",
              "cmac/core_drp_reset"
            ]
          },
          "sys_reset_1": {
            "ports": [
              "sys_resetn",
              "cmac_reset_mgr/src_aresetn"
            ]
          }
        }
      },
      "source_200Mhz": {
        "interface_ports": {
          "clk_200mhz": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "resetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "proc_sys_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_level_proc_sys_reset_0_0",
            "xci_path": "ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xci",
            "inst_hier_path": "source_200Mhz/proc_sys_reset"
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_1",
            "xci_path": "ip/top_level_xlconstant_0_1/top_level_xlconstant_0_1.xci",
            "inst_hier_path": "source_200Mhz/one"
          },
          "ibufds_200mhz": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_2",
            "xci_path": "ip/top_level_util_ds_buf_0_2/top_level_util_ds_buf_0_2.xci",
            "inst_hier_path": "source_200Mhz/ibufds_200mhz"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "clk_200mhz",
              "ibufds_200mhz/CLK_IN_D"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_out1": {
            "ports": [
              "ibufds_200mhz/IBUF_OUT",
              "proc_sys_reset/slowest_sync_clk",
              "clk"
            ]
          },
          "one_dout": {
            "ports": [
              "one/dout",
              "proc_sys_reset/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset/peripheral_aresetn",
              "resetn"
            ]
          },
          "proc_sys_reset_peripheral_reset": {
            "ports": [
              "proc_sys_reset/peripheral_reset",
              "peripheral_reset"
            ]
          }
        }
      },
      "smartconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "top_level_smartconnect_0_0",
        "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "debug_slave": {
        "vlnv": "xilinx.com:module_ref:debug_slave:1.0",
        "xci_name": "top_level_debug_slave_0_0",
        "xci_path": "ip/top_level_debug_slave_0_0/top_level_debug_slave_0_0.xci",
        "inst_hier_path": "debug_slave",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "debug_slave",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "data_gen_0": {
        "vlnv": "xilinx.com:module_ref:data_gen:1.0",
        "xci_name": "top_level_data_gen_0_0",
        "xci_path": "ip/top_level_data_gen_0_0/top_level_data_gen_0_0.xci",
        "inst_hier_path": "data_gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_gen",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "AXIS_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_TREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "data_consumer_0": {
        "vlnv": "xilinx.com:module_ref:data_consumer:1.0",
        "xci_name": "top_level_data_consumer_0_0",
        "xci_path": "ip/top_level_data_consumer_0_0/top_level_data_consumer_0_0.xci",
        "inst_hier_path": "data_consumer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_consumer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_RX": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_RX_TDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_RX_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "AXIS_RX_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_RX_TREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_RX",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "packet_id": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "cycle_id": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "eth_1": {
        "interface_ports": {
          "qsfp_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "axis_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "sys_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "stream_clk": {
            "type": "clk",
            "direction": "O"
          },
          "stream_resetn": {
            "type": "rst",
            "direction": "O"
          },
          "aligned": {
            "direction": "O"
          }
        },
        "components": {
          "cmac": {
            "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
            "xci_name": "top_level_cmac_0",
            "xci_path": "ip/top_level_cmac_0/top_level_cmac_0.xci",
            "inst_hier_path": "eth_1/cmac",
            "parameters": {
              "CMAC_CAUI4_MODE": {
                "value": "1"
              },
              "CMAC_CORE_SELECT": {
                "value": "CMACE4_X0Y1"
              },
              "GT_DRP_CLK": {
                "value": "156.25"
              },
              "GT_GROUP_SELECT": {
                "value": "X0Y4~X0Y7"
              },
              "GT_REF_CLK_FREQ": {
                "value": "156.25"
              },
              "INCLUDE_RS_FEC": {
                "value": "1"
              },
              "NUM_LANES": {
                "value": "4x25"
              },
              "RX_FLOW_CONTROL": {
                "value": "0"
              },
              "TX_FLOW_CONTROL": {
                "value": "0"
              },
              "USER_INTERFACE": {
                "value": "AXIS"
              }
            }
          },
          "cmac_control": {
            "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
            "xci_name": "top_level_cmac_control_1",
            "xci_path": "ip/top_level_cmac_control_1/top_level_cmac_control_1.xci",
            "inst_hier_path": "eth_1/cmac_control",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cmac_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "rs_fec": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                "port_maps": {
                  "ctl_rx_rsfec_enable": {
                    "physical_name": "ctl_rx_rsfec_enable",
                    "direction": "O"
                  },
                  "ctl_rx_rsfec_enable_correction": {
                    "physical_name": "ctl_rx_rsfec_enable_correction",
                    "direction": "O"
                  },
                  "ctl_rx_rsfec_enable_indication": {
                    "physical_name": "ctl_rx_rsfec_enable_indication",
                    "direction": "O"
                  },
                  "ctl_tx_rsfec_enable": {
                    "physical_name": "ctl_tx_rsfec_enable",
                    "direction": "O"
                  }
                }
              },
              "ctl_tx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                "port_maps": {
                  "ctl_enable": {
                    "physical_name": "ctl_tx_enable",
                    "direction": "O"
                  },
                  "ctl_tx_send_rfi": {
                    "physical_name": "ctl_tx_send_rfi",
                    "direction": "O"
                  }
                }
              },
              "ctl_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                "port_maps": {
                  "ctl_enable": {
                    "physical_name": "ctl_rx_enable",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "stat_rx_aligned": {
                "direction": "I"
              }
            }
          },
          "cmac_reset_mgr": {
            "vlnv": "xilinx.com:module_ref:cmac_reset_mgr:1.0",
            "xci_name": "top_level_cmac_reset_mgr_1",
            "xci_path": "ip/top_level_cmac_reset_mgr_1/top_level_cmac_reset_mgr_1.xci",
            "inst_hier_path": "eth_1/cmac_reset_mgr",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cmac_reset_mgr",
              "boundary_crc": "0x0"
            },
            "ports": {
              "src_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "init_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "init_reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "156250000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_0_gt_ref_clk_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "stream_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "stream_resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_cmac_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "init_reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "axis_tx",
              "cmac/axis_tx"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "axis_rx",
              "cmac/axis_rx"
            ]
          },
          "cmac_control_ctl_rx": {
            "interface_ports": [
              "cmac_control/ctl_rx",
              "cmac/ctl_rx"
            ]
          },
          "cmac_control_ctl_tx": {
            "interface_ports": [
              "cmac_control/ctl_tx",
              "cmac/ctl_tx"
            ]
          },
          "cmac_control_rs_fec": {
            "interface_ports": [
              "cmac_control/rs_fec",
              "cmac/rs_fec_in"
            ]
          },
          "cmac_usplus_0_gt_serial_port": {
            "interface_ports": [
              "qsfp_gt",
              "cmac/gt_serial_port"
            ]
          },
          "gt_ref_clk_0_1": {
            "interface_ports": [
              "qsfp_clk",
              "cmac/gt_ref_clk"
            ]
          }
        },
        "nets": {
          "clk_0_1": {
            "ports": [
              "cmac/gt_ref_clk_out",
              "cmac/init_clk",
              "cmac/drp_clk",
              "cmac_reset_mgr/init_clk"
            ]
          },
          "cmac_gt_rxusrclk2": {
            "ports": [
              "cmac/gt_txusrclk2",
              "cmac/rx_clk",
              "stream_clk",
              "cmac_reset_mgr/stream_clk"
            ]
          },
          "cmac_reset_mgr_0_stream_resetn": {
            "ports": [
              "cmac_reset_mgr/stream_resetn",
              "stream_resetn"
            ]
          },
          "cmac_stat_rx_aligned": {
            "ports": [
              "cmac/stat_rx_aligned",
              "aligned",
              "cmac_control/stat_rx_aligned"
            ]
          },
          "init_clk_reset_peripheral_reset": {
            "ports": [
              "cmac_reset_mgr/init_reset",
              "cmac/sys_reset",
              "cmac/core_rx_reset",
              "cmac/core_tx_reset",
              "cmac/core_drp_reset"
            ]
          },
          "sys_reset_1": {
            "ports": [
              "sys_resetn",
              "cmac_reset_mgr/src_aresetn"
            ]
          }
        }
      },
      "data_gen_1": {
        "vlnv": "xilinx.com:module_ref:data_gen:1.0",
        "xci_name": "top_level_data_gen_0_1",
        "xci_path": "ip/top_level_data_gen_0_1/top_level_data_gen_0_1.xci",
        "inst_hier_path": "data_gen_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_gen",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "AXIS_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_TREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "data_consumer_1": {
        "vlnv": "xilinx.com:module_ref:data_consumer:1.0",
        "xci_name": "top_level_data_consumer_0_1",
        "xci_path": "ip/top_level_data_consumer_0_1/top_level_data_consumer_0_1.xci",
        "inst_hier_path": "data_consumer_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_consumer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_RX": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_RX_TDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_RX_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "AXIS_RX_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_RX_TREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_RX",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "packet_id": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "cycle_id": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "top_level_system_ila_0_0",
        "xci_path": "ip/top_level_system_ila_0_0/top_level_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_NUM_MONITOR_SLOTS": {
            "value": "4"
          },
          "C_SLOT": {
            "value": "3"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_2_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_3_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_1_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_2_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_3_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "cmac_cdc": {
        "vlnv": "xilinx.com:module_ref:cmac_cdc:1.0",
        "xci_name": "top_level_cmac_cdc_0_0",
        "xci_path": "ip/top_level_cmac_cdc_0_0/top_level_cmac_cdc_0_0.xci",
        "inst_hier_path": "cmac_cdc",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cmac_cdc",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "cmac0_rx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "cmac0_rx_tdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "cmac0_rx_tkeep",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "cmac0_rx_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "cmac0_rx_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "cmac0_rx_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "cmac0_rx_tready",
                "direction": "O"
              }
            }
          },
          "cmac0_tx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "cmac0_tx_tdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "cmac0_tx_tkeep",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "cmac0_tx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "cmac0_tx_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "cmac0_tx_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "cmac0_tx_tready",
                "direction": "I"
              }
            }
          },
          "cmac1_rx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "cmac1_rx_tdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "cmac1_rx_tkeep",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "cmac1_rx_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "cmac1_rx_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "cmac1_rx_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "cmac1_rx_tready",
                "direction": "O"
              }
            }
          },
          "cmac1_tx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "cmac1_tx_tdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "cmac1_tx_tkeep",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "cmac1_tx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "cmac1_tx_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "cmac1_tx_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "cmac1_tx_tready",
                "direction": "I"
              }
            }
          },
          "user0_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "user0_rx_tdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "user0_rx_tkeep",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "user0_rx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "user0_rx_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "user0_rx_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "user0_rx_tready",
                "direction": "I"
              }
            }
          },
          "user0_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "user0_tx_tdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "user0_tx_tkeep",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "user0_tx_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "user0_tx_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "user0_tx_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "user0_tx_tready",
                "direction": "O"
              }
            }
          },
          "user1_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "user1_rx_tdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "user1_rx_tkeep",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "user1_rx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "user1_rx_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "user1_rx_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "user1_rx_tready",
                "direction": "I"
              }
            }
          },
          "user1_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "user1_tx_tdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "user1_tx_tkeep",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "user1_tx_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "user1_tx_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "user1_tx_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "user1_tx_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "user_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "user_resetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "user0_rx:user0_tx:user1_rx:user1_tx",
                "value_src": "constant"
              }
            }
          },
          "user_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cmac0_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "cmac0_resetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "cmac0_rx:cmac0_tx",
                "value_src": "constant"
              }
            }
          },
          "cmac0_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cmac1_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "cmac1_resetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "cmac1_rx:cmac1_tx",
                "value_src": "constant"
              }
            }
          },
          "cmac1_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cmac0_aligned": {
            "direction": "I"
          },
          "cmac1_aligned": {
            "direction": "I"
          },
          "user0_aligned": {
            "direction": "O"
          },
          "user1_aligned": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "clk_200mhz",
          "source_200Mhz/clk_200mhz"
        ]
      },
      "cmac_cdc_cmac0_tx": {
        "interface_ports": [
          "cmac_cdc/cmac0_tx",
          "eth_0/axis_tx"
        ]
      },
      "cmac_cdc_cmac1_tx": {
        "interface_ports": [
          "cmac_cdc/cmac1_tx",
          "eth_1/axis_tx"
        ]
      },
      "cmac_usplus_0_gt_serial_port": {
        "interface_ports": [
          "qsfp0_gt",
          "eth_0/qsfp_gt"
        ]
      },
      "eth_0_axis_rx": {
        "interface_ports": [
          "cmac_cdc/cmac0_rx",
          "eth_0/axis_rx"
        ]
      },
      "eth_1_axis_rx": {
        "interface_ports": [
          "cmac_cdc/cmac1_rx",
          "eth_1/axis_rx"
        ]
      },
      "eth_1_qsfp_gt": {
        "interface_ports": [
          "qsfp1_gt",
          "eth_1/qsfp_gt"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "eth_0/qsfp_clk"
        ]
      },
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie/pcie_refclk"
        ]
      },
      "qsfp_clk_0_1": {
        "interface_ports": [
          "qsfp1_clk",
          "eth_1/qsfp_clk"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "pcie/S_AXI_LITE",
          "smartconnect/M01_AXI"
        ]
      },
      "smartconnect_M02_AXI": {
        "interface_ports": [
          "smartconnect/M02_AXI",
          "debug_slave/S_AXI"
        ]
      },
      "user_rx0": {
        "interface_ports": [
          "cmac_cdc/user0_rx",
          "data_consumer_0/AXIS_RX",
          "system_ila_0/SLOT_1_AXIS"
        ]
      },
      "user_rx1": {
        "interface_ports": [
          "cmac_cdc/user1_rx",
          "data_consumer_1/AXIS_RX",
          "system_ila_0/SLOT_3_AXIS"
        ]
      },
      "user_tx0": {
        "interface_ports": [
          "cmac_cdc/user0_tx",
          "data_gen_0/AXIS",
          "system_ila_0/SLOT_0_AXIS"
        ]
      },
      "user_tx1": {
        "interface_ports": [
          "cmac_cdc/user1_tx",
          "data_gen_1/AXIS",
          "system_ila_0/SLOT_2_AXIS"
        ]
      },
      "xdma_0_M_AXI_B": {
        "interface_ports": [
          "pcie/M_AXI_B",
          "smartconnect/S00_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie/pcie_mgt"
        ]
      }
    },
    "nets": {
      "eth_0_stat_rx_aligned_0": {
        "ports": [
          "eth_0/aligned",
          "qsfp0_up",
          "cmac_cdc/cmac0_aligned"
        ]
      },
      "eth_0_stream_clk": {
        "ports": [
          "eth_0/stream_clk",
          "cmac_cdc/cmac0_clk"
        ]
      },
      "eth_0_stream_resetn": {
        "ports": [
          "eth_0/stream_resetn",
          "cmac_cdc/cmac0_resetn"
        ]
      },
      "eth_1_stat_rx_aligned_0": {
        "ports": [
          "eth_1/aligned",
          "qsfp1_up",
          "cmac_cdc/cmac1_aligned"
        ]
      },
      "eth_1_stream_clk": {
        "ports": [
          "eth_1/stream_clk",
          "cmac_cdc/cmac1_clk"
        ]
      },
      "eth_1_stream_resetn": {
        "ports": [
          "eth_1/stream_resetn",
          "cmac_cdc/cmac1_resetn"
        ]
      },
      "source_200Mhz_clk": {
        "ports": [
          "pcie/axi_aclk",
          "smartconnect/aclk",
          "debug_slave/clk",
          "data_gen_0/clk",
          "data_consumer_0/clk",
          "data_gen_1/clk",
          "data_consumer_1/clk",
          "system_ila_0/clk",
          "cmac_cdc/user_clk"
        ]
      },
      "source_200Mhz_resetn": {
        "ports": [
          "pcie/axi_aresetn",
          "smartconnect/aresetn",
          "debug_slave/resetn",
          "data_gen_0/resetn",
          "eth_0/sys_resetn",
          "data_consumer_0/resetn",
          "eth_1/sys_resetn",
          "data_gen_1/resetn",
          "data_consumer_1/resetn",
          "system_ila_0/resetn",
          "cmac_cdc/user_resetn"
        ]
      }
    },
    "addressing": {
      "/pcie/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_debug_slave_0_reg0": {
                "address_block": "/debug_slave/S_AXI/reg0",
                "offset": "0x0000000000002000",
                "range": "128"
              },
              "SEG_xdma_0_CTL0": {
                "address_block": "/pcie/pcie_bridge/S_AXI_LITE/CTL0",
                "offset": "0x0000000000010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}