//mux 2 x 1
![mux 2 x 1](https://user-images.githubusercontent.com/91768976/206729462-f900286f-26fd-4793-80fa-d36325fafe88.png)


//mux 4 x 2 
![mux 4 x 2 _gates](https://user-images.githubusercontent.com/91768976/206729494-cfeb7115-ed39-4392-b1d8-daaab103d891.png)


//mux 4 x 2 using mux 2 x 1
![mux 4 x 2](https://user-images.githubusercontent.com/91768976/206729515-2d9997a1-012f-41fa-b6e4-44acabf73eea.png)


//mux 8 x 3 using mux 2 x 1
![mux 8 x 3 by mux 2 x 1](https://user-images.githubusercontent.com/91768976/206729533-1c2b4c68-7fe2-4282-b60a-97bf9cf3df68.png)


//logic gates using mux 2 x 1
![gates by mux](https://user-images.githubusercontent.com/91768976/206729552-5348597c-192b-4028-a235-9bc09c268329.png)


//full adder using mux 2 x 1
![fa by mux](https://user-images.githubusercontent.com/91768976/206729560-16e607e4-d550-4dc0-b4a0-8c86110ae7a8.png)
