`timescale 1ns / 1ps
//*************************************************************************
//   > æ–‡ä»¶å?: WB.v
//   > æè¿°  :äº”çº§æµæ°´CPUçš„å†™å›æ¨¡å?
//   > ä½œè??  : TernenceCao
//   > æ—¥æœŸ  : 2021-06-12
//*************************************************************************
`define EXC_ENTER_ADDR 32'd0     // Excptionå…¥å£åœ°å€ï¼?
                                 // æ­¤å¤„å®ç°çš„Exceptionåªæœ‰SYSCALL
module wb(                       // å†™å›çº?
    input          WB_valid,     // å†™å›çº§æœ‰æ•?
    input  [118:0] MEM_WB_bus_r, // MEM->WBæ€»çº¿
    output         rf_wen,       // å¯„å­˜å™¨å†™ä½¿èƒ½
    output [  4:0] rf_wdest,     // å¯„å­˜å™¨å†™åœ°å€
    output [ 31:0] rf_wdata,     // å¯„å­˜å™¨å†™æ•°æ®
    output         WB_over,      // WBæ¨¡å—æ‰§è¡Œå®Œæˆ
    
    

     //5çº§æµæ°´æ–°å¢æ¥å?
     input             clk,       // æ—¶é’Ÿ
    input             resetn,    // å¤ä½ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•ˆ
     output [ 32:0] exc_bus,      // Exception pcæ€»çº¿
     output [  4:0] WB_wdest,     // WBçº§è¦å†™å›å¯„å­˜å™¨å †çš„ç›®æ ‡åœ°å?å?
     output         cancel,       // syscallå’Œeretåˆ°è¾¾å†™å›çº§æ—¶ä¼šå‘å‡ºcancelä¿¡å·ï¼?
                                  // å–æ¶ˆå·²ç»å–å‡ºçš„æ­£åœ¨å…¶ä»–æµæ°´çº§æ‰§è¡Œçš„æŒ‡ä»?
                                  
     //æ—è·¯æ–°å¢
     output [ 31:0] WB_rs_value,
     output         WB_bypass_en,
 
     //å±•ç¤ºPCå’ŒHI/LOå€?
     output [ 31:0] WB_pc,
     output [ 31:0] HI_data,
     output [ 31:0] LO_data,
     //ĞÂ¼Ó
     input [31:0]   pc_new
);
//-----{MEM->WBæ€»çº¿}begin    
    //MEMä¼ æ¥çš„result
    wire [31:0] mem_result;
    //HI/LOæ•°æ®
    wire [31:0] lo_result;
    wire        hi_write;
    wire        lo_write;
    
    //å¯„å­˜å™¨å †å†™ä½¿èƒ½å’Œå†™åœ°å?
    wire wen;
    wire [4:0] wdest;
    
    //å†™å›éœ?è¦ç”¨åˆ°çš„ä¿¡æ¯
    wire mfhi;
    wire mflo;
    wire mtc0;
    wire mfc0;
    wire [7 :0] cp0r_addr;
    wire       syscall;   //syscallå’Œeretåœ¨å†™å›çº§æœ‰ç‰¹æ®Šçš„æ“ä½œ 
    wire       eret;
    wire       data_related_en;
    
    //pc
    wire [31:0] pc;    
    assign {wen,
            wdest,
            data_related_en,
            mem_result,
            lo_result,
            hi_write,
            lo_write,
            mfhi,
            mflo,
            mtc0,
            mfc0,
            cp0r_addr,
            syscall,
            eret,
            pc} = MEM_WB_bus_r;
//-----{MEM->WBæ€»çº¿}end

//-----{HI/LOå¯„å­˜å™¨}begin
    //HIç”¨äºå­˜æ”¾ä¹˜æ³•ç»“æœçš„é«˜32ä½?
    //LOç”¨äºå­˜æ”¾ä¹˜æ³•ç»“æœçš„ä½32ä½?
    reg [31:0] hi;
    reg [31:0] lo;
    
    //è¦å†™å…¥HIçš„æ•°æ®å­˜æ”¾åœ¨mem_resulté‡?
    always @(posedge clk)
    begin
        if (hi_write)
        begin
            hi <= mem_result;
        end
    end
    //è¦å†™å…¥LOçš„æ•°æ®å­˜æ”¾åœ¨lo_resulté‡?
    always @(posedge clk)
    begin
        if (lo_write)
        begin
            lo <= lo_result;
        end
    end
//-----{HI/LOå¯„å­˜å™¨}end

//-----{cp0å¯„å­˜å™¨}begin
// cp0å¯„å­˜å™¨å³æ˜¯åå¤„ç†å™?0å¯„å­˜å™?
// ç”±äºç›®å‰è®¾è®¡çš„CPUå¹¶ä¸å®Œå¤‡ï¼Œæ‰€ç”¨åˆ°çš„cp0å¯„å­˜å™¨ä¹Ÿå¾ˆå°‘
// æ•…æš‚æ—¶åªå®ç°STATUS(12.0),CAUSE(13.0),EPC(14.0)è¿™ä¸‰ä¸?
// æ¯ä¸ªCP0å¯„å­˜å™¨éƒ½æ˜¯ä½¿ç”?5ä½çš„cp0å?
   wire [31:0] cp0r_status;
   wire [31:0] cp0r_cause;
   wire [31:0] cp0r_epc;
   
   //å†™ä½¿èƒ?
   wire status_wen;
   //wire cause_wen;
   wire epc_wen;
   assign status_wen = mtc0 & (cp0r_addr=={5'd12,3'd0});
   assign epc_wen    = mtc0 & (cp0r_addr=={5'd14,3'd0});
   
   //cp0å¯„å­˜å™¨è¯»
   wire [31:0] cp0r_rdata;
   assign cp0r_rdata = (cp0r_addr=={5'd12,3'd0}) ? cp0r_status :
                       (cp0r_addr=={5'd13,3'd0}) ? cp0r_cause  :
                       (cp0r_addr=={5'd14,3'd0}) ? cp0r_epc : 32'd0;
   
   //STATUSå¯„å­˜å™?
   //ç›®å‰åªå®ç°STATUS[1]ä½ï¼Œå³EXLåŸ?
   //EXLåŸŸä¸ºè½¯ä»¶å¯è¯»å†™ï¼Œæ•…éœ€è¦statu_wen
   reg status_exl_r;
   assign cp0r_status = {30'd0,status_exl_r,1'b0};
   always @(posedge clk)
   begin
       if (!resetn || eret)
       begin
           status_exl_r <= 1'b0;
       end
       else if (syscall)
       begin
           status_exl_r <= 1'b1;
       end
       else if (status_wen)
       begin
           status_exl_r <= mem_result[1];
       end
   end
   
   //CAUSEå¯„å­˜å™?
   //ç›®å‰åªå®ç°CAUSE[6:2]ä½ï¼Œå³ExcCodeåŸ?,å­˜æ”¾Exceptionç¼–ç 
   //ExcCodeåŸŸä¸ºè½¯ä»¶åªè¯»ï¼Œä¸å¯å†™ï¼Œæ•…ä¸éœ€è¦cause_wen
   reg [4:0] cause_exc_code_r;
   assign cp0r_cause = {25'd0,cause_exc_code_r,2'd0};
   always @(posedge clk)
   begin
       if (syscall)
       begin
           cause_exc_code_r <= 5'd8;
       end
   end
   
   //EPCå¯„å­˜å™?
   //å­˜æ”¾äº§ç”Ÿä¾‹å¤–çš„åœ°å?
   //EPCæ•´ä¸ªåŸŸä¸ºè½¯ä»¶å¯è¯»å†™çš„ï¼Œæ•…éœ?è¦epc_wen
   reg [31:0] epc_r;
   assign cp0r_epc = epc_r;
   
   
   //ĞÂ¼Ó
   reg [31:0] tmp1;
   reg [31:0] tmp2;
   
   
   always @(posedge clk)
   begin
       if (syscall)
       begin
       tmp1<=pc_new;
       tmp2<=tmp1;
       epc_r<=tmp2;
           //epc_r <= pc;
       end
       else if (epc_wen)
       begin
           epc_r <= mem_result;
       end
   end
   
   //syscallå’Œeretå‘å‡ºçš„cancelä¿¡å·
   assign cancel = (syscall | eret) & WB_over;
//-----{cp0å¯„å­˜å™¨}begin

//-----{WBæ‰§è¡Œå®Œæˆ}begin
    //WBæ¨¡å—æ‰?æœ‰æ“ä½œéƒ½å¯åœ¨ä¸?æ‹å†…å®Œæˆ
    //æ•…WB_validå³æ˜¯WB_overä¿¡å·
    assign WB_over = WB_valid;
//-----{WBæ‰§è¡Œå®Œæˆ}end

//-----{WB->regfileä¿¡å·}begin
    assign rf_wen   = wen & WB_over;
    assign rf_wdest = wdest;
    assign rf_wdata = mfhi ? hi :
                      mflo ? lo :
                      mfc0 ? cp0r_rdata : mem_result;
//-----{WB->regfileä¿¡å·}end

//-----{Exception pcä¿¡å·}begin
    wire        exc_valid;
    wire [31:0] exc_pc;
    assign exc_valid = (syscall | eret) & WB_valid;
    //eretè¿”å›åœ°å€ä¸ºEPCå¯„å­˜å™¨çš„å€?
    //SYSCALLçš„excPCåº”è¯¥ä¸º{EBASE[31:10],10'h180},
    //ä½†ä½œä¸ºå®éªŒï¼Œå…ˆè®¾ç½®EXC_ENTER_ADDRä¸?0ï¼Œæ–¹ä¾¿æµ‹è¯•ç¨‹åºçš„ç¼–å†™
    assign exc_pc = syscall ? `EXC_ENTER_ADDR : cp0r_epc;
    
    assign exc_bus = {exc_valid,exc_pc};
//-----{Exception pcä¿¡å·}end

//-----{WBæ¨¡å—çš„destå€¼}begin
   //åªæœ‰åœ¨WBæ¨¡å—æœ‰æ•ˆæ—¶ï¼Œå…¶å†™å›ç›®çš„å¯„å­˜å™¨å·æ‰æœ‰æ„ä¹?
    assign WB_wdest = rf_wdest & {5{WB_valid}};
//-----{WBæ¨¡å—çš„destå€¼}end

//-----{å±•ç¤ºWBæ¨¡å—çš„PCå€¼å’ŒHI/LOå¯„å­˜å™¨çš„å€¼}begin
    assign WB_pc = pc;
    assign HI_data = hi;
    assign LO_data = lo;
    assign WB_bypass_en = data_related_en;
//-----{å±•ç¤ºWBæ¨¡å—çš„PCå€¼å’ŒHI/LOå¯„å­˜å™¨çš„å€¼}end
endmodule
