// Seed: 2488902808
module module_0 #(
    parameter id_1 = 32'd58
);
  logic _id_1;
  wire [-1 'd0 -  id_1 : -1] id_2[id_1 : 1];
endmodule
module module_1 #(
    parameter id_13 = 32'd8
) (
    input tri1 id_0,
    input wand id_1,
    input tri id_2,
    output tri id_3,
    output wire id_4,
    input wand id_5,
    input wand id_6,
    output supply0 id_7,
    output wire id_8[id_13 : -1],
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input wire id_12,
    input wire _id_13#(
        .id_25(1),
        .id_26(1)
    ),
    output supply0 id_14,
    input wand id_15,
    input tri1 id_16,
    output tri1 id_17,
    input supply1 id_18,
    input supply0 id_19,
    input supply0 id_20,
    output tri1 id_21,
    input tri0 id_22,
    output wire id_23
);
  module_0 modCall_1 ();
endmodule
