

================================================================
== Vivado HLS Report for 'hamming_window'
================================================================
* Date:           Tue Jun 28 11:15:13 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        proj_c_valid
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  260|  260|  261|  261|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  258|  258|         4|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outdata) nounwind, !map !7

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %indata) nounwind, !map !13

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hamming_window_str) nounwind

ST_1: stg_10 [1/1] 1.57ns
:3  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %i, -256

ST_2: i_1 [1/1] 1.84ns
:2  %i_1 = add i9 %i, 1

ST_2: stg_14 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:3  %tmp = zext i9 %i to i64

ST_2: window_coeff_addr [1/1] 0.00ns
:4  %window_coeff_addr = getelementptr [256 x i14]* @window_coeff, i64 0, i64 %tmp

ST_2: window_coeff_load [2/2] 2.39ns
:5  %window_coeff_load = load i14* %window_coeff_addr, align 2

ST_2: indata_addr [1/1] 0.00ns
:7  %indata_addr = getelementptr [256 x i16]* %indata, i64 0, i64 %tmp

ST_2: indata_load [2/2] 2.71ns
:8  %indata_load = load i16* %indata_addr, align 2


 <State 3>: 2.71ns
ST_3: window_coeff_load [1/2] 2.39ns
:5  %window_coeff_load = load i14* %window_coeff_addr, align 2

ST_3: indata_load [1/2] 2.71ns
:8  %indata_load = load i16* %indata_addr, align 2


 <State 4>: 6.38ns
ST_4: tmp_1_cast [1/1] 0.00ns
:6  %tmp_1_cast = zext i14 %window_coeff_load to i30

ST_4: tmp_2_cast [1/1] 0.00ns
:9  %tmp_2_cast = sext i16 %indata_load to i30

ST_4: tmp_3 [1/1] 6.38ns
:10  %tmp_3 = mul i30 %tmp_1_cast, %tmp_2_cast


 <State 5>: 2.71ns
ST_5: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_5: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_5: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_3_cast [1/1] 0.00ns
:11  %tmp_3_cast = sext i30 %tmp_3 to i32

ST_5: outdata_addr [1/1] 0.00ns
:12  %outdata_addr = getelementptr [256 x i32]* %outdata, i64 0, i64 %tmp

ST_5: stg_30 [1/1] 2.71ns
:13  store i32 %tmp_3_cast, i32* %outdata_addr, align 4

ST_5: empty_2 [1/1] 0.00ns
:14  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_4) nounwind

ST_5: stg_32 [1/1] 0.00ns
:15  br label %1


 <State 6>: 0.00ns
ST_6: stg_33 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
