#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb5c7006130 .scope module, "test_Risc_16_bit" "test_Risc_16_bit" 2 5;
 .timescale -9 -12;
v0x7fb5c676ff30_0 .var "clk", 0 0;
S_0x7fb5c70062a0 .scope module, "uut" "Risc_16_bit" 2 11, 3 5 0, S_0x7fb5c7006130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x7fb5c676f6a0_0 .net "alu_op", 1 0, v0x7fb5c676edb0_0;  1 drivers
v0x7fb5c676f730_0 .net "alu_src", 0 0, v0x7fb5c676eea0_0;  1 drivers
v0x7fb5c676f7d0_0 .net "beq", 0 0, v0x7fb5c676ef40_0;  1 drivers
v0x7fb5c676f8a0_0 .net "bne", 0 0, v0x7fb5c676f010_0;  1 drivers
v0x7fb5c676f970_0 .net "clk", 0 0, v0x7fb5c676ff30_0;  1 drivers
v0x7fb5c676fa40_0 .net "jump", 0 0, v0x7fb5c676f0c0_0;  1 drivers
v0x7fb5c676fb10_0 .net "mem_read", 0 0, v0x7fb5c676f190_0;  1 drivers
v0x7fb5c676fba0_0 .net "mem_to_reg", 0 0, v0x7fb5c676f260_0;  1 drivers
v0x7fb5c676fc70_0 .net "mem_write", 0 0, v0x7fb5c676f2f0_0;  1 drivers
v0x7fb5c676fd80_0 .net "opcode", 3 0, L_0x7fb5c67737a0;  1 drivers
v0x7fb5c676fe10_0 .net "reg_dst", 0 0, v0x7fb5c676f4d0_0;  1 drivers
v0x7fb5c676fea0_0 .net "reg_write", 0 0, v0x7fb5c676f560_0;  1 drivers
S_0x7fb5c6743e70 .scope module, "DU" "Datapath_Unit" 3 18, 4 3 0, S_0x7fb5c70062a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "beq";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 1 "reg_dst";
    .port_info 7 /INPUT 1 "mem_to_reg";
    .port_info 8 /INPUT 1 "reg_write";
    .port_info 9 /INPUT 1 "bne";
    .port_info 10 /INPUT 2 "alu_op";
    .port_info 11 /OUTPUT 4 "opcode";
L_0x7fb5c80700e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5c67706b0 .functor XNOR 1, v0x7fb5c676f4d0_0, L_0x7fb5c80700e0, C4<0>, C4<0>;
L_0x7fb5c80701b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5c6771980 .functor XNOR 1, v0x7fb5c676eea0_0, L_0x7fb5c80701b8, C4<0>, C4<0>;
L_0x7fb5c6772190 .functor AND 1, v0x7fb5c676ef40_0, L_0x7fb5c6771cf0, C4<1>, C4<1>;
L_0x7fb5c6772540 .functor NOT 1, L_0x7fb5c6771cf0, C4<0>, C4<0>, C4<0>;
L_0x7fb5c6772630 .functor AND 1, v0x7fb5c676f010_0, L_0x7fb5c6772540, C4<1>, C4<1>;
L_0x7fb5c8070368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5c67726a0 .functor XNOR 1, L_0x7fb5c6772190, L_0x7fb5c8070368, C4<0>, C4<0>;
L_0x7fb5c80703b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5c6772960 .functor XNOR 1, L_0x7fb5c6772630, L_0x7fb5c80703b0, C4<0>, C4<0>;
L_0x7fb5c80703f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5c6772db0 .functor XNOR 1, v0x7fb5c676f0c0_0, L_0x7fb5c80703f8, C4<0>, C4<0>;
L_0x7fb5c8070518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5c67735c0 .functor XNOR 1, v0x7fb5c676f260_0, L_0x7fb5c8070518, C4<0>, C4<0>;
v0x7fb5c676bc80_0 .net "ALU_Control", 2 0, v0x7fb5c6768d40_0;  1 drivers
v0x7fb5c676bd30_0 .net "ALU_out", 15 0, v0x7fb5c67696c0_0;  1 drivers
v0x7fb5c676be10_0 .net "PC_2beq", 15 0, L_0x7fb5c6772790;  1 drivers
v0x7fb5c676bea0_0 .net "PC_2bne", 15 0, L_0x7fb5c6772a50;  1 drivers
v0x7fb5c676bf40_0 .net "PC_beq", 15 0, L_0x7fb5c6772050;  1 drivers
v0x7fb5c676c030_0 .net "PC_bne", 15 0, L_0x7fb5c6772440;  1 drivers
v0x7fb5c676c0e0_0 .net "PC_j", 15 0, L_0x7fb5c6772d10;  1 drivers
L_0x7fb5c8070008 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb5c676c190_0 .net/2u *"_ivl_0", 15 0, L_0x7fb5c8070008;  1 drivers
v0x7fb5c676c240_0 .net/2u *"_ivl_10", 0 0, L_0x7fb5c80700e0;  1 drivers
v0x7fb5c676c350_0 .net *"_ivl_12", 0 0, L_0x7fb5c67706b0;  1 drivers
v0x7fb5c676c3f0_0 .net *"_ivl_15", 2 0, L_0x7fb5c67707a0;  1 drivers
v0x7fb5c676c4a0_0 .net *"_ivl_17", 2 0, L_0x7fb5c67708c0;  1 drivers
v0x7fb5c676c550_0 .net *"_ivl_25", 0 0, L_0x7fb5c6771200;  1 drivers
v0x7fb5c676c600_0 .net *"_ivl_26", 9 0, L_0x7fb5c67713f0;  1 drivers
v0x7fb5c676c6b0_0 .net *"_ivl_29", 5 0, L_0x7fb5c6771610;  1 drivers
v0x7fb5c676c760_0 .net/2u *"_ivl_34", 0 0, L_0x7fb5c80701b8;  1 drivers
v0x7fb5c676c810_0 .net *"_ivl_36", 0 0, L_0x7fb5c6771980;  1 drivers
v0x7fb5c676c9a0_0 .net *"_ivl_41", 14 0, L_0x7fb5c6771e50;  1 drivers
L_0x7fb5c80702d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5c676ca30_0 .net/2u *"_ivl_42", 0 0, L_0x7fb5c80702d8;  1 drivers
v0x7fb5c676cad0_0 .net *"_ivl_44", 15 0, L_0x7fb5c6771f70;  1 drivers
v0x7fb5c676cb80_0 .net *"_ivl_49", 14 0, L_0x7fb5c6772220;  1 drivers
v0x7fb5c676cc30_0 .net *"_ivl_5", 11 0, L_0x7fb5c67704d0;  1 drivers
L_0x7fb5c8070320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5c676cce0_0 .net/2u *"_ivl_50", 0 0, L_0x7fb5c8070320;  1 drivers
v0x7fb5c676cd90_0 .net *"_ivl_52", 15 0, L_0x7fb5c67722c0;  1 drivers
v0x7fb5c676ce40_0 .net *"_ivl_58", 0 0, L_0x7fb5c6772540;  1 drivers
L_0x7fb5c8070098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5c676cef0_0 .net/2u *"_ivl_6", 0 0, L_0x7fb5c8070098;  1 drivers
v0x7fb5c676cfa0_0 .net/2u *"_ivl_62", 0 0, L_0x7fb5c8070368;  1 drivers
v0x7fb5c676d050_0 .net *"_ivl_64", 0 0, L_0x7fb5c67726a0;  1 drivers
v0x7fb5c676d0f0_0 .net/2u *"_ivl_68", 0 0, L_0x7fb5c80703b0;  1 drivers
v0x7fb5c676d1a0_0 .net *"_ivl_70", 0 0, L_0x7fb5c6772960;  1 drivers
v0x7fb5c676d240_0 .net *"_ivl_75", 2 0, L_0x7fb5c6772bb0;  1 drivers
v0x7fb5c676d2f0_0 .net/2u *"_ivl_78", 0 0, L_0x7fb5c80703f8;  1 drivers
v0x7fb5c676d3a0_0 .net *"_ivl_80", 0 0, L_0x7fb5c6772db0;  1 drivers
v0x7fb5c676c8b0_0 .net/2u *"_ivl_84", 0 0, L_0x7fb5c8070518;  1 drivers
v0x7fb5c676d630_0 .net *"_ivl_86", 0 0, L_0x7fb5c67735c0;  1 drivers
v0x7fb5c676d6c0_0 .net "alu_op", 1 0, v0x7fb5c676edb0_0;  alias, 1 drivers
v0x7fb5c676d750_0 .net "alu_src", 0 0, v0x7fb5c676eea0_0;  alias, 1 drivers
v0x7fb5c676d7e0_0 .net "beq", 0 0, v0x7fb5c676ef40_0;  alias, 1 drivers
v0x7fb5c676d870_0 .net "beq_control", 0 0, L_0x7fb5c6772190;  1 drivers
v0x7fb5c676d900_0 .net "bne", 0 0, v0x7fb5c676f010_0;  alias, 1 drivers
v0x7fb5c676d990_0 .net "bne_control", 0 0, L_0x7fb5c6772630;  1 drivers
v0x7fb5c676da20_0 .net "clk", 0 0, v0x7fb5c676ff30_0;  alias, 1 drivers
v0x7fb5c676dab0_0 .net "ext_im", 15 0, L_0x7fb5c67716b0;  1 drivers
v0x7fb5c676db60_0 .net "instr", 15 0, L_0x7fb5c67703e0;  1 drivers
v0x7fb5c676dc00_0 .net "jump", 0 0, v0x7fb5c676f0c0_0;  alias, 1 drivers
v0x7fb5c676dc90_0 .net "jump_shift", 12 0, L_0x7fb5c6770570;  1 drivers
v0x7fb5c676dd40_0 .net "mem_read", 0 0, v0x7fb5c676f190_0;  alias, 1 drivers
v0x7fb5c676ddf0_0 .net "mem_read_data", 15 0, L_0x7fb5c67734a0;  1 drivers
v0x7fb5c676dea0_0 .net "mem_to_reg", 0 0, v0x7fb5c676f260_0;  alias, 1 drivers
v0x7fb5c676df30_0 .net "mem_write", 0 0, v0x7fb5c676f2f0_0;  alias, 1 drivers
v0x7fb5c676dfe0_0 .net "opcode", 3 0, L_0x7fb5c67737a0;  alias, 1 drivers
v0x7fb5c676e080_0 .net "pc2", 15 0, L_0x7fb5c6770040;  1 drivers
v0x7fb5c676e130_0 .var "pc_current", 15 0;
v0x7fb5c676e1f0_0 .net "pc_next", 15 0, L_0x7fb5c6772e60;  1 drivers
v0x7fb5c676e290_0 .net "read_data2", 15 0, L_0x7fb5c67719f0;  1 drivers
v0x7fb5c676e350_0 .net "reg_dst", 0 0, v0x7fb5c676f4d0_0;  alias, 1 drivers
v0x7fb5c676e3e0_0 .net "reg_read_addr_1", 2 0, L_0x7fb5c6770b20;  1 drivers
v0x7fb5c676e4a0_0 .net "reg_read_addr_2", 2 0, L_0x7fb5c6770c00;  1 drivers
v0x7fb5c676e550_0 .net "reg_read_data_1", 15 0, L_0x7fb5c6770ee0;  1 drivers
v0x7fb5c676e620_0 .net "reg_read_data_2", 15 0, L_0x7fb5c6771150;  1 drivers
v0x7fb5c676e700_0 .net "reg_write", 0 0, v0x7fb5c676f560_0;  alias, 1 drivers
v0x7fb5c676e790_0 .net "reg_write_data", 15 0, L_0x7fb5c67736c0;  1 drivers
v0x7fb5c676e820_0 .net "reg_write_dest", 2 0, L_0x7fb5c6770980;  1 drivers
v0x7fb5c676e8d0_0 .net "zero_flag", 0 0, L_0x7fb5c6771cf0;  1 drivers
L_0x7fb5c6770040 .arith/sum 16, v0x7fb5c676e130_0, L_0x7fb5c8070008;
L_0x7fb5c67704d0 .part L_0x7fb5c67703e0, 0, 12;
L_0x7fb5c6770570 .concat [ 1 12 0 0], L_0x7fb5c8070098, L_0x7fb5c67704d0;
L_0x7fb5c67707a0 .part L_0x7fb5c67703e0, 3, 3;
L_0x7fb5c67708c0 .part L_0x7fb5c67703e0, 6, 3;
L_0x7fb5c6770980 .functor MUXZ 3, L_0x7fb5c67708c0, L_0x7fb5c67707a0, L_0x7fb5c67706b0, C4<>;
L_0x7fb5c6770b20 .part L_0x7fb5c67703e0, 9, 3;
L_0x7fb5c6770c00 .part L_0x7fb5c67703e0, 6, 3;
L_0x7fb5c6771200 .part L_0x7fb5c67703e0, 5, 1;
LS_0x7fb5c67713f0_0_0 .concat [ 1 1 1 1], L_0x7fb5c6771200, L_0x7fb5c6771200, L_0x7fb5c6771200, L_0x7fb5c6771200;
LS_0x7fb5c67713f0_0_4 .concat [ 1 1 1 1], L_0x7fb5c6771200, L_0x7fb5c6771200, L_0x7fb5c6771200, L_0x7fb5c6771200;
LS_0x7fb5c67713f0_0_8 .concat [ 1 1 0 0], L_0x7fb5c6771200, L_0x7fb5c6771200;
L_0x7fb5c67713f0 .concat [ 4 4 2 0], LS_0x7fb5c67713f0_0_0, LS_0x7fb5c67713f0_0_4, LS_0x7fb5c67713f0_0_8;
L_0x7fb5c6771610 .part L_0x7fb5c67703e0, 0, 6;
L_0x7fb5c67716b0 .concat [ 6 10 0 0], L_0x7fb5c6771610, L_0x7fb5c67713f0;
L_0x7fb5c6771870 .part L_0x7fb5c67703e0, 12, 4;
L_0x7fb5c67719f0 .functor MUXZ 16, L_0x7fb5c6771150, L_0x7fb5c67716b0, L_0x7fb5c6771980, C4<>;
L_0x7fb5c6771e50 .part L_0x7fb5c67716b0, 0, 15;
L_0x7fb5c6771f70 .concat [ 1 15 0 0], L_0x7fb5c80702d8, L_0x7fb5c6771e50;
L_0x7fb5c6772050 .arith/sum 16, L_0x7fb5c6770040, L_0x7fb5c6771f70;
L_0x7fb5c6772220 .part L_0x7fb5c67716b0, 0, 15;
L_0x7fb5c67722c0 .concat [ 1 15 0 0], L_0x7fb5c8070320, L_0x7fb5c6772220;
L_0x7fb5c6772440 .arith/sum 16, L_0x7fb5c6770040, L_0x7fb5c67722c0;
L_0x7fb5c6772790 .functor MUXZ 16, L_0x7fb5c6770040, L_0x7fb5c6772050, L_0x7fb5c67726a0, C4<>;
L_0x7fb5c6772a50 .functor MUXZ 16, L_0x7fb5c6772790, L_0x7fb5c6772440, L_0x7fb5c6772960, C4<>;
L_0x7fb5c6772bb0 .part L_0x7fb5c6770040, 13, 3;
L_0x7fb5c6772d10 .concat [ 13 3 0 0], L_0x7fb5c6770570, L_0x7fb5c6772bb0;
L_0x7fb5c6772e60 .functor MUXZ 16, L_0x7fb5c6772a50, L_0x7fb5c6772d10, L_0x7fb5c6772db0, C4<>;
L_0x7fb5c67736c0 .functor MUXZ 16, v0x7fb5c67696c0_0, L_0x7fb5c67734a0, L_0x7fb5c67735c0, C4<>;
L_0x7fb5c67737a0 .part L_0x7fb5c67703e0, 12, 4;
S_0x7fb5c6744ab0 .scope module, "ALU_Control_unit" "alu_control" 4 101, 5 3 0, S_0x7fb5c6743e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "ALU_Cnt";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 4 "Opcode";
v0x7fb5c6756060_0 .net "ALUControlIn", 5 0, L_0x7fb5c6771750;  1 drivers
v0x7fb5c6768c90_0 .net "ALUOp", 1 0, v0x7fb5c676edb0_0;  alias, 1 drivers
v0x7fb5c6768d40_0 .var "ALU_Cnt", 2 0;
v0x7fb5c6768e00_0 .net "Opcode", 3 0, L_0x7fb5c6771870;  1 drivers
E_0x7fb5c6732a20 .event anyedge, v0x7fb5c6756060_0;
L_0x7fb5c6771750 .concat [ 4 2 0 0], L_0x7fb5c6771870, v0x7fb5c676edb0_0;
S_0x7fb5c6768f00 .scope module, "alu_unit" "ALU" 4 113, 6 1 0, S_0x7fb5c6743e70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fb5c8070200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5c67691c0_0 .net/2u *"_ivl_0", 15 0, L_0x7fb5c8070200;  1 drivers
v0x7fb5c6769280_0 .net *"_ivl_2", 0 0, L_0x7fb5c6771b90;  1 drivers
L_0x7fb5c8070248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5c6769320_0 .net/2u *"_ivl_4", 0 0, L_0x7fb5c8070248;  1 drivers
L_0x7fb5c8070290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5c67693e0_0 .net/2u *"_ivl_6", 0 0, L_0x7fb5c8070290;  1 drivers
v0x7fb5c6769490_0 .net "a", 15 0, L_0x7fb5c6770ee0;  alias, 1 drivers
v0x7fb5c6769580_0 .net "alu_control", 2 0, v0x7fb5c6768d40_0;  alias, 1 drivers
v0x7fb5c6769620_0 .net "b", 15 0, L_0x7fb5c67719f0;  alias, 1 drivers
v0x7fb5c67696c0_0 .var "result", 15 0;
v0x7fb5c6769770_0 .net "zero", 0 0, L_0x7fb5c6771cf0;  alias, 1 drivers
E_0x7fb5c6769180 .event anyedge, v0x7fb5c6768d40_0, v0x7fb5c6769490_0, v0x7fb5c6769620_0;
L_0x7fb5c6771b90 .cmp/eq 16, v0x7fb5c67696c0_0, L_0x7fb5c8070200;
L_0x7fb5c6771cf0 .functor MUXZ 1, L_0x7fb5c8070290, L_0x7fb5c8070248, L_0x7fb5c6771b90, C4<>;
S_0x7fb5c6769910 .scope module, "dm" "Data_Memory" 4 137, 7 3 0, S_0x7fb5c6743e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "mem_access_addr";
    .port_info 2 /INPUT 16 "mem_write_data";
    .port_info 3 /INPUT 1 "mem_write_en";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 16 "mem_read_data";
L_0x7fb5c8070440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5c67730f0 .functor XNOR 1, v0x7fb5c676f190_0, L_0x7fb5c8070440, C4<0>, C4<0>;
L_0x7fb5c8070488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb5c6769ba0_0 .net *"_ivl_11", 1 0, L_0x7fb5c8070488;  1 drivers
L_0x7fb5c80704d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5c6769c50_0 .net/2u *"_ivl_12", 15 0, L_0x7fb5c80704d0;  1 drivers
v0x7fb5c6769d00_0 .net/2u *"_ivl_2", 0 0, L_0x7fb5c8070440;  1 drivers
v0x7fb5c6769dc0_0 .net *"_ivl_4", 0 0, L_0x7fb5c67730f0;  1 drivers
v0x7fb5c6769e60_0 .net *"_ivl_6", 15 0, L_0x7fb5c67731e0;  1 drivers
v0x7fb5c6769f50_0 .net *"_ivl_8", 4 0, L_0x7fb5c6773280;  1 drivers
v0x7fb5c676a000_0 .net "clk", 0 0, v0x7fb5c676ff30_0;  alias, 1 drivers
v0x7fb5c676a0a0_0 .var/i "f", 31 0;
v0x7fb5c676a150_0 .net "mem_access_addr", 15 0, v0x7fb5c67696c0_0;  alias, 1 drivers
v0x7fb5c676a280_0 .net "mem_read", 0 0, v0x7fb5c676f190_0;  alias, 1 drivers
v0x7fb5c676a310_0 .net "mem_read_data", 15 0, L_0x7fb5c67734a0;  alias, 1 drivers
v0x7fb5c676a3a0_0 .net "mem_write_data", 15 0, L_0x7fb5c6771150;  alias, 1 drivers
v0x7fb5c676a430_0 .net "mem_write_en", 0 0, v0x7fb5c676f2f0_0;  alias, 1 drivers
v0x7fb5c676a4c0 .array "memory", 0 7, 15 0;
v0x7fb5c676a560_0 .net "ram_addr", 2 0, L_0x7fb5c6772fd0;  1 drivers
E_0x7fb5c6769b60 .event posedge, v0x7fb5c676a000_0;
L_0x7fb5c6772fd0 .part v0x7fb5c67696c0_0, 0, 3;
L_0x7fb5c67731e0 .array/port v0x7fb5c676a4c0, L_0x7fb5c6773280;
L_0x7fb5c6773280 .concat [ 3 2 0 0], L_0x7fb5c6772fd0, L_0x7fb5c8070488;
L_0x7fb5c67734a0 .functor MUXZ 16, L_0x7fb5c80704d0, L_0x7fb5c67731e0, L_0x7fb5c67730f0, C4<>;
S_0x7fb5c676a6a0 .scope module, "im" "Instruction_Memory" 4 67, 8 3 0, S_0x7fb5c6743e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x7fb5c67703e0 .functor BUFZ 16, L_0x7fb5c67701e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb5c676a870_0 .net *"_ivl_2", 15 0, L_0x7fb5c67701e0;  1 drivers
v0x7fb5c676a930_0 .net *"_ivl_4", 5 0, L_0x7fb5c6770280;  1 drivers
L_0x7fb5c8070050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb5c676a9e0_0 .net *"_ivl_7", 1 0, L_0x7fb5c8070050;  1 drivers
v0x7fb5c676aaa0_0 .net "instruction", 15 0, L_0x7fb5c67703e0;  alias, 1 drivers
v0x7fb5c676ab50 .array "memory", 0 14, 15 0;
v0x7fb5c676ac30_0 .net "pc", 15 0, v0x7fb5c676e130_0;  1 drivers
v0x7fb5c676ace0_0 .net "rom_addr", 3 0, L_0x7fb5c6770140;  1 drivers
L_0x7fb5c6770140 .part v0x7fb5c676e130_0, 1, 4;
L_0x7fb5c67701e0 .array/port v0x7fb5c676ab50, L_0x7fb5c6770280;
L_0x7fb5c6770280 .concat [ 4 2 0 0], L_0x7fb5c6770140, L_0x7fb5c8070050;
S_0x7fb5c676adc0 .scope module, "reg_file" "GPRs" 4 85, 9 3 0, S_0x7fb5c6743e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_en";
    .port_info 2 /INPUT 3 "reg_write_dest";
    .port_info 3 /INPUT 16 "reg_write_data";
    .port_info 4 /INPUT 3 "reg_read_addr_1";
    .port_info 5 /OUTPUT 16 "reg_read_data_1";
    .port_info 6 /INPUT 3 "reg_read_addr_2";
    .port_info 7 /OUTPUT 16 "reg_read_data_2";
L_0x7fb5c6770ee0 .functor BUFZ 16, L_0x7fb5c6770ce0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb5c6771150 .functor BUFZ 16, L_0x7fb5c6770f90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb5c676b0c0_0 .net *"_ivl_0", 15 0, L_0x7fb5c6770ce0;  1 drivers
v0x7fb5c676b150_0 .net *"_ivl_10", 4 0, L_0x7fb5c6771030;  1 drivers
L_0x7fb5c8070170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb5c676b1f0_0 .net *"_ivl_13", 1 0, L_0x7fb5c8070170;  1 drivers
v0x7fb5c676b2a0_0 .net *"_ivl_2", 4 0, L_0x7fb5c6770d80;  1 drivers
L_0x7fb5c8070128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb5c676b350_0 .net *"_ivl_5", 1 0, L_0x7fb5c8070128;  1 drivers
v0x7fb5c676b440_0 .net *"_ivl_8", 15 0, L_0x7fb5c6770f90;  1 drivers
v0x7fb5c676b4f0_0 .net "clk", 0 0, v0x7fb5c676ff30_0;  alias, 1 drivers
v0x7fb5c676b580_0 .var/i "i", 31 0;
v0x7fb5c676b620 .array "reg_array", 0 7, 15 0;
v0x7fb5c676b740_0 .net "reg_read_addr_1", 2 0, L_0x7fb5c6770b20;  alias, 1 drivers
v0x7fb5c676b7f0_0 .net "reg_read_addr_2", 2 0, L_0x7fb5c6770c00;  alias, 1 drivers
v0x7fb5c676b8a0_0 .net "reg_read_data_1", 15 0, L_0x7fb5c6770ee0;  alias, 1 drivers
v0x7fb5c676b960_0 .net "reg_read_data_2", 15 0, L_0x7fb5c6771150;  alias, 1 drivers
v0x7fb5c676b9f0_0 .net "reg_write_data", 15 0, L_0x7fb5c67736c0;  alias, 1 drivers
v0x7fb5c676ba80_0 .net "reg_write_dest", 2 0, L_0x7fb5c6770980;  alias, 1 drivers
v0x7fb5c676bb20_0 .net "reg_write_en", 0 0, v0x7fb5c676f560_0;  alias, 1 drivers
L_0x7fb5c6770ce0 .array/port v0x7fb5c676b620, L_0x7fb5c6770d80;
L_0x7fb5c6770d80 .concat [ 3 2 0 0], L_0x7fb5c6770b20, L_0x7fb5c8070128;
L_0x7fb5c6770f90 .array/port v0x7fb5c676b620, L_0x7fb5c6771030;
L_0x7fb5c6771030 .concat [ 3 2 0 0], L_0x7fb5c6770c00, L_0x7fb5c8070170;
S_0x7fb5c676ea80 .scope module, "control" "Control_Unit" 3 36, 10 3 0, S_0x7fb5c70062a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 2 "alu_op";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "beq";
    .port_info 4 /OUTPUT 1 "bne";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_dst";
    .port_info 9 /OUTPUT 1 "mem_to_reg";
    .port_info 10 /OUTPUT 1 "reg_write";
v0x7fb5c676edb0_0 .var "alu_op", 1 0;
v0x7fb5c676eea0_0 .var "alu_src", 0 0;
v0x7fb5c676ef40_0 .var "beq", 0 0;
v0x7fb5c676f010_0 .var "bne", 0 0;
v0x7fb5c676f0c0_0 .var "jump", 0 0;
v0x7fb5c676f190_0 .var "mem_read", 0 0;
v0x7fb5c676f260_0 .var "mem_to_reg", 0 0;
v0x7fb5c676f2f0_0 .var "mem_write", 0 0;
v0x7fb5c676f3c0_0 .net "opcode", 3 0, L_0x7fb5c67737a0;  alias, 1 drivers
v0x7fb5c676f4d0_0 .var "reg_dst", 0 0;
v0x7fb5c676f560_0 .var "reg_write", 0 0;
E_0x7fb5c676ed60 .event anyedge, v0x7fb5c676dfe0_0;
    .scope S_0x7fb5c676a6a0;
T_0 ;
    %vpi_call 8 22 "$readmemb", "../test/test.prog", v0x7fb5c676ab50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fb5c676adc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5c676b580_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fb5c676b580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7fb5c676b580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5c676b620, 0, 4;
    %load/vec4 v0x7fb5c676b580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5c676b580_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fb5c676adc0;
T_2 ;
    %wait E_0x7fb5c6769b60;
    %load/vec4 v0x7fb5c676bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb5c676b9f0_0;
    %load/vec4 v0x7fb5c676ba80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5c676b620, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb5c6744ab0;
T_3 ;
    %wait E_0x7fb5c6732a20;
    %load/vec4 v0x7fb5c6756060_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb5c6768d40_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb5c6768f00;
T_4 ;
    %wait E_0x7fb5c6769180;
    %load/vec4 v0x7fb5c6769580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v0x7fb5c6769490_0;
    %load/vec4 v0x7fb5c6769620_0;
    %add;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fb5c6769490_0;
    %load/vec4 v0x7fb5c6769620_0;
    %add;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fb5c6769490_0;
    %load/vec4 v0x7fb5c6769620_0;
    %sub;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fb5c6769490_0;
    %inv;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fb5c6769490_0;
    %ix/getv 4, v0x7fb5c6769620_0;
    %shiftl 4;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fb5c6769490_0;
    %ix/getv 4, v0x7fb5c6769620_0;
    %shiftr 4;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fb5c6769490_0;
    %load/vec4 v0x7fb5c6769620_0;
    %and;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fb5c6769490_0;
    %load/vec4 v0x7fb5c6769620_0;
    %or;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fb5c6769490_0;
    %load/vec4 v0x7fb5c6769620_0;
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb5c67696c0_0, 0, 16;
T_4.11 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb5c6769910;
T_5 ;
    %vpi_call 7 23 "$readmemb", "../test/test.data", v0x7fb5c676a4c0 {0 0 0};
    %vpi_func 7 26 "$fopen" 32, "./test/memory_trace.txt" {0 0 0};
    %store/vec4 v0x7fb5c676a0a0_0, 0, 32;
    %vpi_call 7 28 "$monitor", v0x7fb5c676a0a0_0, "time = %d\012", $time, "\011memory[0] = %b\012", &A<v0x7fb5c676a4c0, 0>, "\011memory[1] = %b\012", &A<v0x7fb5c676a4c0, 1>, "\011memory[2] = %b\012", &A<v0x7fb5c676a4c0, 2>, "\011memory[3] = %b\012", &A<v0x7fb5c676a4c0, 3>, "\011memory[4] = %b\012", &A<v0x7fb5c676a4c0, 4>, "\011memory[5] = %b\012", &A<v0x7fb5c676a4c0, 5>, "\011memory[6] = %b\012", &A<v0x7fb5c676a4c0, 6>, "\011memory[7] = %b\012", &A<v0x7fb5c676a4c0, 7> {0 0 0};
    %delay 160000, 0;
    %vpi_call 7 40 "$fclose", v0x7fb5c676a0a0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fb5c6769910;
T_6 ;
    %wait E_0x7fb5c6769b60;
    %load/vec4 v0x7fb5c676a430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fb5c676a3a0_0;
    %load/vec4 v0x7fb5c676a560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5c676a4c0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb5c6743e70;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5c676e130_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fb5c6743e70;
T_8 ;
    %wait E_0x7fb5c6769b60;
    %load/vec4 v0x7fb5c676e1f0_0;
    %assign/vec4 v0x7fb5c676e130_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb5c676ea80;
T_9 ;
    %wait E_0x7fb5c676ed60;
    %load/vec4 v0x7fb5c676f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5c676f010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb5c676edb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5c676f0c0_0, 0, 1;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb5c7006130;
T_10 ;
    %vpi_call 2 17 "$dumpfile", "riscv_wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb5c7006130 {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fb5c70062a0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fb5c7006130;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5c676ff30_0, 0;
    %delay 160000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fb5c7006130;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x7fb5c676ff30_0;
    %inv;
    %store/vec4 v0x7fb5c676ff30_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../sim/test_Risc_16_bit.v";
    "../rtl/Risc_16_bit.v";
    "../rtl/Datapath_Unit.v";
    "../rtl/ALU_Control.v";
    "../rtl/ALU.v";
    "../rtl/Data_Memory.v";
    "../rtl/Instruction_Memory.v";
    "../rtl/GPRs.v";
    "../rtl/Control_Unit.v";
