Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Oct 20 17:47:36 2018
| Host             : DESKTOP-43187V1 running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
| Design           : fpga_top
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.261        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.199        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        6 |       --- |             --- |
| Slice Logic              |     0.004 |     3116 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1055 |     20800 |            5.07 |
|   CARRY4                 |    <0.001 |       88 |      8150 |            1.08 |
|   Register               |    <0.001 |     1621 |     41600 |            3.90 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |       93 |     32600 |            0.29 |
|   Others                 |     0.000 |       52 |       --- |             --- |
| Signals                  |     0.006 |     5597 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| MMCM                     |     0.101 |        1 |         5 |           20.00 |
| DSPs                     |     0.063 |       66 |        90 |           73.33 |
| I/O                      |     0.014 |       40 |       210 |           19.05 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.062 |          |           |                 |
| Total                    |     0.261 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.094 |       0.087 |      0.006 |
| Vccaux    |       1.800 |     0.068 |       0.056 |      0.011 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.019 |       0.001 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------+-----------------+
| Clock              | Domain                         | Constraint (ns) |
+--------------------+--------------------------------+-----------------+
| clk_100_clk_wiz_0  | PM_PLL/inst/clk_100_clk_wiz_0  |            10.0 |
| clk_36_clk_wiz_0   | PM_PLL/inst/clk_36_clk_wiz_0   |            27.8 |
| clk_pad            | clk_pad                        |            10.0 |
| clkfbout_clk_wiz_0 | PM_PLL/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| fpga_top                                         |     0.199 |
|   I2C_SCL_IOBUF_inst                             |     0.000 |
|   PM_CLKDIV_1                                    |    <0.001 |
|   PM_CLKDIV_1K                                   |    <0.001 |
|   PM_CLKDIV_1M                                   |    <0.001 |
|   PM_DATA_PROCESS                                |     0.066 |
|     PM_DATAINPUT                                 |     0.002 |
|       PM_FIFO                                    |    <0.001 |
|         fifo_reg_0_15_0_5                        |    <0.001 |
|         fifo_reg_0_15_6_7                        |    <0.001 |
|     PM_MYFILTER                                  |     0.064 |
|       PM_FILTER_TEST                             |     0.036 |
|       PM_FILTER_TEST2                            |     0.027 |
|       PM_PIPELINE                                |    <0.001 |
|   PM_I2C_WRAPPER                                 |    <0.001 |
|     PM_I2C_MASTER                                |    <0.001 |
|   PM_OLED                                        |     0.008 |
|     PM_Init                                      |    <0.001 |
|       DELAY_COMP                                 |    <0.001 |
|       SPI_COMP                                   |    <0.001 |
|     PM_UserDisp                                  |     0.007 |
|       PM_CHAR_LIB_COMP                           |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       PM_SPI_COMP                                |    <0.001 |
|   PM_PLL                                         |     0.101 |
|     inst                                         |     0.101 |
|   PM_SPI_CONTROLLER                              |    <0.001 |
|     PM_SPI_MASTER                                |    <0.001 |
|       PM_SPI_M                                   |    <0.001 |
|   PM_UART                                        |     0.001 |
|     fifo_rx_inst                                 |    <0.001 |
|       fifo_reg_0_15_0_5                          |    <0.001 |
|       fifo_reg_0_15_6_7                          |    <0.001 |
|     fifo_tx_inst                                 |    <0.001 |
|       fifo_reg_0_15_0_5                          |    <0.001 |
|       fifo_reg_0_15_6_7                          |    <0.001 |
|     uart_rx_inst                                 |    <0.001 |
|     uart_tx_inst                                 |    <0.001 |
|   PM_XADC                                        |     0.002 |
|   PM_XADC_PWM                                    |    <0.001 |
+--------------------------------------------------+-----------+


