Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar  2 12:20:11 2019
| Host         : DESKTOP-KB2R4MG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Counter_control_sets_placed.rpt
| Design       : Counter
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              32 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              64 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------+------------------+------------------+----------------+
|            Clock Signal           |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | instanciation/dp_i_1_n_0 |                  |                1 |              1 |
|  clk_IBUF_BUFG                    |                          |                  |                1 |              3 |
|  instanciation/abc_reg[2]_i_2_n_0 |                          |                  |                1 |              3 |
|  clk_IBUF_BUFG                    |                          | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG                    | c_input[0]_i_1_n_0       | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG                    | count_clk[0]_i_1_n_0     | reset_IBUF       |                8 |             32 |
+-----------------------------------+--------------------------+------------------+------------------+----------------+


