Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 02:51:27 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.952        0.000                      0                  174        0.123        0.000                      0                  174        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.952        0.000                      0                  174        0.123        0.000                      0                  174        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.854ns (30.426%)  route 1.953ns (69.574%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/Q
                         net (fo=12, routed)          0.703     1.888    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/zext_ln9_reg_105_reg[4]
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.232     2.120 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_3/O
                         net (fo=2, routed)           0.271     2.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_3_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.105     2.495 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_2/O
                         net (fo=5, routed)           0.721     3.216    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_2_n_2
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.119     3.335 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.259     3.594    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_n_9
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)       -0.166    10.546    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.611ns (23.561%)  route 1.982ns (76.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.222     3.380    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y24          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y24          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y24          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  6.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/Q
                         net (fo=51, routed)          0.077     0.609    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage1
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.411    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.075     0.486    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X1Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]/Q
                         net (fo=9, routed)           0.127     0.658    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]
    SLICE_X2Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X2Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[2]/C
                         clock pessimism              0.000     0.411    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.063     0.474    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.329%)  route 0.078ns (25.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128     0.518 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.078     0.597    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.099     0.696 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.696    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_NS_fsm[1]
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.411    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091     0.502    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.873%)  route 0.096ns (28.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X2Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148     0.538 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]/Q
                         net (fo=12, routed)          0.096     0.635    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.098     0.733 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[5]_i_1/O
                         net (fo=1, routed)           0.000     0.733    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln12_fu_167_p2[5]
    SLICE_X2Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X2Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]/C
                         clock pessimism              0.000     0.411    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.345%)  route 0.157ns (52.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X1Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[3]/Q
                         net (fo=6, routed)           0.157     0.688    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/trunc_ln12_reg_374[3]
    SLICE_X1Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X1Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[3]/C
                         clock pessimism              0.000     0.411    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070     0.481    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
    SLICE_X0Y26          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[0]/Q
                         net (fo=8, routed)           0.143     0.674    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.719 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_2/O
                         net (fo=1, routed)           0.000     0.719    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/add_ln9_fu_79_p2[4]
    SLICE_X0Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
    SLICE_X0Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/C
                         clock pessimism              0.000     0.411    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092     0.503    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.674%)  route 0.136ns (45.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X2Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[2]/Q
                         net (fo=8, routed)           0.136     0.690    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/trunc_ln12_reg_374[2]
    SLICE_X2Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X2Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[2]/C
                         clock pessimism              0.000     0.411    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.059     0.470    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_pp0_iter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.504%)  route 0.162ns (46.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          0.162     0.693    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.045     0.738 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=1, routed)           0.000     0.738    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
                         clock pessimism              0.000     0.411    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.092     0.503    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.431%)  route 0.169ns (47.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          0.169     0.700    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.745 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_i_1_n_2
    SLICE_X3Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     0.411    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091     0.502    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/zext_ln9_reg_105_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.940%)  route 0.172ns (48.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X1Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.531 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=11, routed)          0.172     0.703    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.045     0.748 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/win_address0[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/win_address0[1]
    SLICE_X1Y26          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/zext_ln9_reg_105_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
    SLICE_X1Y26          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/zext_ln9_reg_105_reg[1]/C
                         clock pessimism              0.000     0.411    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091     0.502    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/zext_ln9_reg_105_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28   bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_ap_start_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25   bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y22  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y24  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y24  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y25  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28   bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_ap_start_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28   bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_ap_start_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28   bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_ap_start_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28   bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_ap_start_reg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 win_q0[0]
                            (input port)
  Destination:            wout_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[0] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[0]
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[0]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[0]
                                                                      r  wout_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[11]
                            (input port)
  Destination:            wout_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[11] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[11]
    SLICE_X9Y24          LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[11]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[11]
                                                                      r  wout_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[13]
                            (input port)
  Destination:            wout_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[13] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[13]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[13]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[13]
                                                                      r  wout_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[15]
                            (input port)
  Destination:            wout_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[15] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[15]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[15]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[15]
                                                                      r  wout_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[17]
                            (input port)
  Destination:            wout_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[17] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[17]
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[17]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[17]
                                                                      r  wout_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[19]
                            (input port)
  Destination:            wout_d0[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[19] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[19]
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[19]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[19]
                                                                      r  wout_d0[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[21]
                            (input port)
  Destination:            wout_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[21] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[21]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[21]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[21]
                                                                      r  wout_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[23]
                            (input port)
  Destination:            wout_d0[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[23] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[23]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[23]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[23]
                                                                      r  wout_d0[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[25]
                            (input port)
  Destination:            wout_d0[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[25] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[25]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[25]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[25]
                                                                      r  wout_d0[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[27]
                            (input port)
  Destination:            wout_d0[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.115ns (6.809%)  route 1.574ns (93.191%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[27] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[27]
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.115     0.902 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[27]_INST_0/O
                         net (fo=0)                   0.787     1.689    wout_d0[27]
                                                                      r  wout_d0[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 win_q0[15]
                            (input port)
  Destination:            wout_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.043ns (5.221%)  route 0.781ns (94.779%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[15] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[15]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.043     0.433 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[15]_INST_0/O
                         net (fo=0)                   0.390     0.824    wout_d0[15]
                                                                      r  wout_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[19]
                            (input port)
  Destination:            wout_d0[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.043ns (5.221%)  route 0.781ns (94.779%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[19] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[19]
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.043     0.433 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[19]_INST_0/O
                         net (fo=0)                   0.390     0.824    wout_d0[19]
                                                                      r  wout_d0[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[23]
                            (input port)
  Destination:            wout_d0[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.043ns (5.221%)  route 0.781ns (94.779%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[23] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[23]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.043     0.433 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[23]_INST_0/O
                         net (fo=0)                   0.390     0.824    wout_d0[23]
                                                                      r  wout_d0[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[3]
                            (input port)
  Destination:            wout_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.043ns (5.221%)  route 0.781ns (94.779%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[3] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[3]
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.043     0.433 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[3]_INST_0/O
                         net (fo=0)                   0.390     0.824    wout_d0[3]
                                                                      r  wout_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[7]
                            (input port)
  Destination:            wout_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.043ns (5.221%)  route 0.781ns (94.779%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[7] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[7]
    SLICE_X8Y23          LUT3 (Prop_lut3_I2_O)        0.043     0.433 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[7]_INST_0/O
                         net (fo=0)                   0.390     0.824    wout_d0[7]
                                                                      r  wout_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[0]
                            (input port)
  Destination:            wout_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.044ns (5.336%)  route 0.781ns (94.664%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[0] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[0]
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.044     0.434 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[0]_INST_0/O
                         net (fo=0)                   0.390     0.825    wout_d0[0]
                                                                      r  wout_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[11]
                            (input port)
  Destination:            wout_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.044ns (5.336%)  route 0.781ns (94.664%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[11] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[11]
    SLICE_X9Y24          LUT3 (Prop_lut3_I2_O)        0.044     0.434 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[11]_INST_0/O
                         net (fo=0)                   0.390     0.825    wout_d0[11]
                                                                      r  wout_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[13]
                            (input port)
  Destination:            wout_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.044ns (5.336%)  route 0.781ns (94.664%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[13] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[13]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.044     0.434 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[13]_INST_0/O
                         net (fo=0)                   0.390     0.825    wout_d0[13]
                                                                      r  wout_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[17]
                            (input port)
  Destination:            wout_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.044ns (5.336%)  route 0.781ns (94.664%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[17] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[17]
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.044     0.434 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[17]_INST_0/O
                         net (fo=0)                   0.390     0.825    wout_d0[17]
                                                                      r  wout_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 win_q0[21]
                            (input port)
  Destination:            wout_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.044ns (5.336%)  route 0.781ns (94.664%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  win_q0[21] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/win_q0[21]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.044     0.434 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[21]_INST_0/O
                         net (fo=0)                   0.390     0.825    wout_d0[21]
                                                                      r  wout_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.730ns  (logic 1.867ns (39.469%)  route 2.863ns (60.531%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.337 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4_n_2
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.437 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.437    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5_n_2
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.699 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__6/O[3]
                         net (fo=1, routed)           0.767     4.466    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[31]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.264     4.730 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[31]_INST_0/O
                         net (fo=0)                   0.787     5.517    wout_d0[31]
                                                                      r  wout_d0[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.613ns  (logic 1.857ns (40.258%)  route 2.756ns (59.742%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.337 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4_n_2
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.437 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.437    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5_n_2
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.694 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__6/O[1]
                         net (fo=1, routed)           0.660     4.354    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[29]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.259     4.613 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[29]_INST_0/O
                         net (fo=0)                   0.787     5.400    wout_d0[29]
                                                                      r  wout_d0[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.572ns  (logic 1.684ns (36.829%)  route 2.888ns (63.171%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.337 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4_n_2
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.536 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5/O[2]
                         net (fo=1, routed)           0.793     4.328    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[26]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.244     4.572 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[26]_INST_0/O
                         net (fo=0)                   0.787     5.359    wout_d0[26]
                                                                      r  wout_d0[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.567ns  (logic 1.667ns (36.501%)  route 2.900ns (63.499%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.499 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/O[3]
                         net (fo=1, routed)           0.804     4.303    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[23]
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.264     4.567 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[23]_INST_0/O
                         net (fo=0)                   0.787     5.354    wout_d0[23]
                                                                      r  wout_d0[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.513ns  (logic 1.757ns (38.935%)  route 2.756ns (61.065%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.337 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4_n_2
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.594 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5/O[1]
                         net (fo=1, routed)           0.660     4.254    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[25]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.259     4.513 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[25]_INST_0/O
                         net (fo=0)                   0.787     5.300    wout_d0[25]
                                                                      r  wout_d0[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 1.757ns (39.020%)  route 2.746ns (60.980%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.337 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4_n_2
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.437 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.437    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5_n_2
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.615 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__6/O[0]
                         net (fo=1, routed)           0.650     4.265    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[28]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.238     4.503 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[28]_INST_0/O
                         net (fo=0)                   0.787     5.290    wout_d0[28]
                                                                      r  wout_d0[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.467ns  (logic 1.567ns (35.079%)  route 2.900ns (64.921%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.399 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/O[3]
                         net (fo=1, routed)           0.804     4.203    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[19]
    SLICE_X9Y26          LUT3 (Prop_lut3_I0_O)        0.264     4.467 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[19]_INST_0/O
                         net (fo=0)                   0.787     5.254    wout_d0[19]
                                                                      r  wout_d0[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.413ns  (logic 1.657ns (37.551%)  route 2.756ns (62.449%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.494 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/O[1]
                         net (fo=1, routed)           0.660     4.154    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[21]
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.259     4.413 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[21]_INST_0/O
                         net (fo=0)                   0.787     5.200    wout_d0[21]
                                                                      r  wout_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.398ns  (logic 1.772ns (40.290%)  route 2.626ns (59.710%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.337 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4_n_2
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.599 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5/O[3]
                         net (fo=1, routed)           0.530     4.129    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[27]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.269     4.398 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[27]_INST_0/O
                         net (fo=0)                   0.787     5.185    wout_d0[27]
                                                                      r  wout_d0[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_d0[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.389ns  (logic 1.784ns (40.646%)  route 2.605ns (59.354%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[7]/Q
                         net (fo=3, routed)           0.704     1.870    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410[7]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.105     1.975 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4/O
                         net (fo=1, routed)           0.597     2.572    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_i_4_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.029 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     3.037    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__1_n_2
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.137 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__2_n_2
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.237 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__3_n_2
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.337 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__4_n_2
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.437 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.437    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__5_n_2
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.636 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_3_fu_352_p2__0_carry__6/O[2]
                         net (fo=1, routed)           0.509     4.145    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32_wout_d0[30]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.244     4.389 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_d0[30]_INST_0/O
                         net (fo=0)                   0.787     5.176    wout_d0[30]
                                                                      r  wout_d0[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            win_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.148ns (27.495%)  route 0.390ns (72.505%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.148     0.538 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/Q
                         net (fo=12, unset)           0.390     0.929    win_ce0
                                                                      r  win_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.209ns (30.667%)  route 0.473ns (69.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X2Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[0]/Q
                         net (fo=6, routed)           0.082     0.637    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/trunc_ln12_reg_374[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_address1[1]_INST_0/O
                         net (fo=0)                   0.390     1.072    wout_address1[1]
                                                                      r  wout_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.186ns (25.484%)  route 0.544ns (74.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=20, routed)          0.154     0.685    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter1_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.045     0.730 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_address1[0]_INST_0/O
                         net (fo=1, unset)            0.390     1.120    wout_address1[0]
                                                                      r  wout_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            win_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.229ns (30.985%)  route 0.510ns (69.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
    SLICE_X0Y26          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[3]/Q
                         net (fo=5, routed)           0.120     0.638    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_2
    SLICE_X0Y26          LUT3 (Prop_lut3_I0_O)        0.101     0.739 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/win_address0[3]_INST_0/O
                         net (fo=1, unset)            0.390     1.129    win_address0[3]
                                                                      r  win_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.209ns (28.277%)  route 0.530ns (71.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X2Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_reg_365_reg[0]/Q
                         net (fo=6, routed)           0.140     0.694    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/trunc_ln12_reg_374[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.739 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_address1[3]_INST_0/O
                         net (fo=0)                   0.390     1.129    wout_address1[3]
                                                                      r  wout_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wout_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.186ns (25.155%)  route 0.553ns (74.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X0Y27          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=47, routed)          0.163     0.694    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/Q[3]
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.739 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_ce0_INST_0/O
                         net (fo=0)                   0.390     1.130    wout_ce0
                                                                      r  wout_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.186ns (24.943%)  route 0.560ns (75.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          0.169     0.701    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.746 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.390     1.136    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.186ns (24.943%)  route 0.560ns (75.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          0.169     0.701    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.746 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.390     1.136    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            win_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.186ns (24.854%)  route 0.562ns (75.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X1Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.531 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=11, routed)          0.172     0.703    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.045     0.748 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/win_address0[1]_INST_0/O
                         net (fo=1, unset)            0.390     1.139    win_address0[1]
                                                                      r  win_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            win_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.189ns (25.154%)  route 0.562ns (74.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X1Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.531 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=11, routed)          0.172     0.703    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.048     0.751 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/win_address0[2]_INST_0/O
                         net (fo=1, unset)            0.390     1.142    win_address0[2]
                                                                      r  win_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.578ns (48.016%)  route 1.708ns (51.984%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.021 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5_n_2
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.286 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__6/O[1]
                         net (fo=1, routed)           0.000     3.286    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[29]
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[29]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 1.573ns (47.937%)  route 1.708ns (52.063%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.021 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5_n_2
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.281 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__6/O[3]
                         net (fo=1, routed)           0.000     3.281    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[31]
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[31]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.221ns  (logic 1.513ns (46.967%)  route 1.708ns (53.033%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.021 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5_n_2
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.221 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__6/O[2]
                         net (fo=1, routed)           0.000     3.221    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[30]
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[30]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.202ns  (logic 1.494ns (46.652%)  route 1.708ns (53.348%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.021 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5_n_2
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__6/O[0]
                         net (fo=1, routed)           0.000     3.202    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[28]
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[28]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 1.480ns (46.418%)  route 1.708ns (53.582%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.188 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/O[1]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[25]
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[25]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.183ns  (logic 1.475ns (46.334%)  route 1.708ns (53.666%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.183 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/O[3]
                         net (fo=1, routed)           0.000     3.183    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[27]
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[27]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.123ns  (logic 1.415ns (45.303%)  route 1.708ns (54.697%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.123 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/O[2]
                         net (fo=1, routed)           0.000     3.123    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[26]
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[26]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.104ns  (logic 1.396ns (44.968%)  route 1.708ns (55.032%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4_n_2
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.104 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__5/O[0]
                         net (fo=1, routed)           0.000     3.104    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[24]
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[24]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.090ns  (logic 1.382ns (44.719%)  route 1.708ns (55.281%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.090 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/O[1]
                         net (fo=1, routed)           0.000     3.090    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[21]
    SLICE_X11Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[21]/C

Slack:                    inf
  Source:                 wout_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.085ns  (logic 1.377ns (44.629%)  route 1.708ns (55.371%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[10] (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[10]
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.119     0.906 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_1/O
                         net (fo=2, routed)           0.913     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/xor_ln16_3_fu_332_p2[3]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.274     2.093 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.093    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_i_5_n_2
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.425 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry_n_2
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.523 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.523    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__0_n_2
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.621 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.008     2.629    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__1_n_2
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__2_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__3_n_2
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.085 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2_carry__4/O[3]
                         net (fo=1, routed)           0.000     3.085    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_fu_338_p2[23]
    SLICE_X11Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748     0.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X11Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/add_ln16_2_reg_410_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X0Y27          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X0Y27          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X0Y27          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X0Y27          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_rst
    SLICE_X0Y29          FDSE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X0Y29          FDSE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_rst
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_rst
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_rst
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X0Y29          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_enable_reg_pp0_iter0_reg_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X0Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X0Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 wout_q1[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wout_q1[0] (IN)
                         net (fo=3, unset)            0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_q1[0]
    SLICE_X13Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X13Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[0]/C





