Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/school/ise_projs/final-year-project/Decoder/decoder_isim_beh.exe -prj /home/school/ise_projs/final-year-project/Decoder/decoder_beh.prj work.decoder 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/school/ise_projs/final-year-project/Decoder/size_constraints_pkg.vhd" into library work
Parsing VHDL file "/home/school/ise_projs/final-year-project/Decoder/list.vhd" into library work
Parsing VHDL file "/home/school/ise_projs/final-year-project/Decoder/decoder_state_pkg.vhd" into library work
Parsing VHDL file "/home/school/ise_projs/final-year-project/Decoder/decoder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96808 KB
Fuse CPU Usage: 1190 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package size_constraints_pkg
Compiling package decoder_state_pkg
Compiling architecture list_arch of entity list [list_default]
Compiling architecture decoder_arch of entity decoder
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/school/ise_projs/final-year-project/Decoder/decoder_isim_beh.exe
Fuse Memory Usage: 672504 KB
Fuse CPU Usage: 1300 ms
GCC CPU Usage: 1800 ms
