acom -O3 -e 100 -work gates -2002  $dsn/src/and2.vhd $dsn/src/buf1.vhd $dsn/src/nand2.vhd $dsn/src/nor2.vhd $dsn/src/not1.vhd $dsn/src/or2.vhd $dsn/src/xor2.vhd $dsn/src/xnor2.vhd $dsn/src/gates_tb.vhd
# Compile Entity "and2"
# Compile Architecture "rtl" of Entity "and2"
# Compile Entity "buf1"
# Compile Architecture "rtl" of Entity "buf1"
# Compile Entity "nand2"
# Compile Architecture "rtl" of Entity "nand2"
# Compile Entity "nor2"
# Compile Architecture "rtl" of Entity "nor2"
# Compile Entity "not1"
# Compile Architecture "rtl" of Entity "not1"
# Compile Entity "or2"
# Compile Architecture "rtl" of Entity "or2"
# Compile Entity "xor2"
# Compile Architecture "rtl" of Entity "xor2"
# Compile Entity "xnor2"
# Compile Architecture "rtl" of Entity "xnor2"
# Compile Entity "gates_tb"
# Compile Architecture "behavioral" of Entity "gates_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+gates_tb gates_tb behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6507 kB (elbread=427 elab2=5940 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Aldec\My_Designs\midterm_project\gates\src\wave.asdb
#  4:27 PM, Wednesday, October 29, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Design: Design "half_adder" has been set as active.
