Warning (10268): Verilog HDL information at ram.v(12): always construct contains both blocking and non-blocking assignments File: C:/Users/Muditha/Desktop/verilog projects/verilog-projects/RAM and ROM/ram.v Line: 12
