{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544198179501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544198179523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 13:56:18 2018 " "Processing started: Fri Dec 07 13:56:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544198179523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544198179523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRJ_2 -c PRJ_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRJ_2 -c PRJ_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544198179524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1544198181994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prj_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRJ_2-PRJ_2 " "Found design unit 1: PRJ_2-PRJ_2" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198228585 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRJ_2 " "Found entity 1: PRJ_2" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198228585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198228585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRJ_2 " "Elaborating entity \"PRJ_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544198228911 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DH PRJ_2.vhd(328) " "VHDL Process Statement warning at PRJ_2.vhd(328): signal \"DH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544198228935 "|PRJ_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UH PRJ_2.vhd(331) " "VHDL Process Statement warning at PRJ_2.vhd(331): signal \"UH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544198228936 "|PRJ_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UM PRJ_2.vhd(337) " "VHDL Process Statement warning at PRJ_2.vhd(337): signal \"UM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544198228936 "|PRJ_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DM PRJ_2.vhd(340) " "VHDL Process Statement warning at PRJ_2.vhd(340): signal \"DM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544198228937 "|PRJ_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DS PRJ_2.vhd(346) " "VHDL Process Statement warning at PRJ_2.vhd(346): signal \"DS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544198228937 "|PRJ_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "US PRJ_2.vhd(349) " "VHDL Process Statement warning at PRJ_2.vhd(349): signal \"US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544198228937 "|PRJ_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DB PRJ_2.vhd(298) " "VHDL Process Statement warning at PRJ_2.vhd(298): inferring latch(es) for signal or variable \"DB\", which holds its previous value in one or more paths through the process" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544198228943 "|PRJ_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DM PRJ_2.vhd(298) " "VHDL Process Statement warning at PRJ_2.vhd(298): inferring latch(es) for signal or variable \"DM\", which holds its previous value in one or more paths through the process" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544198228944 "|PRJ_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UM PRJ_2.vhd(298) " "VHDL Process Statement warning at PRJ_2.vhd(298): inferring latch(es) for signal or variable \"UM\", which holds its previous value in one or more paths through the process" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544198228944 "|PRJ_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ARDUINO_IO\[15..10\] PRJ_2.vhd(25) " "Using initial value X (don't care) for net \"ARDUINO_IO\[15..10\]\" at PRJ_2.vhd(25)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228951 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[0\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[0\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228958 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[1\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[1\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228958 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[2\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[2\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228959 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[3\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[3\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228959 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[4\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[4\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228959 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[5\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[5\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228960 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[6\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[6\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228960 "|PRJ_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[7\] PRJ_2.vhd(298) " "Inferred latch for \"DB\[7\]\" at PRJ_2.vhd(298)" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544198228960 "|PRJ_2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "PRJ_2.vhd" "Mod0" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198231996 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "PRJ_2.vhd" "Div0" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 196 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198231996 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "PRJ_2.vhd" "Mod1" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198231996 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "PRJ_2.vhd" "Div1" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 202 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198231996 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1544198231996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198232217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198232221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198232221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198232221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198232221 ""}  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544198232221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198232421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198232421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198232482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198232482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198232564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198232564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198232791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198232791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198233003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198233003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198233037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233039 ""}  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544198233039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198233244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198233244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198233302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198233302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198233379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198233379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198233421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233423 ""}  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544198233423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198233634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198233634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198233694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198233694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tee " "Found entity 1: alt_u_div_tee" {  } { { "db/alt_u_div_tee.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/alt_u_div_tee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198233762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198233762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198233805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544198233807 ""}  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544198233807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198234033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198234033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198234089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198234089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544198234165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544198234165 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[10\] GND " "Pin \"ARDUINO_IO\[10\]\" is stuck at GND" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544198235964 "|PRJ_2|ARDUINO_IO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[11\] GND " "Pin \"ARDUINO_IO\[11\]\" is stuck at GND" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544198235964 "|PRJ_2|ARDUINO_IO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[12\] GND " "Pin \"ARDUINO_IO\[12\]\" is stuck at GND" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544198235964 "|PRJ_2|ARDUINO_IO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[13\] GND " "Pin \"ARDUINO_IO\[13\]\" is stuck at GND" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544198235964 "|PRJ_2|ARDUINO_IO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[14\] GND " "Pin \"ARDUINO_IO\[14\]\" is stuck at GND" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544198235964 "|PRJ_2|ARDUINO_IO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[15\] GND " "Pin \"ARDUINO_IO\[15\]\" is stuck at GND" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544198235964 "|PRJ_2|ARDUINO_IO[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544198235964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544198236311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544198240124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198240124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PRJ_2.vhd" "" { Text "D:/IFSC/Graduacao_Eng_Eletronica/Eletronica_Digital_II/Semestre_2/Projetos/Projetos_VHDL/PRJ_2/PRJ_2/PRJ_2.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544198241260 "|PRJ_2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544198241260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "428 " "Implemented 428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544198241277 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544198241277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544198241277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544198241277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544198241464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 13:57:21 2018 " "Processing ended: Fri Dec 07 13:57:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544198241464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544198241464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544198241464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544198241464 ""}
