

================================================================
== Vitis HLS Report for 'muls_2'
================================================================
* Date:           Mon Jun 12 16:50:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_muls_2_Pipeline_VITIS_LOOP_141_1_fu_38                   |muls_2_Pipeline_VITIS_LOOP_141_1                   |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
        |grp_muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_44  |muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        6|        6|  19.998 ns|  19.998 ns|    6|    6|       no|
        |grp_muls_2_Pipeline_VITIS_LOOP_153_2_fu_52                   |muls_2_Pipeline_VITIS_LOOP_153_2                   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      634|      515|    -|
|Memory               |        -|     -|      192|       96|    -|
|Multiplexer          |        -|     -|        -|      239|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      835|      854|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |grp_muls_2_Pipeline_VITIS_LOOP_141_1_fu_38                   |muls_2_Pipeline_VITIS_LOOP_141_1                   |        0|   0|    4|   44|    0|
    |grp_muls_2_Pipeline_VITIS_LOOP_153_2_fu_52                   |muls_2_Pipeline_VITIS_LOOP_153_2                   |        0|   6|  621|  359|    0|
    |grp_muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_44  |muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        0|   0|    9|  112|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                   |        0|   6|  634|  515|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                    Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |l_Tc_m_Sreg_Array_U    |muls_2_l_Tc_m_Sreg_Array_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     2|   32|     1|           64|
    |l_Tc_m_Sreg_Array_1_U  |muls_2_l_Tc_m_Sreg_Array_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     2|   32|     1|           64|
    |l_flush_Array_U        |muls_2_l_flush_Array_SHIFTREG_AUTO_0R0W      |        0|  64|  32|    0|     2|    1|     1|            2|
    +-----------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                             |        0| 192|  96|    0|     6|   65|     3|          130|
    +-----------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |l_Tc_m_Sreg_Array_1_address0  |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_1_ce0       |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_1_d0        |  14|          3|   32|         96|
    |l_Tc_m_Sreg_Array_1_we0       |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_address0    |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_ce0         |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_d0          |  14|          3|   32|         96|
    |l_Tc_m_Sreg_Array_we0         |  14|          3|    1|          3|
    |l_dataA_1_read                |   9|          2|    1|          2|
    |l_dataB_1_read                |   9|          2|    1|          2|
    |l_flush_Array_address0        |  14|          3|    1|          3|
    |l_flush_Array_ce0             |  14|          3|    1|          3|
    |l_flush_Array_d0              |  14|          3|    1|          3|
    |l_flush_Array_we0             |  14|          3|    1|          3|
    |l_mul1_write                  |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 239|         51|   80|        237|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  4|   0|    4|          0|
    |ap_done_reg                                                               |  1|   0|    1|          0|
    |grp_muls_2_Pipeline_VITIS_LOOP_141_1_fu_38_ap_start_reg                   |  1|   0|    1|          0|
    |grp_muls_2_Pipeline_VITIS_LOOP_153_2_fu_52_ap_start_reg                   |  1|   0|    1|          0|
    |grp_muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                            |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     |  9|   0|    9|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|        muls.2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|        muls.2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|        muls.2|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|        muls.2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|        muls.2|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|        muls.2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|        muls.2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|        muls.2|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|        muls.2|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|        muls.2|  return value|
|l_dataA_1_dout            |   in|   34|     ap_fifo|     l_dataA_1|       pointer|
|l_dataA_1_num_data_valid  |   in|    3|     ap_fifo|     l_dataA_1|       pointer|
|l_dataA_1_fifo_cap        |   in|    3|     ap_fifo|     l_dataA_1|       pointer|
|l_dataA_1_empty_n         |   in|    1|     ap_fifo|     l_dataA_1|       pointer|
|l_dataA_1_read            |  out|    1|     ap_fifo|     l_dataA_1|       pointer|
|l_dataB_1_dout            |   in|   64|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_num_data_valid  |   in|    2|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_fifo_cap        |   in|    2|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_empty_n         |   in|    1|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_read            |  out|    1|     ap_fifo|     l_dataB_1|       pointer|
|l_mul1_din                |  out|   64|     ap_fifo|        l_mul1|       pointer|
|l_mul1_num_data_valid     |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_fifo_cap           |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_full_n             |   in|    1|     ap_fifo|        l_mul1|       pointer|
|l_mul1_write              |  out|    1|     ap_fifo|        l_mul1|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

