# Reading C:/altera/13.0sp1/modelsim_ae/tcl/vsim/pref.tcl 
# do tft_colorbar_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/01workplace/Quartus/class40_tft/rtl {D:/01workplace/Quartus/class40_tft/rtl/tft_pic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tft_pic
# 
# Top level modules:
# 	tft_pic
# vlog -vlog01compat -work work +incdir+D:/01workplace/Quartus/class40_tft/rtl {D:/01workplace/Quartus/class40_tft/rtl/tft_ctrl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tft_ctrl
# 
# Top level modules:
# 	tft_ctrl
# vlog -vlog01compat -work work +incdir+D:/01workplace/Quartus/class40_tft/rtl {D:/01workplace/Quartus/class40_tft/rtl/tft_colorbar.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tft_colorbar
# 
# Top level modules:
# 	tft_colorbar
# vlog -vlog01compat -work work +incdir+D:/01workplace/Quartus/class40_tft/prj/ip/clk_9m {D:/01workplace/Quartus/class40_tft/prj/ip/clk_9m/clk_9m.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_9m
# 
# Top level modules:
# 	clk_9m
# vlog -vlog01compat -work work +incdir+D:/01workplace/Quartus/class40_tft/prj/db {D:/01workplace/Quartus/class40_tft/prj/db/clk_9m_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_9m_altpll
# 
# Top level modules:
# 	clk_9m_altpll
# 
# vlog -vlog01compat -work work +incdir+D:/01workplace/Quartus/class40_tft/prj/../testbench {D:/01workplace/Quartus/class40_tft/prj/../testbench/tb_tft_colorbar.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_tft_colorbar
# 
# Top level modules:
# 	tb_tft_colorbar
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_tft_colorbar
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_tft_colorbar 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_tft_colorbar
# Loading work.tft_colorbar
# Loading work.tft_ctrl
# Loading work.tft_pic
# Loading work.clk_9m
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: tb_tft_colorbar.tft_colorbar_inst.clk_9m_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 100000  Instance: tb_tft_colorbar.tft_colorbar_inst.clk_9m_inst.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint sim:/tb_tft_colorbar/tft_colorbar_inst/tft_ctrl_inst/*
add wave -position insertpoint sim:/tb_tft_colorbar/tft_colorbar_inst/tft_pic_inst/*
restart
run
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: tb_tft_colorbar.tft_colorbar_inst.clk_9m_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 100000  Instance: tb_tft_colorbar.tft_colorbar_inst.clk_9m_inst.altpll_component.cycloneiii_pll.pll3
run
