# do neander_top.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:01 on Oct 13,2023
# vlog -work work neander_top.vo 
# -- Compiling module neander_top
# 
# Top level modules:
# 	neander_top
# End time: 19:33:01 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:01 on Oct 13,2023
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module neander_top_vlg_sample_tst
# -- Compiling module neander_top_vlg_check_tst
# -- Compiling module neander_top_vlg_vec_tst
# 
# Top level modules:
# 	neander_top_vlg_vec_tst
# End time: 19:33:01 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate work.neander_top_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 19:33:01 on Oct 13,2023
# Loading work.neander_top_vlg_vec_tst
# Loading work.neander_top
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading work.neander_top_vlg_sample_tst
# Loading work.neander_top_vlg_check_tst
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from neander_top_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from neander_top_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /neander_top_vlg_vec_tst File: Waveform1.vwf.vt
# Simulation passed !
# ** Note: $finish    : Waveform1.vwf.vt(997)
#    Time: 1 us  Iteration: 0  Instance: /neander_top_vlg_vec_tst/tb_out
# End time: 19:33:01 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
