7 seg display counter implemented on FPGA
working on FPGA board Xilinx-Sparan3

please refer to ppt slide of the full course and full documentation in the doc directory
( example used to teach in FST-Tunisia and ENSI-Tunisia (by N.Chouba)

Count display spec
Main idea
Seven segment bridge block
Counter block
Display Unit â€“ Ten block
De-bounce block
Top level block
Testbench & simulation
Synthesis result
