{
  "Top": "SCIG_CIF_0_3",
  "RtlTop": "SCIG_CIF_0_3",
  "RtlPrefix": "",
  "RtlSubPrefix": "SCIG_CIF_0_3_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<AXI_VAL, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<AXI_VAL, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "padValue": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "padValue",
          "name": "padValue",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=D:\/Downloads\/vivado2014.4\/PYNQ_acc\/HW\/Graphic\/SCIG_CIF_0_3\/ip_scig_3",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_export -flow=syn"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "SCIG_CIF_0_3"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SCIG_CIF_0_3",
    "Version": "1.0",
    "DisplayName": "Scig_cif_0_3",
    "Revision": "2113797837",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_SCIG_CIF_0_3_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/stream_convolution_slideWindow.cpp"],
    "Vhdl": [
      "impl\/vhdl\/SCIG_CIF_0_3_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3_inElem_RAM_S2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3_mul_32s_12ns_32_2_1.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3_regslice_both.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1_inputBuf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6.vhd",
      "impl\/vhdl\/SCIG_CIF_0_3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/SCIG_CIF_0_3_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/SCIG_CIF_0_3_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/SCIG_CIF_0_3_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/SCIG_CIF_0_3_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/SCIG_CIF_0_3_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/SCIG_CIF_0_3_inElem_RAM_S2P_LUTRAM_1R1W.v",
      "impl\/verilog\/SCIG_CIF_0_3_mul_32s_12ns_32_2_1.v",
      "impl\/verilog\/SCIG_CIF_0_3_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/SCIG_CIF_0_3_regslice_both.v",
      "impl\/verilog\/SCIG_CIF_0_3_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1.v",
      "impl\/verilog\/SCIG_CIF_0_3_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1_inputBuf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/SCIG_CIF_0_3_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6.v",
      "impl\/verilog\/SCIG_CIF_0_3.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/SCIG_CIF_0_3.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_r:out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "in_r_",
      "ports": [
        "in_r_TDATA",
        "in_r_TREADY",
        "in_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TREADY",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    },
    "padValue": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"padValue": "DATA"},
      "ports": ["padValue"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "padValue"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "padValue": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "SCIG_CIF_0_3",
      "Instances": [
        {
          "ModuleName": "SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6",
          "InstanceName": "grp_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6_fu_94"
        },
        {
          "ModuleName": "SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1",
          "InstanceName": "grp_SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1_fu_103"
        }
      ]
    },
    "Info": {
      "SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SCIG_CIF_0_3": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_242_6",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "99",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "140",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.670"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_155_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "32",
            "PipelineDepth": "36"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "588",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "3141",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "SCIG_CIF_0_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.592"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1176",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "6731",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-28 13:57:42 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
