
InductionMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008464  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b98  08008608  08008608  00009608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091a0  080091a0  0000b1e0  2**0
                  CONTENTS
  4 .ARM          00000008  080091a0  080091a0  0000a1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091a8  080091a8  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091a8  080091a8  0000a1a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091ac  080091ac  0000a1ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080091b0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  200001e0  08009390  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000618  08009390  0000b618  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116c6  00000000  00000000  0000b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000253b  00000000  00000000  0001c8d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  0001ee18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8b  00000000  00000000  0001fbe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e1f  00000000  00000000  0002066b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ab8  00000000  00000000  0003848a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092bc2  00000000  00000000  00048f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  000dbb04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004858  00000000  00000000  000dbbc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000e0418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  000e046d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  000e0567  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080085ec 	.word	0x080085ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080085ec 	.word	0x080085ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <MotorSequence>:
#include "MotorSequencer.h"

void MotorSequence(ST_SineWave* Wave,int State){
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
	switch (State){
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	2b05      	cmp	r3, #5
 8000ef8:	d838      	bhi.n	8000f6c <MotorSequence+0x84>
 8000efa:	a201      	add	r2, pc, #4	@ (adr r2, 8000f00 <MotorSequence+0x18>)
 8000efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f00:	08000f19 	.word	0x08000f19
 8000f04:	08000f27 	.word	0x08000f27
 8000f08:	08000f35 	.word	0x08000f35
 8000f0c:	08000f43 	.word	0x08000f43
 8000f10:	08000f51 	.word	0x08000f51
 8000f14:	08000f5f 	.word	0x08000f5f
	  case 1:
		  Wave->PhaseA_t=1;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	605a      	str	r2, [r3, #4]
		  Wave->PhaseAN_t=0;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2200      	movs	r2, #0
 8000f22:	60da      	str	r2, [r3, #12]
		  break;
 8000f24:	e022      	b.n	8000f6c <MotorSequence+0x84>
	  case 2:
		  Wave->PhaseC_t=0;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	625a      	str	r2, [r3, #36]	@ 0x24
		  Wave->PhaseCN_t=1;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2201      	movs	r2, #1
 8000f30:	62da      	str	r2, [r3, #44]	@ 0x2c
		  break;
 8000f32:	e01b      	b.n	8000f6c <MotorSequence+0x84>
	  case 3:
		  Wave->PhaseB_t=1;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2201      	movs	r2, #1
 8000f38:	615a      	str	r2, [r3, #20]
		  Wave->PhaseBN_t=0;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	61da      	str	r2, [r3, #28]
		  break;
 8000f40:	e014      	b.n	8000f6c <MotorSequence+0x84>
	  case 4:
		  Wave->PhaseA_t=0;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2200      	movs	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
		  Wave->PhaseAN_t=1;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	60da      	str	r2, [r3, #12]
		  break;
 8000f4e:	e00d      	b.n	8000f6c <MotorSequence+0x84>
	  case 5:
		  Wave->PhaseC_t=1;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2201      	movs	r2, #1
 8000f54:	625a      	str	r2, [r3, #36]	@ 0x24
		  Wave->PhaseCN_t=0;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	62da      	str	r2, [r3, #44]	@ 0x2c
		  break;
 8000f5c:	e006      	b.n	8000f6c <MotorSequence+0x84>
	  case 6:
		  Wave->PhaseB_t=0;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	615a      	str	r2, [r3, #20]
		  Wave->PhaseBN_t=1;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2201      	movs	r2, #1
 8000f68:	61da      	str	r2, [r3, #28]
		  break;
 8000f6a:	bf00      	nop
	  }
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	785b      	ldrb	r3, [r3, #1]
 8000f84:	b21a      	sxth	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	789b      	ldrb	r3, [r3, #2]
 8000f8a:	021b      	lsls	r3, r3, #8
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	789b      	ldrb	r3, [r3, #2]
 8000fa2:	08db      	lsrs	r3, r3, #3
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	b21a      	sxth	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	78db      	ldrb	r3, [r3, #3]
 8000fac:	015b      	lsls	r3, r3, #5
 8000fae:	b21b      	sxth	r3, r3
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	78db      	ldrb	r3, [r3, #3]
 8000fc4:	099b      	lsrs	r3, r3, #6
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	791b      	ldrb	r3, [r3, #4]
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	b21a      	sxth	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	795b      	ldrb	r3, [r3, #5]
 8000fda:	029b      	lsls	r3, r3, #10
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	795b      	ldrb	r3, [r3, #5]
 8000ff2:	085b      	lsrs	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	799b      	ldrb	r3, [r3, #6]
 8000ffc:	01db      	lsls	r3, r3, #7
 8000ffe:	b21b      	sxth	r3, r3
 8001000:	4313      	orrs	r3, r2
 8001002:	b21b      	sxth	r3, r3
 8001004:	b29b      	uxth	r3, r3
 8001006:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800100a:	b29a      	uxth	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	799b      	ldrb	r3, [r3, #6]
 8001014:	091b      	lsrs	r3, r3, #4
 8001016:	b2db      	uxtb	r3, r3
 8001018:	b21a      	sxth	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	79db      	ldrb	r3, [r3, #7]
 800101e:	011b      	lsls	r3, r3, #4
 8001020:	b21b      	sxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b21b      	sxth	r3, r3
 8001026:	b29b      	uxth	r3, r3
 8001028:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800102c:	b29a      	uxth	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	845a      	strh	r2, [r3, #34]	@ 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	79db      	ldrb	r3, [r3, #7]
 8001036:	09db      	lsrs	r3, r3, #7
 8001038:	b2db      	uxtb	r3, r3
 800103a:	b21a      	sxth	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	7a1b      	ldrb	r3, [r3, #8]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b21a      	sxth	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	7a5b      	ldrb	r3, [r3, #9]
 800104c:	025b      	lsls	r3, r3, #9
 800104e:	b21b      	sxth	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b21b      	sxth	r3, r3
 8001054:	b29b      	uxth	r3, r3
 8001056:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800105a:	b29a      	uxth	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	849a      	strh	r2, [r3, #36]	@ 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	7a5b      	ldrb	r3, [r3, #9]
 8001064:	089b      	lsrs	r3, r3, #2
 8001066:	b2db      	uxtb	r3, r3
 8001068:	b21a      	sxth	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7a9b      	ldrb	r3, [r3, #10]
 800106e:	019b      	lsls	r3, r3, #6
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21b      	sxth	r3, r3
 8001076:	b29b      	uxth	r3, r3
 8001078:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800107c:	b29a      	uxth	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	84da      	strh	r2, [r3, #38]	@ 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	7a9b      	ldrb	r3, [r3, #10]
 8001086:	095b      	lsrs	r3, r3, #5
 8001088:	b2db      	uxtb	r3, r3
 800108a:	b21a      	sxth	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	7adb      	ldrb	r3, [r3, #11]
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21b      	sxth	r3, r3
 8001098:	b29b      	uxth	r3, r3
 800109a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800109e:	b29a      	uxth	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	851a      	strh	r2, [r3, #40]	@ 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	7b1b      	ldrb	r3, [r3, #12]
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	7b5b      	ldrb	r3, [r3, #13]
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010bc:	b29a      	uxth	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	7b5b      	ldrb	r3, [r3, #13]
 80010c6:	08db      	lsrs	r3, r3, #3
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	b21a      	sxth	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	7b9b      	ldrb	r3, [r3, #14]
 80010d0:	015b      	lsls	r3, r3, #5
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	b29b      	uxth	r3, r3
 80010da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010de:	b29a      	uxth	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	7b9b      	ldrb	r3, [r3, #14]
 80010e8:	099b      	lsrs	r3, r3, #6
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	b21a      	sxth	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	7bdb      	ldrb	r3, [r3, #15]
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7c1b      	ldrb	r3, [r3, #16]
 80010fe:	029b      	lsls	r3, r3, #10
 8001100:	b21b      	sxth	r3, r3
 8001102:	4313      	orrs	r3, r2
 8001104:	b21b      	sxth	r3, r3
 8001106:	b29b      	uxth	r3, r3
 8001108:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800110c:	b29a      	uxth	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	85da      	strh	r2, [r3, #46]	@ 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	085b      	lsrs	r3, r3, #1
 8001118:	b2db      	uxtb	r3, r3
 800111a:	b21a      	sxth	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7c5b      	ldrb	r3, [r3, #17]
 8001120:	01db      	lsls	r3, r3, #7
 8001122:	b21b      	sxth	r3, r3
 8001124:	4313      	orrs	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	b29b      	uxth	r3, r3
 800112a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800112e:	b29a      	uxth	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	861a      	strh	r2, [r3, #48]	@ 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7c5b      	ldrb	r3, [r3, #17]
 8001138:	091b      	lsrs	r3, r3, #4
 800113a:	b2db      	uxtb	r3, r3
 800113c:	b21a      	sxth	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	7c9b      	ldrb	r3, [r3, #18]
 8001142:	011b      	lsls	r3, r3, #4
 8001144:	b21b      	sxth	r3, r3
 8001146:	4313      	orrs	r3, r2
 8001148:	b21b      	sxth	r3, r3
 800114a:	b29b      	uxth	r3, r3
 800114c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001150:	b29a      	uxth	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	865a      	strh	r2, [r3, #50]	@ 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	7c9b      	ldrb	r3, [r3, #18]
 800115a:	09db      	lsrs	r3, r3, #7
 800115c:	b2db      	uxtb	r3, r3
 800115e:	b21a      	sxth	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	7cdb      	ldrb	r3, [r3, #19]
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	b21b      	sxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b21a      	sxth	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	7d1b      	ldrb	r3, [r3, #20]
 8001170:	025b      	lsls	r3, r3, #9
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	b29b      	uxth	r3, r3
 800117a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800117e:	b29a      	uxth	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	869a      	strh	r2, [r3, #52]	@ 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	7d1b      	ldrb	r3, [r3, #20]
 8001188:	089b      	lsrs	r3, r3, #2
 800118a:	b2db      	uxtb	r3, r3
 800118c:	b21a      	sxth	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	7d5b      	ldrb	r3, [r3, #21]
 8001192:	019b      	lsls	r3, r3, #6
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21b      	sxth	r3, r3
 800119a:	b29b      	uxth	r3, r3
 800119c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	86da      	strh	r2, [r3, #54]	@ 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7d5b      	ldrb	r3, [r3, #21]
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	b21a      	sxth	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	7d9b      	ldrb	r3, [r3, #22]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	4313      	orrs	r3, r2
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	b29b      	uxth	r3, r3
 80011be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	871a      	strh	r2, [r3, #56]	@ 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	7ddb      	ldrb	r3, [r3, #23]
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <ParseSBUS+0x262>
 80011d4:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80011d8:	e000      	b.n	80011dc <ParseSBUS+0x264>
 80011da:	2200      	movs	r2, #0
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	875a      	strh	r2, [r3, #58]	@ 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	7ddb      	ldrb	r3, [r3, #23]
 80011e4:	085b      	lsrs	r3, r3, #1
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	f003 0301 	and.w	r3, r3, #1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d002      	beq.n	80011f6 <ParseSBUS+0x27e>
 80011f0:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80011f4:	e000      	b.n	80011f8 <ParseSBUS+0x280>
 80011f6:	2200      	movs	r2, #0
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <GenerateSine>:
#include "SineWave.h"

void GenerateSine(ST_SineWave* SineWave, int* MicroSecond50){
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
	if (!*MicroSecond50){
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 81c5 	beq.w	80015a6 <GenerateSine+0x39e>
		return;
	}
	if (SineWave->PhaseA_t){
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d042      	beq.n	80012aa <GenerateSine+0xa2>
		SineWave->PhaseA = trunc(arm_sin_f32( (2*PI*SineWave->PhaseA_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	ee07 3a90 	vmov	s15, r3
 800122c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001230:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 80014fc <GenerateSine+0x2f4>
 8001234:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001244:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001248:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8001500 <GenerateSine+0x2f8>
 800124c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001250:	eeb0 0a47 	vmov.f32	s0, s14
 8001254:	f004 fcca 	bl	8005bec <arm_sin_f32>
 8001258:	eeb0 7a40 	vmov.f32	s14, s0
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001260:	ee07 3a90 	vmov	s15, r3
 8001264:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800126c:	ee17 0a90 	vmov	r0, s15
 8001270:	f7ff f972 	bl	8000558 <__aeabi_f2d>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	ec43 2b10 	vmov	d0, r2, r3
 800127c:	f007 f97c 	bl	8008578 <trunc>
 8001280:	ec53 2b10 	vmov	r2, r3, d0
 8001284:	4610      	mov	r0, r2
 8001286:	4619      	mov	r1, r3
 8001288:	f7ff fc96 	bl	8000bb8 <__aeabi_d2uiz>
 800128c:	4602      	mov	r2, r0
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	601a      	str	r2, [r3, #0]
		if (SineWave->PhaseA_t<20000) 	SineWave->PhaseA_t++;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800129a:	4293      	cmp	r3, r2
 800129c:	d808      	bhi.n	80012b0 <GenerateSine+0xa8>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	1c5a      	adds	r2, r3, #1
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	e002      	b.n	80012b0 <GenerateSine+0xa8>
	}
	else SineWave->PhaseA = 0;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]

	if (SineWave->PhaseAN_t){
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d042      	beq.n	800133e <GenerateSine+0x136>
		SineWave->PhaseAN = trunc(arm_sin_f32( (2*PI*SineWave->PhaseAN_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	ee07 3a90 	vmov	s15, r3
 80012c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012c4:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 80014fc <GenerateSine+0x2f4>
 80012c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d0:	ee07 3a90 	vmov	s15, r3
 80012d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012dc:	eddf 6a88 	vldr	s13, [pc, #544]	@ 8001500 <GenerateSine+0x2f8>
 80012e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012e4:	eeb0 0a47 	vmov.f32	s0, s14
 80012e8:	f004 fc80 	bl	8005bec <arm_sin_f32>
 80012ec:	eeb0 7a40 	vmov.f32	s14, s0
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f4:	ee07 3a90 	vmov	s15, r3
 80012f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001300:	ee17 0a90 	vmov	r0, s15
 8001304:	f7ff f928 	bl	8000558 <__aeabi_f2d>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	ec43 2b10 	vmov	d0, r2, r3
 8001310:	f007 f932 	bl	8008578 <trunc>
 8001314:	ec53 2b10 	vmov	r2, r3, d0
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f7ff fc4c 	bl	8000bb8 <__aeabi_d2uiz>
 8001320:	4602      	mov	r2, r0
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	609a      	str	r2, [r3, #8]
		if (SineWave->PhaseAN_t<20000) 	SineWave->PhaseAN_t++;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	68db      	ldr	r3, [r3, #12]
 800132a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800132e:	4293      	cmp	r3, r2
 8001330:	d808      	bhi.n	8001344 <GenerateSine+0x13c>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	1c5a      	adds	r2, r3, #1
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	60da      	str	r2, [r3, #12]
 800133c:	e002      	b.n	8001344 <GenerateSine+0x13c>
	}
	else SineWave->PhaseAN = 0;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]

	if (SineWave->PhaseB_t){
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d042      	beq.n	80013d2 <GenerateSine+0x1ca>
		SineWave->PhaseB = trunc(arm_sin_f32( (2*PI*SineWave->PhaseB_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	695b      	ldr	r3, [r3, #20]
 8001350:	ee07 3a90 	vmov	s15, r3
 8001354:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001358:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80014fc <GenerateSine+0x2f4>
 800135c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001364:	ee07 3a90 	vmov	s15, r3
 8001368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800136c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001370:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8001500 <GenerateSine+0x2f8>
 8001374:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001378:	eeb0 0a47 	vmov.f32	s0, s14
 800137c:	f004 fc36 	bl	8005bec <arm_sin_f32>
 8001380:	eeb0 7a40 	vmov.f32	s14, s0
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001394:	ee17 0a90 	vmov	r0, s15
 8001398:	f7ff f8de 	bl	8000558 <__aeabi_f2d>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	ec43 2b10 	vmov	d0, r2, r3
 80013a4:	f007 f8e8 	bl	8008578 <trunc>
 80013a8:	ec53 2b10 	vmov	r2, r3, d0
 80013ac:	4610      	mov	r0, r2
 80013ae:	4619      	mov	r1, r3
 80013b0:	f7ff fc02 	bl	8000bb8 <__aeabi_d2uiz>
 80013b4:	4602      	mov	r2, r0
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	611a      	str	r2, [r3, #16]
		if (SineWave->PhaseB_t<20000) 	SineWave->PhaseB_t++;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d808      	bhi.n	80013d8 <GenerateSine+0x1d0>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	695b      	ldr	r3, [r3, #20]
 80013ca:	1c5a      	adds	r2, r3, #1
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	615a      	str	r2, [r3, #20]
 80013d0:	e002      	b.n	80013d8 <GenerateSine+0x1d0>
	}
	else SineWave->PhaseB = 0;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]

	if (SineWave->PhaseBN_t){
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	69db      	ldr	r3, [r3, #28]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d042      	beq.n	8001466 <GenerateSine+0x25e>
		SineWave->PhaseBN = trunc(arm_sin_f32( (2*PI*SineWave->PhaseBN_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	ee07 3a90 	vmov	s15, r3
 80013e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ec:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80014fc <GenerateSine+0x2f4>
 80013f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001400:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001404:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001500 <GenerateSine+0x2f8>
 8001408:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800140c:	eeb0 0a47 	vmov.f32	s0, s14
 8001410:	f004 fbec 	bl	8005bec <arm_sin_f32>
 8001414:	eeb0 7a40 	vmov.f32	s14, s0
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800141c:	ee07 3a90 	vmov	s15, r3
 8001420:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001424:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001428:	ee17 0a90 	vmov	r0, s15
 800142c:	f7ff f894 	bl	8000558 <__aeabi_f2d>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	ec43 2b10 	vmov	d0, r2, r3
 8001438:	f007 f89e 	bl	8008578 <trunc>
 800143c:	ec53 2b10 	vmov	r2, r3, d0
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f7ff fbb8 	bl	8000bb8 <__aeabi_d2uiz>
 8001448:	4602      	mov	r2, r0
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	619a      	str	r2, [r3, #24]
		if (SineWave->PhaseBN_t<20000) 	SineWave->PhaseBN_t++;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001456:	4293      	cmp	r3, r2
 8001458:	d808      	bhi.n	800146c <GenerateSine+0x264>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	61da      	str	r2, [r3, #28]
 8001464:	e002      	b.n	800146c <GenerateSine+0x264>
	}
	else SineWave->PhaseBN = 0;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]

	if (SineWave->PhaseC_t){
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001470:	2b00      	cmp	r3, #0
 8001472:	d047      	beq.n	8001504 <GenerateSine+0x2fc>
		SineWave->PhaseC = trunc(arm_sin_f32( (2*PI*SineWave->PhaseC_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001478:	ee07 3a90 	vmov	s15, r3
 800147c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001480:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80014fc <GenerateSine+0x2f4>
 8001484:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148c:	ee07 3a90 	vmov	s15, r3
 8001490:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001498:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001500 <GenerateSine+0x2f8>
 800149c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014a0:	eeb0 0a47 	vmov.f32	s0, s14
 80014a4:	f004 fba2 	bl	8005bec <arm_sin_f32>
 80014a8:	eeb0 7a40 	vmov.f32	s14, s0
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b0:	ee07 3a90 	vmov	s15, r3
 80014b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014bc:	ee17 0a90 	vmov	r0, s15
 80014c0:	f7ff f84a 	bl	8000558 <__aeabi_f2d>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	ec43 2b10 	vmov	d0, r2, r3
 80014cc:	f007 f854 	bl	8008578 <trunc>
 80014d0:	ec53 2b10 	vmov	r2, r3, d0
 80014d4:	4610      	mov	r0, r2
 80014d6:	4619      	mov	r1, r3
 80014d8:	f7ff fb6e 	bl	8000bb8 <__aeabi_d2uiz>
 80014dc:	4602      	mov	r2, r0
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	621a      	str	r2, [r3, #32]
		if (SineWave->PhaseC_t<20000) 	SineWave->PhaseC_t++;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d80d      	bhi.n	800150a <GenerateSine+0x302>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f2:	1c5a      	adds	r2, r3, #1
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	625a      	str	r2, [r3, #36]	@ 0x24
 80014f8:	e007      	b.n	800150a <GenerateSine+0x302>
 80014fa:	bf00      	nop
 80014fc:	40c90fdb 	.word	0x40c90fdb
 8001500:	469c4000 	.word	0x469c4000
	}
	else SineWave->PhaseC = 0;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	621a      	str	r2, [r3, #32]

	if (SineWave->PhaseCN_t){
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150e:	2b00      	cmp	r3, #0
 8001510:	d042      	beq.n	8001598 <GenerateSine+0x390>
		SineWave->PhaseCN = trunc(arm_sin_f32( (2*PI*SineWave->PhaseCN_t*SineWave->WaveFrequency)/20000.0)	* SineWave->VoltageAmplitude);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001516:	ee07 3a90 	vmov	s15, r3
 800151a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800151e:	ed1f 7a09 	vldr	s14, [pc, #-36]	@ 80014fc <GenerateSine+0x2f4>
 8001522:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001536:	ed5f 6a0e 	vldr	s13, [pc, #-56]	@ 8001500 <GenerateSine+0x2f8>
 800153a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800153e:	eeb0 0a47 	vmov.f32	s0, s14
 8001542:	f004 fb53 	bl	8005bec <arm_sin_f32>
 8001546:	eeb0 7a40 	vmov.f32	s14, s0
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800154e:	ee07 3a90 	vmov	s15, r3
 8001552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800155a:	ee17 0a90 	vmov	r0, s15
 800155e:	f7fe fffb 	bl	8000558 <__aeabi_f2d>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	ec43 2b10 	vmov	d0, r2, r3
 800156a:	f007 f805 	bl	8008578 <trunc>
 800156e:	ec53 2b10 	vmov	r2, r3, d0
 8001572:	4610      	mov	r0, r2
 8001574:	4619      	mov	r1, r3
 8001576:	f7ff fb1f 	bl	8000bb8 <__aeabi_d2uiz>
 800157a:	4602      	mov	r2, r0
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	629a      	str	r2, [r3, #40]	@ 0x28
		if (SineWave->PhaseCN_t<20000) 	SineWave->PhaseCN_t++;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001584:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001588:	4293      	cmp	r3, r2
 800158a:	d808      	bhi.n	800159e <GenerateSine+0x396>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001590:	1c5a      	adds	r2, r3, #1
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001596:	e002      	b.n	800159e <GenerateSine+0x396>
	}
	else SineWave->PhaseCN=0;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	629a      	str	r2, [r3, #40]	@ 0x28

	*MicroSecond50=0;
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
	return;
 80015a4:	e000      	b.n	80015a8 <GenerateSine+0x3a0>
		return;
 80015a6:	bf00      	nop
}
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop

080015b0 <HAL_TIM_IC_CaptureCallback>:
static void MX_USART6_UART_Init(void);
static void MX_TIM4_Init(void);
static void MX_TIM10_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015c0:	d105      	bne.n	80015ce <HAL_TIM_IC_CaptureCallback+0x1e>
		Encoder.EncoderValue = __HAL_TIM_GET_COUNTER(htim);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <HAL_TIM_IC_CaptureCallback+0x2c>)
 80015cc:	60da      	str	r2, [r3, #12]
	}
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	2000045c 	.word	0x2000045c

080015e0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10){
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a08      	ldr	r2, [pc, #32]	@ (8001610 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d107      	bne.n	8001602 <HAL_TIM_PeriodElapsedCallback+0x22>
		FiftyMicroSecond=1;
 80015f2:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	601a      	str	r2, [r3, #0]
		StepChangeTime++;
 80015f8:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	3301      	adds	r3, #1
 80015fe:	4a06      	ldr	r2, [pc, #24]	@ (8001618 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001600:	6013      	str	r3, [r2, #0]
	}
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	40014400 	.word	0x40014400
 8001614:	200004c0 	.word	0x200004c0
 8001618:	20000450 	.word	0x20000450

0800161c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	if (huart == &huart6){
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a05      	ldr	r2, [pc, #20]	@ (800163c <HAL_UART_RxCpltCallback+0x20>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d102      	bne.n	8001632 <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 800162c:	4804      	ldr	r0, [pc, #16]	@ (8001640 <HAL_UART_RxCpltCallback+0x24>)
 800162e:	f7ff fca3 	bl	8000f78 <ParseSBUS>
	}
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000364 	.word	0x20000364
 8001640:	2000040c 	.word	0x2000040c
 8001644:	00000000 	.word	0x00000000

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	b5b0      	push	{r4, r5, r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800164e:	f001 f889 	bl	8002764 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001652:	f000 fa43 	bl	8001adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001656:	f000 fcb1 	bl	8001fbc <MX_GPIO_Init>
  MX_DMA_Init();
 800165a:	f000 fc8f 	bl	8001f7c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800165e:	f000 fc37 	bl	8001ed0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001662:	f000 faf7 	bl	8001c54 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001666:	f000 fc5d 	bl	8001f24 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 800166a:	f000 fb7f 	bl	8001d6c <MX_TIM4_Init>
  MX_TIM10_Init();
 800166e:	f000 fc0b 	bl	8001e88 <MX_TIM10_Init>
  MX_TIM2_Init();
 8001672:	f000 fa9b 	bl	8001bac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001676:	2100      	movs	r1, #0
 8001678:	487d      	ldr	r0, [pc, #500]	@ (8001870 <main+0x228>)
 800167a:	f002 fcc1 	bl	8004000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800167e:	2104      	movs	r1, #4
 8001680:	487b      	ldr	r0, [pc, #492]	@ (8001870 <main+0x228>)
 8001682:	f002 fcbd 	bl	8004000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001686:	2108      	movs	r1, #8
 8001688:	4879      	ldr	r0, [pc, #484]	@ (8001870 <main+0x228>)
 800168a:	f002 fcb9 	bl	8004000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800168e:	2100      	movs	r1, #0
 8001690:	4878      	ldr	r0, [pc, #480]	@ (8001874 <main+0x22c>)
 8001692:	f002 fcb5 	bl	8004000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001696:	2104      	movs	r1, #4
 8001698:	4876      	ldr	r0, [pc, #472]	@ (8001874 <main+0x22c>)
 800169a:	f002 fcb1 	bl	8004000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800169e:	2108      	movs	r1, #8
 80016a0:	4874      	ldr	r0, [pc, #464]	@ (8001874 <main+0x22c>)
 80016a2:	f002 fcad 	bl	8004000 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim10);
 80016a6:	4874      	ldr	r0, [pc, #464]	@ (8001878 <main+0x230>)
 80016a8:	f002 fbee 	bl	8003e88 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80016ac:	213c      	movs	r1, #60	@ 0x3c
 80016ae:	4873      	ldr	r0, [pc, #460]	@ (800187c <main+0x234>)
 80016b0:	f002 fdfc 	bl	80042ac <HAL_TIM_Encoder_Start_IT>
  HAL_UART_Receive_DMA(&huart6, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 80016b4:	2219      	movs	r2, #25
 80016b6:	4972      	ldr	r1, [pc, #456]	@ (8001880 <main+0x238>)
 80016b8:	4872      	ldr	r0, [pc, #456]	@ (8001884 <main+0x23c>)
 80016ba:	f003 fdb9 	bl	8005230 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SineWave.WaveFrequency=MIN_FREQUENCY;
 80016be:	4b72      	ldr	r3, [pc, #456]	@ (8001888 <main+0x240>)
 80016c0:	220a      	movs	r2, #10
 80016c2:	631a      	str	r2, [r3, #48]	@ 0x30
  RequestedFrequency = 60;
 80016c4:	4b71      	ldr	r3, [pc, #452]	@ (800188c <main+0x244>)
 80016c6:	223c      	movs	r2, #60	@ 0x3c
 80016c8:	601a      	str	r2, [r3, #0]

  Step = 1;
 80016ca:	4b71      	ldr	r3, [pc, #452]	@ (8001890 <main+0x248>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	601a      	str	r2, [r3, #0]

  while (1)
  {
	  //V/F for 208V 60Hz motor under test:
	  double Voltage = SineWave.WaveFrequency * (208000/3600.0);
 80016d0:	4b6d      	ldr	r3, [pc, #436]	@ (8001888 <main+0x240>)
 80016d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe ff1d 	bl	8000514 <__aeabi_ui2d>
 80016da:	a363      	add	r3, pc, #396	@ (adr r3, 8001868 <main+0x220>)
 80016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e0:	f7fe ff92 	bl	8000608 <__aeabi_dmul>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	e9c7 2300 	strd	r2, r3, [r7]
	  if (Voltage <=1000 && Voltage >=700) SineWave.VoltageAmplitude= trunc(Voltage);
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	4b68      	ldr	r3, [pc, #416]	@ (8001894 <main+0x24c>)
 80016f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016f6:	f7ff fa03 	bl	8000b00 <__aeabi_dcmple>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d017      	beq.n	8001730 <main+0xe8>
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	4b64      	ldr	r3, [pc, #400]	@ (8001898 <main+0x250>)
 8001706:	e9d7 0100 	ldrd	r0, r1, [r7]
 800170a:	f7ff fa03 	bl	8000b14 <__aeabi_dcmpge>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d00d      	beq.n	8001730 <main+0xe8>
 8001714:	ed97 0b00 	vldr	d0, [r7]
 8001718:	f006 ff2e 	bl	8008578 <trunc>
 800171c:	ec53 2b10 	vmov	r2, r3, d0
 8001720:	4610      	mov	r0, r2
 8001722:	4619      	mov	r1, r3
 8001724:	f7ff fa48 	bl	8000bb8 <__aeabi_d2uiz>
 8001728:	4603      	mov	r3, r0
 800172a:	4a57      	ldr	r2, [pc, #348]	@ (8001888 <main+0x240>)
 800172c:	6353      	str	r3, [r2, #52]	@ 0x34
 800172e:	e01d      	b.n	800176c <main+0x124>
	  else if (Voltage <=700 && Voltage >=0) SineWave.VoltageAmplitude= 700;
 8001730:	f04f 0200 	mov.w	r2, #0
 8001734:	4b58      	ldr	r3, [pc, #352]	@ (8001898 <main+0x250>)
 8001736:	e9d7 0100 	ldrd	r0, r1, [r7]
 800173a:	f7ff f9e1 	bl	8000b00 <__aeabi_dcmple>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d00f      	beq.n	8001764 <main+0x11c>
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	f04f 0300 	mov.w	r3, #0
 800174c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001750:	f7ff f9e0 	bl	8000b14 <__aeabi_dcmpge>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d004      	beq.n	8001764 <main+0x11c>
 800175a:	4b4b      	ldr	r3, [pc, #300]	@ (8001888 <main+0x240>)
 800175c:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8001760:	635a      	str	r2, [r3, #52]	@ 0x34
 8001762:	e003      	b.n	800176c <main+0x124>
	  else SineWave.VoltageAmplitude= 1000;
 8001764:	4b48      	ldr	r3, [pc, #288]	@ (8001888 <main+0x240>)
 8001766:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800176a:	635a      	str	r2, [r3, #52]	@ 0x34
	  //Calculate RPM
	  //read every 10ms so *100*60 to be per minute
	  //1024*4 pulse / revolution on encoder
	  //Pully ratio 20:50
	  //GetEncoderValue(&Encoder); 	//Obsolete since not using GPIO and using timer to capture encoder value
	  if ((HAL_GetTick()-EncoderMeasureTime)>=10 ){
 800176c:	f001 f860 	bl	8002830 <HAL_GetTick>
 8001770:	4603      	mov	r3, r0
 8001772:	4a4a      	ldr	r2, [pc, #296]	@ (800189c <main+0x254>)
 8001774:	6812      	ldr	r2, [r2, #0]
 8001776:	1a9b      	subs	r3, r3, r2
 8001778:	2b09      	cmp	r3, #9
 800177a:	d919      	bls.n	80017b0 <main+0x168>
			  Encoder.SpeedRPM=(Encoder.EncoderValue-Encoder.PreviousEncoderValue)*((60*100)*20)/(1024*4*50);
 800177c:	4b48      	ldr	r3, [pc, #288]	@ (80018a0 <main+0x258>)
 800177e:	68da      	ldr	r2, [r3, #12]
 8001780:	4b47      	ldr	r3, [pc, #284]	@ (80018a0 <main+0x258>)
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	4a47      	ldr	r2, [pc, #284]	@ (80018a4 <main+0x25c>)
 8001788:	fb02 f303 	mul.w	r3, r2, r3
 800178c:	4a46      	ldr	r2, [pc, #280]	@ (80018a8 <main+0x260>)
 800178e:	fb82 1203 	smull	r1, r2, r2, r3
 8001792:	1412      	asrs	r2, r2, #16
 8001794:	17db      	asrs	r3, r3, #31
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	4a41      	ldr	r2, [pc, #260]	@ (80018a0 <main+0x258>)
 800179a:	6153      	str	r3, [r2, #20]
			  Encoder.PreviousEncoderValue=Encoder.EncoderValue;
 800179c:	4b40      	ldr	r3, [pc, #256]	@ (80018a0 <main+0x258>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	4a3f      	ldr	r2, [pc, #252]	@ (80018a0 <main+0x258>)
 80017a2:	6113      	str	r3, [r2, #16]
			  EncoderMeasureTime= HAL_GetTick();
 80017a4:	f001 f844 	bl	8002830 <HAL_GetTick>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b3b      	ldr	r3, [pc, #236]	@ (800189c <main+0x254>)
 80017ae:	601a      	str	r2, [r3, #0]
	  }
	  //enable/disable by push button
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) ToggleState=1;
 80017b0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017b4:	483d      	ldr	r0, [pc, #244]	@ (80018ac <main+0x264>)
 80017b6:	f001 fe4d 	bl	8003454 <HAL_GPIO_ReadPin>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d031      	beq.n	8001824 <main+0x1dc>
 80017c0:	4b3b      	ldr	r3, [pc, #236]	@ (80018b0 <main+0x268>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && ToggleState){
 80017c6:	e02d      	b.n	8001824 <main+0x1dc>
		  if (State==Forward || State==Reverse) State=Off;
 80017c8:	4b3a      	ldr	r3, [pc, #232]	@ (80018b4 <main+0x26c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d003      	beq.n	80017d8 <main+0x190>
 80017d0:	4b38      	ldr	r3, [pc, #224]	@ (80018b4 <main+0x26c>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d103      	bne.n	80017e0 <main+0x198>
 80017d8:	4b36      	ldr	r3, [pc, #216]	@ (80018b4 <main+0x26c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]
 80017de:	e01e      	b.n	800181e <main+0x1d6>
		  else if (State==Off && PreviousState==Reverse) State=PreviousState=Forward;
 80017e0:	4b34      	ldr	r3, [pc, #208]	@ (80018b4 <main+0x26c>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10b      	bne.n	8001800 <main+0x1b8>
 80017e8:	4b33      	ldr	r3, [pc, #204]	@ (80018b8 <main+0x270>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d107      	bne.n	8001800 <main+0x1b8>
 80017f0:	4b31      	ldr	r3, [pc, #196]	@ (80018b8 <main+0x270>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	4b30      	ldr	r3, [pc, #192]	@ (80018b8 <main+0x270>)
 80017f8:	781a      	ldrb	r2, [r3, #0]
 80017fa:	4b2e      	ldr	r3, [pc, #184]	@ (80018b4 <main+0x26c>)
 80017fc:	701a      	strb	r2, [r3, #0]
 80017fe:	e00e      	b.n	800181e <main+0x1d6>
		  else if (State==Off && PreviousState==Forward) State=PreviousState=Reverse;
 8001800:	4b2c      	ldr	r3, [pc, #176]	@ (80018b4 <main+0x26c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d10a      	bne.n	800181e <main+0x1d6>
 8001808:	4b2b      	ldr	r3, [pc, #172]	@ (80018b8 <main+0x270>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d106      	bne.n	800181e <main+0x1d6>
 8001810:	4b29      	ldr	r3, [pc, #164]	@ (80018b8 <main+0x270>)
 8001812:	2202      	movs	r2, #2
 8001814:	701a      	strb	r2, [r3, #0]
 8001816:	4b28      	ldr	r3, [pc, #160]	@ (80018b8 <main+0x270>)
 8001818:	781a      	ldrb	r2, [r3, #0]
 800181a:	4b26      	ldr	r3, [pc, #152]	@ (80018b4 <main+0x26c>)
 800181c:	701a      	strb	r2, [r3, #0]
		  ToggleState=0;
 800181e:	4b24      	ldr	r3, [pc, #144]	@ (80018b0 <main+0x268>)
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && ToggleState){
 8001824:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001828:	4820      	ldr	r0, [pc, #128]	@ (80018ac <main+0x264>)
 800182a:	f001 fe13 	bl	8003454 <HAL_GPIO_ReadPin>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d103      	bne.n	800183c <main+0x1f4>
 8001834:	4b1e      	ldr	r3, [pc, #120]	@ (80018b0 <main+0x268>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1c5      	bne.n	80017c8 <main+0x180>
	  }
	  //State Machine
	  switch(State){
 800183c:	4b1d      	ldr	r3, [pc, #116]	@ (80018b4 <main+0x26c>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d03f      	beq.n	80018c4 <main+0x27c>
 8001844:	2b02      	cmp	r3, #2
 8001846:	dc44      	bgt.n	80018d2 <main+0x28a>
 8001848:	2b00      	cmp	r3, #0
 800184a:	d002      	beq.n	8001852 <main+0x20a>
 800184c:	2b01      	cmp	r3, #1
 800184e:	d004      	beq.n	800185a <main+0x212>
 8001850:	e03f      	b.n	80018d2 <main+0x28a>
	  	  case	Off:
	  		  Enable=0;
 8001852:	4b1a      	ldr	r3, [pc, #104]	@ (80018bc <main+0x274>)
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
	  		  break;
 8001858:	e03b      	b.n	80018d2 <main+0x28a>
	  	  case Forward:
	  		  Enable=1;
 800185a:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <main+0x274>)
 800185c:	2201      	movs	r2, #1
 800185e:	601a      	str	r2, [r3, #0]
	  		  Direction=Forward;
 8001860:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <main+0x278>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001866:	e034      	b.n	80018d2 <main+0x28a>
 8001868:	38e38e39 	.word	0x38e38e39
 800186c:	404ce38e 	.word	0x404ce38e
 8001870:	2000028c 	.word	0x2000028c
 8001874:	20000244 	.word	0x20000244
 8001878:	200002d4 	.word	0x200002d4
 800187c:	200001fc 	.word	0x200001fc
 8001880:	2000040c 	.word	0x2000040c
 8001884:	20000364 	.word	0x20000364
 8001888:	20000488 	.word	0x20000488
 800188c:	20000008 	.word	0x20000008
 8001890:	20000000 	.word	0x20000000
 8001894:	408f4000 	.word	0x408f4000
 8001898:	4085e000 	.word	0x4085e000
 800189c:	20000474 	.word	0x20000474
 80018a0:	2000045c 	.word	0x2000045c
 80018a4:	0001d4c0 	.word	0x0001d4c0
 80018a8:	51eb851f 	.word	0x51eb851f
 80018ac:	40020800 	.word	0x40020800
 80018b0:	2000047c 	.word	0x2000047c
 80018b4:	20000458 	.word	0x20000458
 80018b8:	20000004 	.word	0x20000004
 80018bc:	20000478 	.word	0x20000478
 80018c0:	20000484 	.word	0x20000484
	  	  case Reverse:
	  		  Enable=1;
 80018c4:	4b78      	ldr	r3, [pc, #480]	@ (8001aa8 <main+0x460>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	601a      	str	r2, [r3, #0]
	  		  Direction=Reverse;
 80018ca:	4b78      	ldr	r3, [pc, #480]	@ (8001aac <main+0x464>)
 80018cc:	2202      	movs	r2, #2
 80018ce:	701a      	strb	r2, [r3, #0]
	  		  break;
 80018d0:	bf00      	nop
	  }

	  if(Enable){
 80018d2:	4b75      	ldr	r3, [pc, #468]	@ (8001aa8 <main+0x460>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f000 8099 	beq.w	8001a0e <main+0x3c6>
		  //Generating Sinusoidal PWM
		  GenerateSine(&SineWave, &FiftyMicroSecond);
 80018dc:	4974      	ldr	r1, [pc, #464]	@ (8001ab0 <main+0x468>)
 80018de:	4875      	ldr	r0, [pc, #468]	@ (8001ab4 <main+0x46c>)
 80018e0:	f7ff fc92 	bl	8001208 <GenerateSine>
		  //Ramp Frequency
		  if ((RequestedFrequency > SineWave.WaveFrequency) && ((HAL_GetTick()-FrequencyChangeTime)>=500 )){
 80018e4:	4b73      	ldr	r3, [pc, #460]	@ (8001ab4 <main+0x46c>)
 80018e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018e8:	4b73      	ldr	r3, [pc, #460]	@ (8001ab8 <main+0x470>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d212      	bcs.n	8001916 <main+0x2ce>
 80018f0:	f000 ff9e 	bl	8002830 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	4b71      	ldr	r3, [pc, #452]	@ (8001abc <main+0x474>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001900:	d309      	bcc.n	8001916 <main+0x2ce>
			  SineWave.WaveFrequency++;
 8001902:	4b6c      	ldr	r3, [pc, #432]	@ (8001ab4 <main+0x46c>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	3301      	adds	r3, #1
 8001908:	4a6a      	ldr	r2, [pc, #424]	@ (8001ab4 <main+0x46c>)
 800190a:	6313      	str	r3, [r2, #48]	@ 0x30
			  FrequencyChangeTime= HAL_GetTick();
 800190c:	f000 ff90 	bl	8002830 <HAL_GetTick>
 8001910:	4603      	mov	r3, r0
 8001912:	4a6a      	ldr	r2, [pc, #424]	@ (8001abc <main+0x474>)
 8001914:	6013      	str	r3, [r2, #0]
		  }
		  //Change State
		  if (SineWave.WaveFrequency != 0){
 8001916:	4b67      	ldr	r3, [pc, #412]	@ (8001ab4 <main+0x46c>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	2b00      	cmp	r3, #0
 800191c:	d061      	beq.n	80019e2 <main+0x39a>
			  if ((StepChangeTime - PreviousStepChangeTime ) > trunc(20000.0/(SineWave.WaveFrequency*6))){
 800191e:	4b68      	ldr	r3, [pc, #416]	@ (8001ac0 <main+0x478>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	4b68      	ldr	r3, [pc, #416]	@ (8001ac4 <main+0x47c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	4618      	mov	r0, r3
 800192a:	f7fe fdf3 	bl	8000514 <__aeabi_ui2d>
 800192e:	4604      	mov	r4, r0
 8001930:	460d      	mov	r5, r1
 8001932:	4b60      	ldr	r3, [pc, #384]	@ (8001ab4 <main+0x46c>)
 8001934:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001936:	4613      	mov	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4413      	add	r3, r2
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe fde8 	bl	8000514 <__aeabi_ui2d>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	a155      	add	r1, pc, #340	@ (adr r1, 8001aa0 <main+0x458>)
 800194a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800194e:	f7fe ff85 	bl	800085c <__aeabi_ddiv>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	ec43 2b17 	vmov	d7, r2, r3
 800195a:	eeb0 0a47 	vmov.f32	s0, s14
 800195e:	eef0 0a67 	vmov.f32	s1, s15
 8001962:	f006 fe09 	bl	8008578 <trunc>
 8001966:	ec53 2b10 	vmov	r2, r3, d0
 800196a:	4620      	mov	r0, r4
 800196c:	4629      	mov	r1, r5
 800196e:	f7ff f8db 	bl	8000b28 <__aeabi_dcmpgt>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d034      	beq.n	80019e2 <main+0x39a>
				  if (Direction==Forward){
 8001978:	4b4c      	ldr	r3, [pc, #304]	@ (8001aac <main+0x464>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d10c      	bne.n	800199a <main+0x352>
					  if(Step<6) 	Step++;
 8001980:	4b51      	ldr	r3, [pc, #324]	@ (8001ac8 <main+0x480>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b05      	cmp	r3, #5
 8001986:	dc05      	bgt.n	8001994 <main+0x34c>
 8001988:	4b4f      	ldr	r3, [pc, #316]	@ (8001ac8 <main+0x480>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	3301      	adds	r3, #1
 800198e:	4a4e      	ldr	r2, [pc, #312]	@ (8001ac8 <main+0x480>)
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	e002      	b.n	800199a <main+0x352>
					  else  		Step=1;
 8001994:	4b4c      	ldr	r3, [pc, #304]	@ (8001ac8 <main+0x480>)
 8001996:	2201      	movs	r2, #1
 8001998:	601a      	str	r2, [r3, #0]
				  }
				  if (Direction==Reverse){
 800199a:	4b44      	ldr	r3, [pc, #272]	@ (8001aac <main+0x464>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d10c      	bne.n	80019bc <main+0x374>
					  if(Step>1) 	Step--;
 80019a2:	4b49      	ldr	r3, [pc, #292]	@ (8001ac8 <main+0x480>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	dd05      	ble.n	80019b6 <main+0x36e>
 80019aa:	4b47      	ldr	r3, [pc, #284]	@ (8001ac8 <main+0x480>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	4a45      	ldr	r2, [pc, #276]	@ (8001ac8 <main+0x480>)
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	e002      	b.n	80019bc <main+0x374>
					  else  		Step=6;
 80019b6:	4b44      	ldr	r3, [pc, #272]	@ (8001ac8 <main+0x480>)
 80019b8:	2206      	movs	r2, #6
 80019ba:	601a      	str	r2, [r3, #0]
				  }

				  UpdateState=1;
 80019bc:	4b43      	ldr	r3, [pc, #268]	@ (8001acc <main+0x484>)
 80019be:	2201      	movs	r2, #1
 80019c0:	601a      	str	r2, [r3, #0]
				  PreviousStepChangeTime= StepChangeTime;
 80019c2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ac0 <main+0x478>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ac4 <main+0x47c>)
 80019c8:	6013      	str	r3, [r2, #0]
				  if (StepChangeTime>4000000000) PreviousStepChangeTime=StepChangeTime=0;
 80019ca:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac0 <main+0x478>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a40      	ldr	r2, [pc, #256]	@ (8001ad0 <main+0x488>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d906      	bls.n	80019e2 <main+0x39a>
 80019d4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac0 <main+0x478>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	4b39      	ldr	r3, [pc, #228]	@ (8001ac0 <main+0x478>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a39      	ldr	r2, [pc, #228]	@ (8001ac4 <main+0x47c>)
 80019e0:	6013      	str	r3, [r2, #0]
			  }
		  }
		  if(SineWave.WaveFrequency >=MIN_FREQUENCY && SineWave.WaveFrequency <= MAX_FREQUENCY && UpdateState==1){
 80019e2:	4b34      	ldr	r3, [pc, #208]	@ (8001ab4 <main+0x46c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	2b09      	cmp	r3, #9
 80019e8:	d940      	bls.n	8001a6c <main+0x424>
 80019ea:	4b32      	ldr	r3, [pc, #200]	@ (8001ab4 <main+0x46c>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	2b3c      	cmp	r3, #60	@ 0x3c
 80019f0:	d83c      	bhi.n	8001a6c <main+0x424>
 80019f2:	4b36      	ldr	r3, [pc, #216]	@ (8001acc <main+0x484>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d138      	bne.n	8001a6c <main+0x424>
			  MotorSequence(&SineWave,Step);
 80019fa:	4b33      	ldr	r3, [pc, #204]	@ (8001ac8 <main+0x480>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4619      	mov	r1, r3
 8001a00:	482c      	ldr	r0, [pc, #176]	@ (8001ab4 <main+0x46c>)
 8001a02:	f7ff fa71 	bl	8000ee8 <MotorSequence>
			  UpdateState=0;
 8001a06:	4b31      	ldr	r3, [pc, #196]	@ (8001acc <main+0x484>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	e02e      	b.n	8001a6c <main+0x424>
		  }
	  }
	  else {
		  SineWave.PhaseA_t= SineWave.PhaseB_t= SineWave.PhaseC_t=0;
 8001a0e:	4b29      	ldr	r3, [pc, #164]	@ (8001ab4 <main+0x46c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a14:	4b27      	ldr	r3, [pc, #156]	@ (8001ab4 <main+0x46c>)
 8001a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a18:	4a26      	ldr	r2, [pc, #152]	@ (8001ab4 <main+0x46c>)
 8001a1a:	6153      	str	r3, [r2, #20]
 8001a1c:	4b25      	ldr	r3, [pc, #148]	@ (8001ab4 <main+0x46c>)
 8001a1e:	695b      	ldr	r3, [r3, #20]
 8001a20:	4a24      	ldr	r2, [pc, #144]	@ (8001ab4 <main+0x46c>)
 8001a22:	6053      	str	r3, [r2, #4]
		  SineWave.PhaseAN_t= SineWave.PhaseBN_t= SineWave.PhaseCN_t=0;
 8001a24:	4b23      	ldr	r3, [pc, #140]	@ (8001ab4 <main+0x46c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a2a:	4b22      	ldr	r3, [pc, #136]	@ (8001ab4 <main+0x46c>)
 8001a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a2e:	4a21      	ldr	r2, [pc, #132]	@ (8001ab4 <main+0x46c>)
 8001a30:	61d3      	str	r3, [r2, #28]
 8001a32:	4b20      	ldr	r3, [pc, #128]	@ (8001ab4 <main+0x46c>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab4 <main+0x46c>)
 8001a38:	60d3      	str	r3, [r2, #12]
		  SineWave.PhaseA= SineWave.PhaseB= SineWave.PhaseC=0;
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab4 <main+0x46c>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	621a      	str	r2, [r3, #32]
 8001a40:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab4 <main+0x46c>)
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab4 <main+0x46c>)
 8001a46:	6113      	str	r3, [r2, #16]
 8001a48:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab4 <main+0x46c>)
 8001a4a:	691b      	ldr	r3, [r3, #16]
 8001a4c:	4a19      	ldr	r2, [pc, #100]	@ (8001ab4 <main+0x46c>)
 8001a4e:	6013      	str	r3, [r2, #0]
		  SineWave.PhaseAN= SineWave.PhaseBN= SineWave.PhaseCN=0;
 8001a50:	4b18      	ldr	r3, [pc, #96]	@ (8001ab4 <main+0x46c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a56:	4b17      	ldr	r3, [pc, #92]	@ (8001ab4 <main+0x46c>)
 8001a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5a:	4a16      	ldr	r2, [pc, #88]	@ (8001ab4 <main+0x46c>)
 8001a5c:	6193      	str	r3, [r2, #24]
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <main+0x46c>)
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	4a14      	ldr	r2, [pc, #80]	@ (8001ab4 <main+0x46c>)
 8001a64:	6093      	str	r3, [r2, #8]
		  SineWave.WaveFrequency=MIN_FREQUENCY;
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <main+0x46c>)
 8001a68:	220a      	movs	r2, #10
 8001a6a:	631a      	str	r2, [r3, #48]	@ 0x30
	  }
	  TIM4->CCR1=SineWave.PhaseA;
 8001a6c:	4a19      	ldr	r2, [pc, #100]	@ (8001ad4 <main+0x48c>)
 8001a6e:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <main+0x46c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	6353      	str	r3, [r2, #52]	@ 0x34
	  TIM4->CCR2=SineWave.PhaseB;
 8001a74:	4a17      	ldr	r2, [pc, #92]	@ (8001ad4 <main+0x48c>)
 8001a76:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab4 <main+0x46c>)
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	6393      	str	r3, [r2, #56]	@ 0x38
	  TIM4->CCR3=SineWave.PhaseC;
 8001a7c:	4a15      	ldr	r2, [pc, #84]	@ (8001ad4 <main+0x48c>)
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <main+0x46c>)
 8001a80:	6a1b      	ldr	r3, [r3, #32]
 8001a82:	63d3      	str	r3, [r2, #60]	@ 0x3c
	  TIM3->CCR1=SineWave.PhaseAN;
 8001a84:	4a14      	ldr	r2, [pc, #80]	@ (8001ad8 <main+0x490>)
 8001a86:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <main+0x46c>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	6353      	str	r3, [r2, #52]	@ 0x34
	  TIM3->CCR2=SineWave.PhaseBN;
 8001a8c:	4a12      	ldr	r2, [pc, #72]	@ (8001ad8 <main+0x490>)
 8001a8e:	4b09      	ldr	r3, [pc, #36]	@ (8001ab4 <main+0x46c>)
 8001a90:	699b      	ldr	r3, [r3, #24]
 8001a92:	6393      	str	r3, [r2, #56]	@ 0x38
	  TIM3->CCR3=SineWave.PhaseCN;
 8001a94:	4a10      	ldr	r2, [pc, #64]	@ (8001ad8 <main+0x490>)
 8001a96:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <main+0x46c>)
 8001a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
  {
 8001a9c:	e618      	b.n	80016d0 <main+0x88>
 8001a9e:	bf00      	nop
 8001aa0:	00000000 	.word	0x00000000
 8001aa4:	40d38800 	.word	0x40d38800
 8001aa8:	20000478 	.word	0x20000478
 8001aac:	20000484 	.word	0x20000484
 8001ab0:	200004c0 	.word	0x200004c0
 8001ab4:	20000488 	.word	0x20000488
 8001ab8:	20000008 	.word	0x20000008
 8001abc:	20000454 	.word	0x20000454
 8001ac0:	20000450 	.word	0x20000450
 8001ac4:	2000044c 	.word	0x2000044c
 8001ac8:	20000000 	.word	0x20000000
 8001acc:	20000480 	.word	0x20000480
 8001ad0:	ee6b2800 	.word	0xee6b2800
 8001ad4:	40000800 	.word	0x40000800
 8001ad8:	40000400 	.word	0x40000400

08001adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b094      	sub	sp, #80	@ 0x50
 8001ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ae2:	f107 0320 	add.w	r3, r7, #32
 8001ae6:	2230      	movs	r2, #48	@ 0x30
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f004 fe21 	bl	8006732 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af0:	f107 030c 	add.w	r3, r7, #12
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	4b27      	ldr	r3, [pc, #156]	@ (8001ba4 <SystemClock_Config+0xc8>)
 8001b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b08:	4a26      	ldr	r2, [pc, #152]	@ (8001ba4 <SystemClock_Config+0xc8>)
 8001b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b10:	4b24      	ldr	r3, [pc, #144]	@ (8001ba4 <SystemClock_Config+0xc8>)
 8001b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	4b21      	ldr	r3, [pc, #132]	@ (8001ba8 <SystemClock_Config+0xcc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a20      	ldr	r2, [pc, #128]	@ (8001ba8 <SystemClock_Config+0xcc>)
 8001b26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba8 <SystemClock_Config+0xcc>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b40:	2310      	movs	r3, #16
 8001b42:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b44:	2302      	movs	r3, #2
 8001b46:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b4c:	2308      	movs	r3, #8
 8001b4e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001b50:	2364      	movs	r3, #100	@ 0x64
 8001b52:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b54:	2302      	movs	r3, #2
 8001b56:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b58:	2304      	movs	r3, #4
 8001b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5c:	f107 0320 	add.w	r3, r7, #32
 8001b60:	4618      	mov	r0, r3
 8001b62:	f001 fca9 	bl	80034b8 <HAL_RCC_OscConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b6c:	f000 faaa 	bl	80020c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b70:	230f      	movs	r3, #15
 8001b72:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b74:	2302      	movs	r3, #2
 8001b76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b80:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b86:	f107 030c 	add.w	r3, r7, #12
 8001b8a:	2103      	movs	r1, #3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f001 ff0b 	bl	80039a8 <HAL_RCC_ClockConfig>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001b98:	f000 fa94 	bl	80020c4 <Error_Handler>
  }
}
 8001b9c:	bf00      	nop
 8001b9e:	3750      	adds	r7, #80	@ 0x50
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40007000 	.word	0x40007000

08001bac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08c      	sub	sp, #48	@ 0x30
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bb2:	f107 030c 	add.w	r3, r7, #12
 8001bb6:	2224      	movs	r2, #36	@ 0x24
 8001bb8:	2100      	movs	r1, #0
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f004 fdb9 	bl	8006732 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bc8:	4b21      	ldr	r3, [pc, #132]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001bca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001bde:	f04f 32ff 	mov.w	r2, #4294967295
 8001be2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bea:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c04:	2300      	movs	r3, #0
 8001c06:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c14:	f107 030c 	add.w	r3, r7, #12
 8001c18:	4619      	mov	r1, r3
 8001c1a:	480d      	ldr	r0, [pc, #52]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001c1c:	f002 faa0 	bl	8004160 <HAL_TIM_Encoder_Init>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c26:	f000 fa4d 	bl	80020c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	4619      	mov	r1, r3
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <MX_TIM2_Init+0xa4>)
 8001c38:	f003 fa28 	bl	800508c <HAL_TIMEx_MasterConfigSynchronization>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001c42:	f000 fa3f 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	3730      	adds	r7, #48	@ 0x30
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200001fc 	.word	0x200001fc

08001c54 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08e      	sub	sp, #56	@ 0x38
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c68:	f107 0320 	add.w	r3, r7, #32
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c72:	1d3b      	adds	r3, r7, #4
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
 8001c80:	615a      	str	r2, [r3, #20]
 8001c82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c84:	4b37      	ldr	r3, [pc, #220]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001c86:	4a38      	ldr	r2, [pc, #224]	@ (8001d68 <MX_TIM3_Init+0x114>)
 8001c88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8001c8a:	4b36      	ldr	r3, [pc, #216]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001c8c:	2209      	movs	r2, #9
 8001c8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c90:	4b34      	ldr	r3, [pc, #208]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001c96:	4b33      	ldr	r3, [pc, #204]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001c98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9e:	4b31      	ldr	r3, [pc, #196]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca4:	4b2f      	ldr	r3, [pc, #188]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001caa:	482e      	ldr	r0, [pc, #184]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001cac:	f002 f89c 	bl	8003de8 <HAL_TIM_Base_Init>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001cb6:	f000 fa05 	bl	80020c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cc0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4827      	ldr	r0, [pc, #156]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001cc8:	f002 fd50 	bl	800476c <HAL_TIM_ConfigClockSource>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001cd2:	f000 f9f7 	bl	80020c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001cd6:	4823      	ldr	r0, [pc, #140]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001cd8:	f002 f938 	bl	8003f4c <HAL_TIM_PWM_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001ce2:	f000 f9ef 	bl	80020c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ce6:	2320      	movs	r3, #32
 8001ce8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cee:	f107 0320 	add.w	r3, r7, #32
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	481b      	ldr	r0, [pc, #108]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001cf6:	f003 f9c9 	bl	800508c <HAL_TIMEx_MasterConfigSynchronization>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001d00:	f000 f9e0 	bl	80020c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d04:	2360      	movs	r3, #96	@ 0x60
 8001d06:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001d10:	2304      	movs	r3, #4
 8001d12:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	2200      	movs	r2, #0
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4812      	ldr	r0, [pc, #72]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001d1c:	f002 fc64 	bl	80045e8 <HAL_TIM_PWM_ConfigChannel>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001d26:	f000 f9cd 	bl	80020c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d2a:	1d3b      	adds	r3, r7, #4
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	4619      	mov	r1, r3
 8001d30:	480c      	ldr	r0, [pc, #48]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001d32:	f002 fc59 	bl	80045e8 <HAL_TIM_PWM_ConfigChannel>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001d3c:	f000 f9c2 	bl	80020c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d40:	1d3b      	adds	r3, r7, #4
 8001d42:	2208      	movs	r2, #8
 8001d44:	4619      	mov	r1, r3
 8001d46:	4807      	ldr	r0, [pc, #28]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001d48:	f002 fc4e 	bl	80045e8 <HAL_TIM_PWM_ConfigChannel>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001d52:	f000 f9b7 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d56:	4803      	ldr	r0, [pc, #12]	@ (8001d64 <MX_TIM3_Init+0x110>)
 8001d58:	f000 fa84 	bl	8002264 <HAL_TIM_MspPostInit>

}
 8001d5c:	bf00      	nop
 8001d5e:	3738      	adds	r7, #56	@ 0x38
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20000244 	.word	0x20000244
 8001d68:	40000400 	.word	0x40000400

08001d6c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08e      	sub	sp, #56	@ 0x38
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001d72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
 8001d80:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d8c:	463b      	mov	r3, r7
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]
 8001d94:	609a      	str	r2, [r3, #8]
 8001d96:	60da      	str	r2, [r3, #12]
 8001d98:	611a      	str	r2, [r3, #16]
 8001d9a:	615a      	str	r2, [r3, #20]
 8001d9c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d9e:	4b38      	ldr	r3, [pc, #224]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001da0:	4a38      	ldr	r2, [pc, #224]	@ (8001e84 <MX_TIM4_Init+0x118>)
 8001da2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10-1;
 8001da4:	4b36      	ldr	r3, [pc, #216]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001da6:	2209      	movs	r2, #9
 8001da8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001daa:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001db0:	4b33      	ldr	r3, [pc, #204]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001db2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001db6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001db8:	4b31      	ldr	r3, [pc, #196]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dbe:	4b30      	ldr	r3, [pc, #192]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dc4:	482e      	ldr	r0, [pc, #184]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001dc6:	f002 f80f 	bl	8003de8 <HAL_TIM_Base_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001dd0:	f000 f978 	bl	80020c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001dd4:	482a      	ldr	r0, [pc, #168]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001dd6:	f002 f8b9 	bl	8003f4c <HAL_TIM_PWM_Init>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001de0:	f000 f970 	bl	80020c4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001de4:	2306      	movs	r3, #6
 8001de6:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001de8:	2320      	movs	r3, #32
 8001dea:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df0:	4619      	mov	r1, r3
 8001df2:	4823      	ldr	r0, [pc, #140]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001df4:	f002 fd81 	bl	80048fa <HAL_TIM_SlaveConfigSynchro>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001dfe:	f000 f961 	bl	80020c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e02:	2320      	movs	r3, #32
 8001e04:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001e06:	2380      	movs	r3, #128	@ 0x80
 8001e08:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e0a:	f107 031c 	add.w	r3, r7, #28
 8001e0e:	4619      	mov	r1, r3
 8001e10:	481b      	ldr	r0, [pc, #108]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001e12:	f003 f93b 	bl	800508c <HAL_TIMEx_MasterConfigSynchronization>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001e1c:	f000 f952 	bl	80020c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e20:	2360      	movs	r3, #96	@ 0x60
 8001e22:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001e2c:	2304      	movs	r3, #4
 8001e2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e30:	463b      	mov	r3, r7
 8001e32:	2200      	movs	r2, #0
 8001e34:	4619      	mov	r1, r3
 8001e36:	4812      	ldr	r0, [pc, #72]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001e38:	f002 fbd6 	bl	80045e8 <HAL_TIM_PWM_ConfigChannel>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001e42:	f000 f93f 	bl	80020c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e46:	463b      	mov	r3, r7
 8001e48:	2204      	movs	r2, #4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	480c      	ldr	r0, [pc, #48]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001e4e:	f002 fbcb 	bl	80045e8 <HAL_TIM_PWM_ConfigChannel>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8001e58:	f000 f934 	bl	80020c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	2208      	movs	r2, #8
 8001e60:	4619      	mov	r1, r3
 8001e62:	4807      	ldr	r0, [pc, #28]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001e64:	f002 fbc0 	bl	80045e8 <HAL_TIM_PWM_ConfigChannel>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8001e6e:	f000 f929 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e72:	4803      	ldr	r0, [pc, #12]	@ (8001e80 <MX_TIM4_Init+0x114>)
 8001e74:	f000 f9f6 	bl	8002264 <HAL_TIM_MspPostInit>

}
 8001e78:	bf00      	nop
 8001e7a:	3738      	adds	r7, #56	@ 0x38
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	2000028c 	.word	0x2000028c
 8001e84:	40000800 	.word	0x40000800

08001e88 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec8 <MX_TIM10_Init+0x40>)
 8001e8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001ecc <MX_TIM10_Init+0x44>)
 8001e90:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001e92:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec8 <MX_TIM10_Init+0x40>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <MX_TIM10_Init+0x40>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 5000-1;
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <MX_TIM10_Init+0x40>)
 8001ea0:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001ea4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea6:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <MX_TIM10_Init+0x40>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001eac:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <MX_TIM10_Init+0x40>)
 8001eae:	2280      	movs	r2, #128	@ 0x80
 8001eb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001eb2:	4805      	ldr	r0, [pc, #20]	@ (8001ec8 <MX_TIM10_Init+0x40>)
 8001eb4:	f001 ff98 	bl	8003de8 <HAL_TIM_Base_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001ebe:	f000 f901 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	200002d4 	.word	0x200002d4
 8001ecc:	40014400 	.word	0x40014400

08001ed0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ed4:	4b11      	ldr	r3, [pc, #68]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ed6:	4a12      	ldr	r2, [pc, #72]	@ (8001f20 <MX_USART2_UART_Init+0x50>)
 8001ed8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eda:	4b10      	ldr	r3, [pc, #64]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001edc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ee0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eee:	4b0b      	ldr	r3, [pc, #44]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ef4:	4b09      	ldr	r3, [pc, #36]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001efa:	4b08      	ldr	r3, [pc, #32]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f00:	4b06      	ldr	r3, [pc, #24]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f06:	4805      	ldr	r0, [pc, #20]	@ (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001f08:	f003 f942 	bl	8005190 <HAL_UART_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f12:	f000 f8d7 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	2000031c 	.word	0x2000031c
 8001f20:	40004400 	.word	0x40004400

08001f24 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f28:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f2a:	4a12      	ldr	r2, [pc, #72]	@ (8001f74 <MX_USART6_UART_Init+0x50>)
 8001f2c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 100000;
 8001f2e:	4b10      	ldr	r3, [pc, #64]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f30:	4a11      	ldr	r2, [pc, #68]	@ (8001f78 <MX_USART6_UART_Init+0x54>)
 8001f32:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f34:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_2;
 8001f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f40:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_EVEN;
 8001f42:	4b0b      	ldr	r3, [pc, #44]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f48:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 8001f4a:	4b09      	ldr	r3, [pc, #36]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f50:	4b07      	ldr	r3, [pc, #28]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f56:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f5c:	4804      	ldr	r0, [pc, #16]	@ (8001f70 <MX_USART6_UART_Init+0x4c>)
 8001f5e:	f003 f917 	bl	8005190 <HAL_UART_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
 8001f68:	f000 f8ac 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000364 	.word	0x20000364
 8001f74:	40011400 	.word	0x40011400
 8001f78:	000186a0 	.word	0x000186a0

08001f7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <MX_DMA_Init+0x3c>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb8 <MX_DMA_Init+0x3c>)
 8001f8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f92:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <MX_DMA_Init+0x3c>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	2039      	movs	r0, #57	@ 0x39
 8001fa4:	f000 fd2b 	bl	80029fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001fa8:	2039      	movs	r0, #57	@ 0x39
 8001faa:	f000 fd44 	bl	8002a36 <HAL_NVIC_EnableIRQ>

}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800

08001fbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	@ 0x28
 8001fc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
 8001fce:	60da      	str	r2, [r3, #12]
 8001fd0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	4b38      	ldr	r3, [pc, #224]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	4a37      	ldr	r2, [pc, #220]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8001fdc:	f043 0304 	orr.w	r3, r3, #4
 8001fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe2:	4b35      	ldr	r3, [pc, #212]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	4b31      	ldr	r3, [pc, #196]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	4a30      	ldr	r2, [pc, #192]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8001ff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffe:	4b2e      	ldr	r3, [pc, #184]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	4b2a      	ldr	r3, [pc, #168]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	4a29      	ldr	r2, [pc, #164]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	6313      	str	r3, [r2, #48]	@ 0x30
 800201a:	4b27      	ldr	r3, [pc, #156]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	607b      	str	r3, [r7, #4]
 800202a:	4b23      	ldr	r3, [pc, #140]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	4a22      	ldr	r2, [pc, #136]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8002030:	f043 0302 	orr.w	r3, r3, #2
 8002034:	6313      	str	r3, [r2, #48]	@ 0x30
 8002036:	4b20      	ldr	r3, [pc, #128]	@ (80020b8 <MX_GPIO_Init+0xfc>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002042:	2200      	movs	r2, #0
 8002044:	2120      	movs	r1, #32
 8002046:	481d      	ldr	r0, [pc, #116]	@ (80020bc <MX_GPIO_Init+0x100>)
 8002048:	f001 fa1c 	bl	8003484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, V_Lo_Pin|U_Lo_Pin|W_Lo_Pin, GPIO_PIN_RESET);
 800204c:	2200      	movs	r2, #0
 800204e:	f241 4110 	movw	r1, #5136	@ 0x1410
 8002052:	481b      	ldr	r0, [pc, #108]	@ (80020c0 <MX_GPIO_Init+0x104>)
 8002054:	f001 fa16 	bl	8003484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002058:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800205c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800205e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	4814      	ldr	r0, [pc, #80]	@ (80020c0 <MX_GPIO_Init+0x104>)
 8002070:	f001 f86c 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002074:	2320      	movs	r3, #32
 8002076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002078:	2301      	movs	r3, #1
 800207a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002080:	2300      	movs	r3, #0
 8002082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002084:	f107 0314 	add.w	r3, r7, #20
 8002088:	4619      	mov	r1, r3
 800208a:	480c      	ldr	r0, [pc, #48]	@ (80020bc <MX_GPIO_Init+0x100>)
 800208c:	f001 f85e 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pins : V_Lo_Pin U_Lo_Pin W_Lo_Pin */
  GPIO_InitStruct.Pin = V_Lo_Pin|U_Lo_Pin|W_Lo_Pin;
 8002090:	f241 4310 	movw	r3, #5136	@ 0x1410
 8002094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002096:	2301      	movs	r3, #1
 8002098:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209e:	2300      	movs	r3, #0
 80020a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020a2:	f107 0314 	add.w	r3, r7, #20
 80020a6:	4619      	mov	r1, r3
 80020a8:	4805      	ldr	r0, [pc, #20]	@ (80020c0 <MX_GPIO_Init+0x104>)
 80020aa:	f001 f84f 	bl	800314c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020ae:	bf00      	nop
 80020b0:	3728      	adds	r7, #40	@ 0x28
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40020000 	.word	0x40020000
 80020c0:	40020800 	.word	0x40020800

080020c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c8:	b672      	cpsid	i
}
 80020ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <Error_Handler+0x8>

080020d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <HAL_MspInit+0x4c>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020de:	4a0f      	ldr	r2, [pc, #60]	@ (800211c <HAL_MspInit+0x4c>)
 80020e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020e6:	4b0d      	ldr	r3, [pc, #52]	@ (800211c <HAL_MspInit+0x4c>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	4b09      	ldr	r3, [pc, #36]	@ (800211c <HAL_MspInit+0x4c>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	4a08      	ldr	r2, [pc, #32]	@ (800211c <HAL_MspInit+0x4c>)
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002100:	6413      	str	r3, [r2, #64]	@ 0x40
 8002102:	4b06      	ldr	r3, [pc, #24]	@ (800211c <HAL_MspInit+0x4c>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800210e:	2007      	movs	r0, #7
 8002110:	f000 fc6a 	bl	80029e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40023800 	.word	0x40023800

08002120 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	@ 0x28
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002140:	d134      	bne.n	80021ac <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	4b1b      	ldr	r3, [pc, #108]	@ (80021b4 <HAL_TIM_Encoder_MspInit+0x94>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	4a1a      	ldr	r2, [pc, #104]	@ (80021b4 <HAL_TIM_Encoder_MspInit+0x94>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6413      	str	r3, [r2, #64]	@ 0x40
 8002152:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <HAL_TIM_Encoder_MspInit+0x94>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	613b      	str	r3, [r7, #16]
 800215c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	4b14      	ldr	r3, [pc, #80]	@ (80021b4 <HAL_TIM_Encoder_MspInit+0x94>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	4a13      	ldr	r2, [pc, #76]	@ (80021b4 <HAL_TIM_Encoder_MspInit+0x94>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	6313      	str	r3, [r2, #48]	@ 0x30
 800216e:	4b11      	ldr	r3, [pc, #68]	@ (80021b4 <HAL_TIM_Encoder_MspInit+0x94>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 800217a:	f248 0302 	movw	r3, #32770	@ 0x8002
 800217e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002180:	2302      	movs	r3, #2
 8002182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800218c:	2301      	movs	r3, #1
 800218e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	4619      	mov	r1, r3
 8002196:	4808      	ldr	r0, [pc, #32]	@ (80021b8 <HAL_TIM_Encoder_MspInit+0x98>)
 8002198:	f000 ffd8 	bl	800314c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800219c:	2200      	movs	r2, #0
 800219e:	2100      	movs	r1, #0
 80021a0:	201c      	movs	r0, #28
 80021a2:	f000 fc2c 	bl	80029fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021a6:	201c      	movs	r0, #28
 80021a8:	f000 fc45 	bl	8002a36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80021ac:	bf00      	nop
 80021ae:	3728      	adds	r7, #40	@ 0x28
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40023800 	.word	0x40023800
 80021b8:	40020000 	.word	0x40020000

080021bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a22      	ldr	r2, [pc, #136]	@ (8002254 <HAL_TIM_Base_MspInit+0x98>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d10e      	bne.n	80021ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
 80021d2:	4b21      	ldr	r3, [pc, #132]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	4a20      	ldr	r2, [pc, #128]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021de:	4b1e      	ldr	r3, [pc, #120]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80021ea:	e02e      	b.n	800224a <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a1a      	ldr	r2, [pc, #104]	@ (800225c <HAL_TIM_Base_MspInit+0xa0>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d10e      	bne.n	8002214 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	613b      	str	r3, [r7, #16]
 80021fa:	4b17      	ldr	r3, [pc, #92]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fe:	4a16      	ldr	r2, [pc, #88]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 8002200:	f043 0304 	orr.w	r3, r3, #4
 8002204:	6413      	str	r3, [r2, #64]	@ 0x40
 8002206:	4b14      	ldr	r3, [pc, #80]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	f003 0304 	and.w	r3, r3, #4
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	693b      	ldr	r3, [r7, #16]
}
 8002212:	e01a      	b.n	800224a <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM10)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a11      	ldr	r2, [pc, #68]	@ (8002260 <HAL_TIM_Base_MspInit+0xa4>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d115      	bne.n	800224a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	4b0d      	ldr	r3, [pc, #52]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	4a0c      	ldr	r2, [pc, #48]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 8002228:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800222c:	6453      	str	r3, [r2, #68]	@ 0x44
 800222e:	4b0a      	ldr	r3, [pc, #40]	@ (8002258 <HAL_TIM_Base_MspInit+0x9c>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2100      	movs	r1, #0
 800223e:	2019      	movs	r0, #25
 8002240:	f000 fbdd 	bl	80029fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002244:	2019      	movs	r0, #25
 8002246:	f000 fbf6 	bl	8002a36 <HAL_NVIC_EnableIRQ>
}
 800224a:	bf00      	nop
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40000400 	.word	0x40000400
 8002258:	40023800 	.word	0x40023800
 800225c:	40000800 	.word	0x40000800
 8002260:	40014400 	.word	0x40014400

08002264 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b08a      	sub	sp, #40	@ 0x28
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226c:	f107 0314 	add.w	r3, r7, #20
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	60da      	str	r2, [r3, #12]
 800227a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a33      	ldr	r2, [pc, #204]	@ (8002350 <HAL_TIM_MspPostInit+0xec>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d13c      	bne.n	8002300 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	4b32      	ldr	r3, [pc, #200]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4a31      	ldr	r2, [pc, #196]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4b2f      	ldr	r3, [pc, #188]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a2a      	ldr	r2, [pc, #168]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 80022ac:	f043 0302 	orr.w	r3, r3, #2
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b28      	ldr	r3, [pc, #160]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022be:	23c0      	movs	r3, #192	@ 0xc0
 80022c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c2:	2302      	movs	r3, #2
 80022c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ca:	2300      	movs	r3, #0
 80022cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022ce:	2302      	movs	r3, #2
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d2:	f107 0314 	add.w	r3, r7, #20
 80022d6:	4619      	mov	r1, r3
 80022d8:	481f      	ldr	r0, [pc, #124]	@ (8002358 <HAL_TIM_MspPostInit+0xf4>)
 80022da:	f000 ff37 	bl	800314c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022de:	2301      	movs	r3, #1
 80022e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e2:	2302      	movs	r3, #2
 80022e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ea:	2300      	movs	r3, #0
 80022ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022ee:	2302      	movs	r3, #2
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f2:	f107 0314 	add.w	r3, r7, #20
 80022f6:	4619      	mov	r1, r3
 80022f8:	4818      	ldr	r0, [pc, #96]	@ (800235c <HAL_TIM_MspPostInit+0xf8>)
 80022fa:	f000 ff27 	bl	800314c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80022fe:	e023      	b.n	8002348 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a16      	ldr	r2, [pc, #88]	@ (8002360 <HAL_TIM_MspPostInit+0xfc>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d11e      	bne.n	8002348 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	4a10      	ldr	r2, [pc, #64]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 8002314:	f043 0302 	orr.w	r3, r3, #2
 8002318:	6313      	str	r3, [r2, #48]	@ 0x30
 800231a:	4b0e      	ldr	r3, [pc, #56]	@ (8002354 <HAL_TIM_MspPostInit+0xf0>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002326:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800232a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002334:	2300      	movs	r3, #0
 8002336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002338:	2302      	movs	r3, #2
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	4619      	mov	r1, r3
 8002342:	4806      	ldr	r0, [pc, #24]	@ (800235c <HAL_TIM_MspPostInit+0xf8>)
 8002344:	f000 ff02 	bl	800314c <HAL_GPIO_Init>
}
 8002348:	bf00      	nop
 800234a:	3728      	adds	r7, #40	@ 0x28
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40000400 	.word	0x40000400
 8002354:	40023800 	.word	0x40023800
 8002358:	40020000 	.word	0x40020000
 800235c:	40020400 	.word	0x40020400
 8002360:	40000800 	.word	0x40000800

08002364 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08c      	sub	sp, #48	@ 0x30
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236c:	f107 031c 	add.w	r3, r7, #28
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a49      	ldr	r2, [pc, #292]	@ (80024a8 <HAL_UART_MspInit+0x144>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d12c      	bne.n	80023e0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	61bb      	str	r3, [r7, #24]
 800238a:	4b48      	ldr	r3, [pc, #288]	@ (80024ac <HAL_UART_MspInit+0x148>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	4a47      	ldr	r2, [pc, #284]	@ (80024ac <HAL_UART_MspInit+0x148>)
 8002390:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002394:	6413      	str	r3, [r2, #64]	@ 0x40
 8002396:	4b45      	ldr	r3, [pc, #276]	@ (80024ac <HAL_UART_MspInit+0x148>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239e:	61bb      	str	r3, [r7, #24]
 80023a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
 80023a6:	4b41      	ldr	r3, [pc, #260]	@ (80024ac <HAL_UART_MspInit+0x148>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	4a40      	ldr	r2, [pc, #256]	@ (80024ac <HAL_UART_MspInit+0x148>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b2:	4b3e      	ldr	r3, [pc, #248]	@ (80024ac <HAL_UART_MspInit+0x148>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023be:	230c      	movs	r3, #12
 80023c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ca:	2303      	movs	r3, #3
 80023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023ce:	2307      	movs	r3, #7
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	4619      	mov	r1, r3
 80023d8:	4835      	ldr	r0, [pc, #212]	@ (80024b0 <HAL_UART_MspInit+0x14c>)
 80023da:	f000 feb7 	bl	800314c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80023de:	e05f      	b.n	80024a0 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART6)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a33      	ldr	r2, [pc, #204]	@ (80024b4 <HAL_UART_MspInit+0x150>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d15a      	bne.n	80024a0 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART6_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
 80023ee:	4b2f      	ldr	r3, [pc, #188]	@ (80024ac <HAL_UART_MspInit+0x148>)
 80023f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f2:	4a2e      	ldr	r2, [pc, #184]	@ (80024ac <HAL_UART_MspInit+0x148>)
 80023f4:	f043 0320 	orr.w	r3, r3, #32
 80023f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023fa:	4b2c      	ldr	r3, [pc, #176]	@ (80024ac <HAL_UART_MspInit+0x148>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	f003 0320 	and.w	r3, r3, #32
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	4b28      	ldr	r3, [pc, #160]	@ (80024ac <HAL_UART_MspInit+0x148>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	4a27      	ldr	r2, [pc, #156]	@ (80024ac <HAL_UART_MspInit+0x148>)
 8002410:	f043 0304 	orr.w	r3, r3, #4
 8002414:	6313      	str	r3, [r2, #48]	@ 0x30
 8002416:	4b25      	ldr	r3, [pc, #148]	@ (80024ac <HAL_UART_MspInit+0x148>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002422:	23c0      	movs	r3, #192	@ 0xc0
 8002424:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002426:	2302      	movs	r3, #2
 8002428:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800242e:	2303      	movs	r3, #3
 8002430:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002432:	2308      	movs	r3, #8
 8002434:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	4619      	mov	r1, r3
 800243c:	481e      	ldr	r0, [pc, #120]	@ (80024b8 <HAL_UART_MspInit+0x154>)
 800243e:	f000 fe85 	bl	800314c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002442:	4b1e      	ldr	r3, [pc, #120]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002444:	4a1e      	ldr	r2, [pc, #120]	@ (80024c0 <HAL_UART_MspInit+0x15c>)
 8002446:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002448:	4b1c      	ldr	r3, [pc, #112]	@ (80024bc <HAL_UART_MspInit+0x158>)
 800244a:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800244e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002450:	4b1a      	ldr	r3, [pc, #104]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002456:	4b19      	ldr	r3, [pc, #100]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002458:	2200      	movs	r2, #0
 800245a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800245c:	4b17      	ldr	r3, [pc, #92]	@ (80024bc <HAL_UART_MspInit+0x158>)
 800245e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002462:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002464:	4b15      	ldr	r3, [pc, #84]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002466:	2200      	movs	r2, #0
 8002468:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800246a:	4b14      	ldr	r3, [pc, #80]	@ (80024bc <HAL_UART_MspInit+0x158>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002470:	4b12      	ldr	r3, [pc, #72]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002472:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002476:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002478:	4b10      	ldr	r3, [pc, #64]	@ (80024bc <HAL_UART_MspInit+0x158>)
 800247a:	2200      	movs	r2, #0
 800247c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800247e:	4b0f      	ldr	r3, [pc, #60]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002480:	2200      	movs	r2, #0
 8002482:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002484:	480d      	ldr	r0, [pc, #52]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002486:	f000 faf1 	bl	8002a6c <HAL_DMA_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8002490:	f7ff fe18 	bl	80020c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a09      	ldr	r2, [pc, #36]	@ (80024bc <HAL_UART_MspInit+0x158>)
 8002498:	63da      	str	r2, [r3, #60]	@ 0x3c
 800249a:	4a08      	ldr	r2, [pc, #32]	@ (80024bc <HAL_UART_MspInit+0x158>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80024a0:	bf00      	nop
 80024a2:	3730      	adds	r7, #48	@ 0x30
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40004400 	.word	0x40004400
 80024ac:	40023800 	.word	0x40023800
 80024b0:	40020000 	.word	0x40020000
 80024b4:	40011400 	.word	0x40011400
 80024b8:	40020800 	.word	0x40020800
 80024bc:	200003ac 	.word	0x200003ac
 80024c0:	40026428 	.word	0x40026428

080024c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024c8:	bf00      	nop
 80024ca:	e7fd      	b.n	80024c8 <NMI_Handler+0x4>

080024cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <HardFault_Handler+0x4>

080024d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <MemManage_Handler+0x4>

080024dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <BusFault_Handler+0x4>

080024e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <UsageFault_Handler+0x4>

080024ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800250c:	bf00      	nop
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr

08002516 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800251a:	f000 f975 	bl	8002808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002528:	4802      	ldr	r0, [pc, #8]	@ (8002534 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800252a:	f001 ff6d 	bl	8004408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	200002d4 	.word	0x200002d4

08002538 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800253c:	4802      	ldr	r0, [pc, #8]	@ (8002548 <TIM2_IRQHandler+0x10>)
 800253e:	f001 ff63 	bl	8004408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	200001fc 	.word	0x200001fc

0800254c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002550:	4802      	ldr	r0, [pc, #8]	@ (800255c <DMA2_Stream1_IRQHandler+0x10>)
 8002552:	f000 fb91 	bl	8002c78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200003ac 	.word	0x200003ac

08002560 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return 1;
 8002564:	2301      	movs	r3, #1
}
 8002566:	4618      	mov	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <_kill>:

int _kill(int pid, int sig)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800257a:	f004 f92d 	bl	80067d8 <__errno>
 800257e:	4603      	mov	r3, r0
 8002580:	2216      	movs	r2, #22
 8002582:	601a      	str	r2, [r3, #0]
  return -1;
 8002584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002588:	4618      	mov	r0, r3
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <_exit>:

void _exit (int status)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002598:	f04f 31ff 	mov.w	r1, #4294967295
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff ffe7 	bl	8002570 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025a2:	bf00      	nop
 80025a4:	e7fd      	b.n	80025a2 <_exit+0x12>

080025a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b086      	sub	sp, #24
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	60f8      	str	r0, [r7, #12]
 80025ae:	60b9      	str	r1, [r7, #8]
 80025b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b2:	2300      	movs	r3, #0
 80025b4:	617b      	str	r3, [r7, #20]
 80025b6:	e00a      	b.n	80025ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025b8:	f3af 8000 	nop.w
 80025bc:	4601      	mov	r1, r0
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	1c5a      	adds	r2, r3, #1
 80025c2:	60ba      	str	r2, [r7, #8]
 80025c4:	b2ca      	uxtb	r2, r1
 80025c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	3301      	adds	r3, #1
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	dbf0      	blt.n	80025b8 <_read+0x12>
  }

  return len;
 80025d6:	687b      	ldr	r3, [r7, #4]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
 80025f0:	e009      	b.n	8002606 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	60ba      	str	r2, [r7, #8]
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	3301      	adds	r3, #1
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	429a      	cmp	r2, r3
 800260c:	dbf1      	blt.n	80025f2 <_write+0x12>
  }
  return len;
 800260e:	687b      	ldr	r3, [r7, #4]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <_close>:

int _close(int file)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002620:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002640:	605a      	str	r2, [r3, #4]
  return 0;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <_isatty>:

int _isatty(int file)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002658:	2301      	movs	r3, #1
}
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002666:	b480      	push	{r7}
 8002668:	b085      	sub	sp, #20
 800266a:	af00      	add	r7, sp, #0
 800266c:	60f8      	str	r0, [r7, #12]
 800266e:	60b9      	str	r1, [r7, #8]
 8002670:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002688:	4a14      	ldr	r2, [pc, #80]	@ (80026dc <_sbrk+0x5c>)
 800268a:	4b15      	ldr	r3, [pc, #84]	@ (80026e0 <_sbrk+0x60>)
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002694:	4b13      	ldr	r3, [pc, #76]	@ (80026e4 <_sbrk+0x64>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d102      	bne.n	80026a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800269c:	4b11      	ldr	r3, [pc, #68]	@ (80026e4 <_sbrk+0x64>)
 800269e:	4a12      	ldr	r2, [pc, #72]	@ (80026e8 <_sbrk+0x68>)
 80026a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026a2:	4b10      	ldr	r3, [pc, #64]	@ (80026e4 <_sbrk+0x64>)
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4413      	add	r3, r2
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d207      	bcs.n	80026c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026b0:	f004 f892 	bl	80067d8 <__errno>
 80026b4:	4603      	mov	r3, r0
 80026b6:	220c      	movs	r2, #12
 80026b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ba:	f04f 33ff 	mov.w	r3, #4294967295
 80026be:	e009      	b.n	80026d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c0:	4b08      	ldr	r3, [pc, #32]	@ (80026e4 <_sbrk+0x64>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026c6:	4b07      	ldr	r3, [pc, #28]	@ (80026e4 <_sbrk+0x64>)
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4413      	add	r3, r2
 80026ce:	4a05      	ldr	r2, [pc, #20]	@ (80026e4 <_sbrk+0x64>)
 80026d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026d2:	68fb      	ldr	r3, [r7, #12]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20020000 	.word	0x20020000
 80026e0:	00000400 	.word	0x00000400
 80026e4:	200004c4 	.word	0x200004c4
 80026e8:	20000618 	.word	0x20000618

080026ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026f0:	4b06      	ldr	r3, [pc, #24]	@ (800270c <SystemInit+0x20>)
 80026f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026f6:	4a05      	ldr	r2, [pc, #20]	@ (800270c <SystemInit+0x20>)
 80026f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002700:	bf00      	nop
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002710:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002748 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002714:	f7ff ffea 	bl	80026ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002718:	480c      	ldr	r0, [pc, #48]	@ (800274c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800271a:	490d      	ldr	r1, [pc, #52]	@ (8002750 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800271c:	4a0d      	ldr	r2, [pc, #52]	@ (8002754 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002720:	e002      	b.n	8002728 <LoopCopyDataInit>

08002722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002726:	3304      	adds	r3, #4

08002728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800272a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800272c:	d3f9      	bcc.n	8002722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800272e:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002730:	4c0a      	ldr	r4, [pc, #40]	@ (800275c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002734:	e001      	b.n	800273a <LoopFillZerobss>

08002736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002738:	3204      	adds	r2, #4

0800273a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800273a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800273c:	d3fb      	bcc.n	8002736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800273e:	f004 f851 	bl	80067e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002742:	f7fe ff81 	bl	8001648 <main>
  bx  lr    
 8002746:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002748:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800274c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002750:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002754:	080091b0 	.word	0x080091b0
  ldr r2, =_sbss
 8002758:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800275c:	20000618 	.word	0x20000618

08002760 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002760:	e7fe      	b.n	8002760 <ADC_IRQHandler>
	...

08002764 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002768:	4b0e      	ldr	r3, [pc, #56]	@ (80027a4 <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0d      	ldr	r2, [pc, #52]	@ (80027a4 <HAL_Init+0x40>)
 800276e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002772:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002774:	4b0b      	ldr	r3, [pc, #44]	@ (80027a4 <HAL_Init+0x40>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a0a      	ldr	r2, [pc, #40]	@ (80027a4 <HAL_Init+0x40>)
 800277a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800277e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002780:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <HAL_Init+0x40>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a07      	ldr	r2, [pc, #28]	@ (80027a4 <HAL_Init+0x40>)
 8002786:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800278a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800278c:	2003      	movs	r0, #3
 800278e:	f000 f92b 	bl	80029e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002792:	2000      	movs	r0, #0
 8002794:	f000 f808 	bl	80027a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002798:	f7ff fc9a 	bl	80020d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40023c00 	.word	0x40023c00

080027a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027b0:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <HAL_InitTick+0x54>)
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4b12      	ldr	r3, [pc, #72]	@ (8002800 <HAL_InitTick+0x58>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	4619      	mov	r1, r3
 80027ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027be:	fbb3 f3f1 	udiv	r3, r3, r1
 80027c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c6:	4618      	mov	r0, r3
 80027c8:	f000 f943 	bl	8002a52 <HAL_SYSTICK_Config>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e00e      	b.n	80027f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b0f      	cmp	r3, #15
 80027da:	d80a      	bhi.n	80027f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027dc:	2200      	movs	r2, #0
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	f04f 30ff 	mov.w	r0, #4294967295
 80027e4:	f000 f90b 	bl	80029fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027e8:	4a06      	ldr	r2, [pc, #24]	@ (8002804 <HAL_InitTick+0x5c>)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
 80027f0:	e000      	b.n	80027f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	2000000c 	.word	0x2000000c
 8002800:	20000014 	.word	0x20000014
 8002804:	20000010 	.word	0x20000010

08002808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800280c:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <HAL_IncTick+0x20>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	461a      	mov	r2, r3
 8002812:	4b06      	ldr	r3, [pc, #24]	@ (800282c <HAL_IncTick+0x24>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4413      	add	r3, r2
 8002818:	4a04      	ldr	r2, [pc, #16]	@ (800282c <HAL_IncTick+0x24>)
 800281a:	6013      	str	r3, [r2, #0]
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	20000014 	.word	0x20000014
 800282c:	200004c8 	.word	0x200004c8

08002830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  return uwTick;
 8002834:	4b03      	ldr	r3, [pc, #12]	@ (8002844 <HAL_GetTick+0x14>)
 8002836:	681b      	ldr	r3, [r3, #0]
}
 8002838:	4618      	mov	r0, r3
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	200004c8 	.word	0x200004c8

08002848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002858:	4b0c      	ldr	r3, [pc, #48]	@ (800288c <__NVIC_SetPriorityGrouping+0x44>)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002864:	4013      	ands	r3, r2
 8002866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002870:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800287a:	4a04      	ldr	r2, [pc, #16]	@ (800288c <__NVIC_SetPriorityGrouping+0x44>)
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	60d3      	str	r3, [r2, #12]
}
 8002880:	bf00      	nop
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	e000ed00 	.word	0xe000ed00

08002890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002894:	4b04      	ldr	r3, [pc, #16]	@ (80028a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	0a1b      	lsrs	r3, r3, #8
 800289a:	f003 0307 	and.w	r3, r3, #7
}
 800289e:	4618      	mov	r0, r3
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	e000ed00 	.word	0xe000ed00

080028ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	db0b      	blt.n	80028d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	f003 021f 	and.w	r2, r3, #31
 80028c4:	4907      	ldr	r1, [pc, #28]	@ (80028e4 <__NVIC_EnableIRQ+0x38>)
 80028c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ca:	095b      	lsrs	r3, r3, #5
 80028cc:	2001      	movs	r0, #1
 80028ce:	fa00 f202 	lsl.w	r2, r0, r2
 80028d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	e000e100 	.word	0xe000e100

080028e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	6039      	str	r1, [r7, #0]
 80028f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	db0a      	blt.n	8002912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	b2da      	uxtb	r2, r3
 8002900:	490c      	ldr	r1, [pc, #48]	@ (8002934 <__NVIC_SetPriority+0x4c>)
 8002902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002906:	0112      	lsls	r2, r2, #4
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	440b      	add	r3, r1
 800290c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002910:	e00a      	b.n	8002928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	b2da      	uxtb	r2, r3
 8002916:	4908      	ldr	r1, [pc, #32]	@ (8002938 <__NVIC_SetPriority+0x50>)
 8002918:	79fb      	ldrb	r3, [r7, #7]
 800291a:	f003 030f 	and.w	r3, r3, #15
 800291e:	3b04      	subs	r3, #4
 8002920:	0112      	lsls	r2, r2, #4
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	440b      	add	r3, r1
 8002926:	761a      	strb	r2, [r3, #24]
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000e100 	.word	0xe000e100
 8002938:	e000ed00 	.word	0xe000ed00

0800293c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800293c:	b480      	push	{r7}
 800293e:	b089      	sub	sp, #36	@ 0x24
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	f1c3 0307 	rsb	r3, r3, #7
 8002956:	2b04      	cmp	r3, #4
 8002958:	bf28      	it	cs
 800295a:	2304      	movcs	r3, #4
 800295c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	3304      	adds	r3, #4
 8002962:	2b06      	cmp	r3, #6
 8002964:	d902      	bls.n	800296c <NVIC_EncodePriority+0x30>
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3b03      	subs	r3, #3
 800296a:	e000      	b.n	800296e <NVIC_EncodePriority+0x32>
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002970:	f04f 32ff 	mov.w	r2, #4294967295
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43da      	mvns	r2, r3
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	401a      	ands	r2, r3
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002984:	f04f 31ff 	mov.w	r1, #4294967295
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	fa01 f303 	lsl.w	r3, r1, r3
 800298e:	43d9      	mvns	r1, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002994:	4313      	orrs	r3, r2
         );
}
 8002996:	4618      	mov	r0, r3
 8002998:	3724      	adds	r7, #36	@ 0x24
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
	...

080029a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029b4:	d301      	bcc.n	80029ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029b6:	2301      	movs	r3, #1
 80029b8:	e00f      	b.n	80029da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ba:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <SysTick_Config+0x40>)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	3b01      	subs	r3, #1
 80029c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029c2:	210f      	movs	r1, #15
 80029c4:	f04f 30ff 	mov.w	r0, #4294967295
 80029c8:	f7ff ff8e 	bl	80028e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029cc:	4b05      	ldr	r3, [pc, #20]	@ (80029e4 <SysTick_Config+0x40>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029d2:	4b04      	ldr	r3, [pc, #16]	@ (80029e4 <SysTick_Config+0x40>)
 80029d4:	2207      	movs	r2, #7
 80029d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	e000e010 	.word	0xe000e010

080029e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f7ff ff29 	bl	8002848 <__NVIC_SetPriorityGrouping>
}
 80029f6:	bf00      	nop
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b086      	sub	sp, #24
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	4603      	mov	r3, r0
 8002a06:	60b9      	str	r1, [r7, #8]
 8002a08:	607a      	str	r2, [r7, #4]
 8002a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a10:	f7ff ff3e 	bl	8002890 <__NVIC_GetPriorityGrouping>
 8002a14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	68b9      	ldr	r1, [r7, #8]
 8002a1a:	6978      	ldr	r0, [r7, #20]
 8002a1c:	f7ff ff8e 	bl	800293c <NVIC_EncodePriority>
 8002a20:	4602      	mov	r2, r0
 8002a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a26:	4611      	mov	r1, r2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff ff5d 	bl	80028e8 <__NVIC_SetPriority>
}
 8002a2e:	bf00      	nop
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b082      	sub	sp, #8
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff31 	bl	80028ac <__NVIC_EnableIRQ>
}
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ffa2 	bl	80029a4 <SysTick_Config>
 8002a60:	4603      	mov	r3, r0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a78:	f7ff feda 	bl	8002830 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e099      	b.n	8002bbc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0201 	bic.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aa8:	e00f      	b.n	8002aca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aaa:	f7ff fec1 	bl	8002830 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b05      	cmp	r3, #5
 8002ab6:	d908      	bls.n	8002aca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2220      	movs	r2, #32
 8002abc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2203      	movs	r2, #3
 8002ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e078      	b.n	8002bbc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0301 	and.w	r3, r3, #1
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1e8      	bne.n	8002aaa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	4b38      	ldr	r3, [pc, #224]	@ (8002bc4 <HAL_DMA_Init+0x158>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002af6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d107      	bne.n	8002b34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f023 0307 	bic.w	r3, r3, #7
 8002b4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	d117      	bne.n	8002b8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00e      	beq.n	8002b8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 fa6f 	bl	8003054 <DMA_CheckFifoParam>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d008      	beq.n	8002b8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2240      	movs	r2, #64	@ 0x40
 8002b80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e016      	b.n	8002bbc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f000 fa26 	bl	8002fe8 <DMA_CalcBaseAndBitshift>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba4:	223f      	movs	r2, #63	@ 0x3f
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3718      	adds	r7, #24
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	f010803f 	.word	0xf010803f

08002bc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
 8002bd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bde:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_DMA_Start_IT+0x26>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e040      	b.n	8002c70 <HAL_DMA_Start_IT+0xa8>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d12f      	bne.n	8002c62 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2202      	movs	r2, #2
 8002c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	68b9      	ldr	r1, [r7, #8]
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	f000 f9b8 	bl	8002f8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c20:	223f      	movs	r2, #63	@ 0x3f
 8002c22:	409a      	lsls	r2, r3
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0216 	orr.w	r2, r2, #22
 8002c36:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d007      	beq.n	8002c50 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0208 	orr.w	r2, r2, #8
 8002c4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f042 0201 	orr.w	r2, r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]
 8002c60:	e005      	b.n	8002c6e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c80:	2300      	movs	r3, #0
 8002c82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c84:	4b8e      	ldr	r3, [pc, #568]	@ (8002ec0 <HAL_DMA_IRQHandler+0x248>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a8e      	ldr	r2, [pc, #568]	@ (8002ec4 <HAL_DMA_IRQHandler+0x24c>)
 8002c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8e:	0a9b      	lsrs	r3, r3, #10
 8002c90:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c96:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca2:	2208      	movs	r2, #8
 8002ca4:	409a      	lsls	r2, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d01a      	beq.n	8002ce4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0304 	and.w	r3, r3, #4
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d013      	beq.n	8002ce4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 0204 	bic.w	r2, r2, #4
 8002cca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd0:	2208      	movs	r2, #8
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cdc:	f043 0201 	orr.w	r2, r3, #1
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce8:	2201      	movs	r2, #1
 8002cea:	409a      	lsls	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d012      	beq.n	8002d1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00b      	beq.n	8002d1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d06:	2201      	movs	r2, #1
 8002d08:	409a      	lsls	r2, r3
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d12:	f043 0202 	orr.w	r2, r3, #2
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1e:	2204      	movs	r2, #4
 8002d20:	409a      	lsls	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4013      	ands	r3, r2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d012      	beq.n	8002d50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00b      	beq.n	8002d50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3c:	2204      	movs	r2, #4
 8002d3e:	409a      	lsls	r2, r3
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d48:	f043 0204 	orr.w	r2, r3, #4
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d54:	2210      	movs	r2, #16
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d043      	beq.n	8002de8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d03c      	beq.n	8002de8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d72:	2210      	movs	r2, #16
 8002d74:	409a      	lsls	r2, r3
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d018      	beq.n	8002dba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d108      	bne.n	8002da8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d024      	beq.n	8002de8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	4798      	blx	r3
 8002da6:	e01f      	b.n	8002de8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d01b      	beq.n	8002de8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	4798      	blx	r3
 8002db8:	e016      	b.n	8002de8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d107      	bne.n	8002dd8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0208 	bic.w	r2, r2, #8
 8002dd6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dec:	2220      	movs	r2, #32
 8002dee:	409a      	lsls	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 808f 	beq.w	8002f18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 8087 	beq.w	8002f18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0e:	2220      	movs	r2, #32
 8002e10:	409a      	lsls	r2, r3
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	d136      	bne.n	8002e90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0216 	bic.w	r2, r2, #22
 8002e30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695a      	ldr	r2, [r3, #20]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d103      	bne.n	8002e52 <HAL_DMA_IRQHandler+0x1da>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d007      	beq.n	8002e62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0208 	bic.w	r2, r2, #8
 8002e60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e66:	223f      	movs	r2, #63	@ 0x3f
 8002e68:	409a      	lsls	r2, r3
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d07e      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	4798      	blx	r3
        }
        return;
 8002e8e:	e079      	b.n	8002f84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d01d      	beq.n	8002eda <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10d      	bne.n	8002ec8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d031      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	4798      	blx	r3
 8002ebc:	e02c      	b.n	8002f18 <HAL_DMA_IRQHandler+0x2a0>
 8002ebe:	bf00      	nop
 8002ec0:	2000000c 	.word	0x2000000c
 8002ec4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d023      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	4798      	blx	r3
 8002ed8:	e01e      	b.n	8002f18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10f      	bne.n	8002f08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0210 	bic.w	r2, r2, #16
 8002ef6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d032      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d022      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2205      	movs	r2, #5
 8002f30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0201 	bic.w	r2, r2, #1
 8002f42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	3301      	adds	r3, #1
 8002f48:	60bb      	str	r3, [r7, #8]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d307      	bcc.n	8002f60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1f2      	bne.n	8002f44 <HAL_DMA_IRQHandler+0x2cc>
 8002f5e:	e000      	b.n	8002f62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d005      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	4798      	blx	r3
 8002f82:	e000      	b.n	8002f86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f84:	bf00      	nop
    }
  }
}
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fa8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	2b40      	cmp	r3, #64	@ 0x40
 8002fb8:	d108      	bne.n	8002fcc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fca:	e007      	b.n	8002fdc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	60da      	str	r2, [r3, #12]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	3b10      	subs	r3, #16
 8002ff8:	4a14      	ldr	r2, [pc, #80]	@ (800304c <DMA_CalcBaseAndBitshift+0x64>)
 8002ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffe:	091b      	lsrs	r3, r3, #4
 8003000:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003002:	4a13      	ldr	r2, [pc, #76]	@ (8003050 <DMA_CalcBaseAndBitshift+0x68>)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4413      	add	r3, r2
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2b03      	cmp	r3, #3
 8003014:	d909      	bls.n	800302a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800301e:	f023 0303 	bic.w	r3, r3, #3
 8003022:	1d1a      	adds	r2, r3, #4
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	659a      	str	r2, [r3, #88]	@ 0x58
 8003028:	e007      	b.n	800303a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003032:	f023 0303 	bic.w	r3, r3, #3
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800303e:	4618      	mov	r0, r3
 8003040:	3714      	adds	r7, #20
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	aaaaaaab 	.word	0xaaaaaaab
 8003050:	08008620 	.word	0x08008620

08003054 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800305c:	2300      	movs	r3, #0
 800305e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003064:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d11f      	bne.n	80030ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b03      	cmp	r3, #3
 8003072:	d856      	bhi.n	8003122 <DMA_CheckFifoParam+0xce>
 8003074:	a201      	add	r2, pc, #4	@ (adr r2, 800307c <DMA_CheckFifoParam+0x28>)
 8003076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800307a:	bf00      	nop
 800307c:	0800308d 	.word	0x0800308d
 8003080:	0800309f 	.word	0x0800309f
 8003084:	0800308d 	.word	0x0800308d
 8003088:	08003123 	.word	0x08003123
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003090:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d046      	beq.n	8003126 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800309c:	e043      	b.n	8003126 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030a6:	d140      	bne.n	800312a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030ac:	e03d      	b.n	800312a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b6:	d121      	bne.n	80030fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	d837      	bhi.n	800312e <DMA_CheckFifoParam+0xda>
 80030be:	a201      	add	r2, pc, #4	@ (adr r2, 80030c4 <DMA_CheckFifoParam+0x70>)
 80030c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c4:	080030d5 	.word	0x080030d5
 80030c8:	080030db 	.word	0x080030db
 80030cc:	080030d5 	.word	0x080030d5
 80030d0:	080030ed 	.word	0x080030ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	73fb      	strb	r3, [r7, #15]
      break;
 80030d8:	e030      	b.n	800313c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d025      	beq.n	8003132 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030ea:	e022      	b.n	8003132 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030f4:	d11f      	bne.n	8003136 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030fa:	e01c      	b.n	8003136 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d903      	bls.n	800310a <DMA_CheckFifoParam+0xb6>
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2b03      	cmp	r3, #3
 8003106:	d003      	beq.n	8003110 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003108:	e018      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	73fb      	strb	r3, [r7, #15]
      break;
 800310e:	e015      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003114:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00e      	beq.n	800313a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
      break;
 8003120:	e00b      	b.n	800313a <DMA_CheckFifoParam+0xe6>
      break;
 8003122:	bf00      	nop
 8003124:	e00a      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      break;
 8003126:	bf00      	nop
 8003128:	e008      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      break;
 800312a:	bf00      	nop
 800312c:	e006      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      break;
 800312e:	bf00      	nop
 8003130:	e004      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      break;
 8003132:	bf00      	nop
 8003134:	e002      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      break;   
 8003136:	bf00      	nop
 8003138:	e000      	b.n	800313c <DMA_CheckFifoParam+0xe8>
      break;
 800313a:	bf00      	nop
    }
  } 
  
  return status; 
 800313c:	7bfb      	ldrb	r3, [r7, #15]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3714      	adds	r7, #20
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop

0800314c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800314c:	b480      	push	{r7}
 800314e:	b089      	sub	sp, #36	@ 0x24
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800315a:	2300      	movs	r3, #0
 800315c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800315e:	2300      	movs	r3, #0
 8003160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003162:	2300      	movs	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
 8003166:	e159      	b.n	800341c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003168:	2201      	movs	r2, #1
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	4013      	ands	r3, r2
 800317a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	429a      	cmp	r2, r3
 8003182:	f040 8148 	bne.w	8003416 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	2b01      	cmp	r3, #1
 8003190:	d005      	beq.n	800319e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800319a:	2b02      	cmp	r3, #2
 800319c:	d130      	bne.n	8003200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	2203      	movs	r2, #3
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43db      	mvns	r3, r3
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	4013      	ands	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	68da      	ldr	r2, [r3, #12]
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031d4:	2201      	movs	r2, #1
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 0201 	and.w	r2, r3, #1
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	2b03      	cmp	r3, #3
 800320a:	d017      	beq.n	800323c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	2203      	movs	r2, #3
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f003 0303 	and.w	r3, r3, #3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d123      	bne.n	8003290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	08da      	lsrs	r2, r3, #3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3208      	adds	r2, #8
 8003250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	220f      	movs	r2, #15
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	43db      	mvns	r3, r3
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	4013      	ands	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	691a      	ldr	r2, [r3, #16]
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4313      	orrs	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	08da      	lsrs	r2, r3, #3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3208      	adds	r2, #8
 800328a:	69b9      	ldr	r1, [r7, #24]
 800328c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	2203      	movs	r2, #3
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0203 	and.w	r2, r3, #3
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 80a2 	beq.w	8003416 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	4b57      	ldr	r3, [pc, #348]	@ (8003434 <HAL_GPIO_Init+0x2e8>)
 80032d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032da:	4a56      	ldr	r2, [pc, #344]	@ (8003434 <HAL_GPIO_Init+0x2e8>)
 80032dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80032e2:	4b54      	ldr	r3, [pc, #336]	@ (8003434 <HAL_GPIO_Init+0x2e8>)
 80032e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032ee:	4a52      	ldr	r2, [pc, #328]	@ (8003438 <HAL_GPIO_Init+0x2ec>)
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	089b      	lsrs	r3, r3, #2
 80032f4:	3302      	adds	r3, #2
 80032f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	220f      	movs	r2, #15
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a49      	ldr	r2, [pc, #292]	@ (800343c <HAL_GPIO_Init+0x2f0>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d019      	beq.n	800334e <HAL_GPIO_Init+0x202>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a48      	ldr	r2, [pc, #288]	@ (8003440 <HAL_GPIO_Init+0x2f4>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d013      	beq.n	800334a <HAL_GPIO_Init+0x1fe>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a47      	ldr	r2, [pc, #284]	@ (8003444 <HAL_GPIO_Init+0x2f8>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d00d      	beq.n	8003346 <HAL_GPIO_Init+0x1fa>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a46      	ldr	r2, [pc, #280]	@ (8003448 <HAL_GPIO_Init+0x2fc>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d007      	beq.n	8003342 <HAL_GPIO_Init+0x1f6>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a45      	ldr	r2, [pc, #276]	@ (800344c <HAL_GPIO_Init+0x300>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d101      	bne.n	800333e <HAL_GPIO_Init+0x1f2>
 800333a:	2304      	movs	r3, #4
 800333c:	e008      	b.n	8003350 <HAL_GPIO_Init+0x204>
 800333e:	2307      	movs	r3, #7
 8003340:	e006      	b.n	8003350 <HAL_GPIO_Init+0x204>
 8003342:	2303      	movs	r3, #3
 8003344:	e004      	b.n	8003350 <HAL_GPIO_Init+0x204>
 8003346:	2302      	movs	r3, #2
 8003348:	e002      	b.n	8003350 <HAL_GPIO_Init+0x204>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <HAL_GPIO_Init+0x204>
 800334e:	2300      	movs	r3, #0
 8003350:	69fa      	ldr	r2, [r7, #28]
 8003352:	f002 0203 	and.w	r2, r2, #3
 8003356:	0092      	lsls	r2, r2, #2
 8003358:	4093      	lsls	r3, r2
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4313      	orrs	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003360:	4935      	ldr	r1, [pc, #212]	@ (8003438 <HAL_GPIO_Init+0x2ec>)
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	089b      	lsrs	r3, r3, #2
 8003366:	3302      	adds	r3, #2
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800336e:	4b38      	ldr	r3, [pc, #224]	@ (8003450 <HAL_GPIO_Init+0x304>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	43db      	mvns	r3, r3
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	4013      	ands	r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003392:	4a2f      	ldr	r2, [pc, #188]	@ (8003450 <HAL_GPIO_Init+0x304>)
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003398:	4b2d      	ldr	r3, [pc, #180]	@ (8003450 <HAL_GPIO_Init+0x304>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	43db      	mvns	r3, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4013      	ands	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033bc:	4a24      	ldr	r2, [pc, #144]	@ (8003450 <HAL_GPIO_Init+0x304>)
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033c2:	4b23      	ldr	r3, [pc, #140]	@ (8003450 <HAL_GPIO_Init+0x304>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	43db      	mvns	r3, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	4013      	ands	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003450 <HAL_GPIO_Init+0x304>)
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033ec:	4b18      	ldr	r3, [pc, #96]	@ (8003450 <HAL_GPIO_Init+0x304>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003410:	4a0f      	ldr	r2, [pc, #60]	@ (8003450 <HAL_GPIO_Init+0x304>)
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	3301      	adds	r3, #1
 800341a:	61fb      	str	r3, [r7, #28]
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	2b0f      	cmp	r3, #15
 8003420:	f67f aea2 	bls.w	8003168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003424:	bf00      	nop
 8003426:	bf00      	nop
 8003428:	3724      	adds	r7, #36	@ 0x24
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	40023800 	.word	0x40023800
 8003438:	40013800 	.word	0x40013800
 800343c:	40020000 	.word	0x40020000
 8003440:	40020400 	.word	0x40020400
 8003444:	40020800 	.word	0x40020800
 8003448:	40020c00 	.word	0x40020c00
 800344c:	40021000 	.word	0x40021000
 8003450:	40013c00 	.word	0x40013c00

08003454 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	460b      	mov	r3, r1
 800345e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	691a      	ldr	r2, [r3, #16]
 8003464:	887b      	ldrh	r3, [r7, #2]
 8003466:	4013      	ands	r3, r2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d002      	beq.n	8003472 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800346c:	2301      	movs	r3, #1
 800346e:	73fb      	strb	r3, [r7, #15]
 8003470:	e001      	b.n	8003476 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003472:	2300      	movs	r3, #0
 8003474:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003476:	7bfb      	ldrb	r3, [r7, #15]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	807b      	strh	r3, [r7, #2]
 8003490:	4613      	mov	r3, r2
 8003492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003494:	787b      	ldrb	r3, [r7, #1]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800349a:	887a      	ldrh	r2, [r7, #2]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034a0:	e003      	b.n	80034aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034a2:	887b      	ldrh	r3, [r7, #2]
 80034a4:	041a      	lsls	r2, r3, #16
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	619a      	str	r2, [r3, #24]
}
 80034aa:	bf00      	nop
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
	...

080034b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e267      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d075      	beq.n	80035c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034d6:	4b88      	ldr	r3, [pc, #544]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 030c 	and.w	r3, r3, #12
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d00c      	beq.n	80034fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034e2:	4b85      	ldr	r3, [pc, #532]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d112      	bne.n	8003514 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034ee:	4b82      	ldr	r3, [pc, #520]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034fa:	d10b      	bne.n	8003514 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034fc:	4b7e      	ldr	r3, [pc, #504]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d05b      	beq.n	80035c0 <HAL_RCC_OscConfig+0x108>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d157      	bne.n	80035c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e242      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800351c:	d106      	bne.n	800352c <HAL_RCC_OscConfig+0x74>
 800351e:	4b76      	ldr	r3, [pc, #472]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a75      	ldr	r2, [pc, #468]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003528:	6013      	str	r3, [r2, #0]
 800352a:	e01d      	b.n	8003568 <HAL_RCC_OscConfig+0xb0>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003534:	d10c      	bne.n	8003550 <HAL_RCC_OscConfig+0x98>
 8003536:	4b70      	ldr	r3, [pc, #448]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a6f      	ldr	r2, [pc, #444]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 800353c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	4b6d      	ldr	r3, [pc, #436]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a6c      	ldr	r2, [pc, #432]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354c:	6013      	str	r3, [r2, #0]
 800354e:	e00b      	b.n	8003568 <HAL_RCC_OscConfig+0xb0>
 8003550:	4b69      	ldr	r3, [pc, #420]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a68      	ldr	r2, [pc, #416]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003556:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800355a:	6013      	str	r3, [r2, #0]
 800355c:	4b66      	ldr	r3, [pc, #408]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a65      	ldr	r2, [pc, #404]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003562:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003566:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d013      	beq.n	8003598 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003570:	f7ff f95e 	bl	8002830 <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003578:	f7ff f95a 	bl	8002830 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	@ 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e207      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358a:	4b5b      	ldr	r3, [pc, #364]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d0f0      	beq.n	8003578 <HAL_RCC_OscConfig+0xc0>
 8003596:	e014      	b.n	80035c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003598:	f7ff f94a 	bl	8002830 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035a0:	f7ff f946 	bl	8002830 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b64      	cmp	r3, #100	@ 0x64
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e1f3      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b2:	4b51      	ldr	r3, [pc, #324]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0xe8>
 80035be:	e000      	b.n	80035c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d063      	beq.n	8003696 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035ce:	4b4a      	ldr	r3, [pc, #296]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 030c 	and.w	r3, r3, #12
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00b      	beq.n	80035f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035da:	4b47      	ldr	r3, [pc, #284]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035e2:	2b08      	cmp	r3, #8
 80035e4:	d11c      	bne.n	8003620 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035e6:	4b44      	ldr	r3, [pc, #272]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d116      	bne.n	8003620 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035f2:	4b41      	ldr	r3, [pc, #260]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d005      	beq.n	800360a <HAL_RCC_OscConfig+0x152>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d001      	beq.n	800360a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e1c7      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360a:	4b3b      	ldr	r3, [pc, #236]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	4937      	ldr	r1, [pc, #220]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 800361a:	4313      	orrs	r3, r2
 800361c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800361e:	e03a      	b.n	8003696 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d020      	beq.n	800366a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003628:	4b34      	ldr	r3, [pc, #208]	@ (80036fc <HAL_RCC_OscConfig+0x244>)
 800362a:	2201      	movs	r2, #1
 800362c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800362e:	f7ff f8ff 	bl	8002830 <HAL_GetTick>
 8003632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003634:	e008      	b.n	8003648 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003636:	f7ff f8fb 	bl	8002830 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e1a8      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003648:	4b2b      	ldr	r3, [pc, #172]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d0f0      	beq.n	8003636 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003654:	4b28      	ldr	r3, [pc, #160]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	00db      	lsls	r3, r3, #3
 8003662:	4925      	ldr	r1, [pc, #148]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 8003664:	4313      	orrs	r3, r2
 8003666:	600b      	str	r3, [r1, #0]
 8003668:	e015      	b.n	8003696 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800366a:	4b24      	ldr	r3, [pc, #144]	@ (80036fc <HAL_RCC_OscConfig+0x244>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003670:	f7ff f8de 	bl	8002830 <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003676:	e008      	b.n	800368a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003678:	f7ff f8da 	bl	8002830 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d901      	bls.n	800368a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e187      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368a:	4b1b      	ldr	r3, [pc, #108]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1f0      	bne.n	8003678 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d036      	beq.n	8003710 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d016      	beq.n	80036d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036aa:	4b15      	ldr	r3, [pc, #84]	@ (8003700 <HAL_RCC_OscConfig+0x248>)
 80036ac:	2201      	movs	r2, #1
 80036ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b0:	f7ff f8be 	bl	8002830 <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036b8:	f7ff f8ba 	bl	8002830 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e167      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ca:	4b0b      	ldr	r3, [pc, #44]	@ (80036f8 <HAL_RCC_OscConfig+0x240>)
 80036cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d0f0      	beq.n	80036b8 <HAL_RCC_OscConfig+0x200>
 80036d6:	e01b      	b.n	8003710 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036d8:	4b09      	ldr	r3, [pc, #36]	@ (8003700 <HAL_RCC_OscConfig+0x248>)
 80036da:	2200      	movs	r2, #0
 80036dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036de:	f7ff f8a7 	bl	8002830 <HAL_GetTick>
 80036e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036e4:	e00e      	b.n	8003704 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036e6:	f7ff f8a3 	bl	8002830 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d907      	bls.n	8003704 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e150      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
 80036f8:	40023800 	.word	0x40023800
 80036fc:	42470000 	.word	0x42470000
 8003700:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003704:	4b88      	ldr	r3, [pc, #544]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003706:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1ea      	bne.n	80036e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	f000 8097 	beq.w	800384c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800371e:	2300      	movs	r3, #0
 8003720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003722:	4b81      	ldr	r3, [pc, #516]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10f      	bne.n	800374e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800372e:	2300      	movs	r3, #0
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	4b7d      	ldr	r3, [pc, #500]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003736:	4a7c      	ldr	r2, [pc, #496]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800373c:	6413      	str	r3, [r2, #64]	@ 0x40
 800373e:	4b7a      	ldr	r3, [pc, #488]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003746:	60bb      	str	r3, [r7, #8]
 8003748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800374a:	2301      	movs	r3, #1
 800374c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800374e:	4b77      	ldr	r3, [pc, #476]	@ (800392c <HAL_RCC_OscConfig+0x474>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003756:	2b00      	cmp	r3, #0
 8003758:	d118      	bne.n	800378c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800375a:	4b74      	ldr	r3, [pc, #464]	@ (800392c <HAL_RCC_OscConfig+0x474>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a73      	ldr	r2, [pc, #460]	@ (800392c <HAL_RCC_OscConfig+0x474>)
 8003760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003766:	f7ff f863 	bl	8002830 <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800376e:	f7ff f85f 	bl	8002830 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e10c      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003780:	4b6a      	ldr	r3, [pc, #424]	@ (800392c <HAL_RCC_OscConfig+0x474>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0f0      	beq.n	800376e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d106      	bne.n	80037a2 <HAL_RCC_OscConfig+0x2ea>
 8003794:	4b64      	ldr	r3, [pc, #400]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003798:	4a63      	ldr	r2, [pc, #396]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	6713      	str	r3, [r2, #112]	@ 0x70
 80037a0:	e01c      	b.n	80037dc <HAL_RCC_OscConfig+0x324>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b05      	cmp	r3, #5
 80037a8:	d10c      	bne.n	80037c4 <HAL_RCC_OscConfig+0x30c>
 80037aa:	4b5f      	ldr	r3, [pc, #380]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ae:	4a5e      	ldr	r2, [pc, #376]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037b0:	f043 0304 	orr.w	r3, r3, #4
 80037b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b6:	4b5c      	ldr	r3, [pc, #368]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037bc:	f043 0301 	orr.w	r3, r3, #1
 80037c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037c2:	e00b      	b.n	80037dc <HAL_RCC_OscConfig+0x324>
 80037c4:	4b58      	ldr	r3, [pc, #352]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c8:	4a57      	ldr	r2, [pc, #348]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037ca:	f023 0301 	bic.w	r3, r3, #1
 80037ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d0:	4b55      	ldr	r3, [pc, #340]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d4:	4a54      	ldr	r2, [pc, #336]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80037d6:	f023 0304 	bic.w	r3, r3, #4
 80037da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d015      	beq.n	8003810 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e4:	f7ff f824 	bl	8002830 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ea:	e00a      	b.n	8003802 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037ec:	f7ff f820 	bl	8002830 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e0cb      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003802:	4b49      	ldr	r3, [pc, #292]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0ee      	beq.n	80037ec <HAL_RCC_OscConfig+0x334>
 800380e:	e014      	b.n	800383a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003810:	f7ff f80e 	bl	8002830 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003816:	e00a      	b.n	800382e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003818:	f7ff f80a 	bl	8002830 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003826:	4293      	cmp	r3, r2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e0b5      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800382e:	4b3e      	ldr	r3, [pc, #248]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1ee      	bne.n	8003818 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800383a:	7dfb      	ldrb	r3, [r7, #23]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d105      	bne.n	800384c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003840:	4b39      	ldr	r3, [pc, #228]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003844:	4a38      	ldr	r2, [pc, #224]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003846:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800384a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	2b00      	cmp	r3, #0
 8003852:	f000 80a1 	beq.w	8003998 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003856:	4b34      	ldr	r3, [pc, #208]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 030c 	and.w	r3, r3, #12
 800385e:	2b08      	cmp	r3, #8
 8003860:	d05c      	beq.n	800391c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	2b02      	cmp	r3, #2
 8003868:	d141      	bne.n	80038ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800386a:	4b31      	ldr	r3, [pc, #196]	@ (8003930 <HAL_RCC_OscConfig+0x478>)
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003870:	f7fe ffde 	bl	8002830 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003878:	f7fe ffda 	bl	8002830 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e087      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388a:	4b27      	ldr	r3, [pc, #156]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1f0      	bne.n	8003878 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69da      	ldr	r2, [r3, #28]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	019b      	lsls	r3, r3, #6
 80038a6:	431a      	orrs	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ac:	085b      	lsrs	r3, r3, #1
 80038ae:	3b01      	subs	r3, #1
 80038b0:	041b      	lsls	r3, r3, #16
 80038b2:	431a      	orrs	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b8:	061b      	lsls	r3, r3, #24
 80038ba:	491b      	ldr	r1, [pc, #108]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003930 <HAL_RCC_OscConfig+0x478>)
 80038c2:	2201      	movs	r2, #1
 80038c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c6:	f7fe ffb3 	bl	8002830 <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ce:	f7fe ffaf 	bl	8002830 <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e05c      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e0:	4b11      	ldr	r3, [pc, #68]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0f0      	beq.n	80038ce <HAL_RCC_OscConfig+0x416>
 80038ec:	e054      	b.n	8003998 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ee:	4b10      	ldr	r3, [pc, #64]	@ (8003930 <HAL_RCC_OscConfig+0x478>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f4:	f7fe ff9c 	bl	8002830 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038fc:	f7fe ff98 	bl	8002830 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e045      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800390e:	4b06      	ldr	r3, [pc, #24]	@ (8003928 <HAL_RCC_OscConfig+0x470>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f0      	bne.n	80038fc <HAL_RCC_OscConfig+0x444>
 800391a:	e03d      	b.n	8003998 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d107      	bne.n	8003934 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e038      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
 8003928:	40023800 	.word	0x40023800
 800392c:	40007000 	.word	0x40007000
 8003930:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003934:	4b1b      	ldr	r3, [pc, #108]	@ (80039a4 <HAL_RCC_OscConfig+0x4ec>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d028      	beq.n	8003994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800394c:	429a      	cmp	r2, r3
 800394e:	d121      	bne.n	8003994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395a:	429a      	cmp	r2, r3
 800395c:	d11a      	bne.n	8003994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003964:	4013      	ands	r3, r2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800396a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800396c:	4293      	cmp	r3, r2
 800396e:	d111      	bne.n	8003994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397a:	085b      	lsrs	r3, r3, #1
 800397c:	3b01      	subs	r3, #1
 800397e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003980:	429a      	cmp	r2, r3
 8003982:	d107      	bne.n	8003994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800398e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003990:	429a      	cmp	r2, r3
 8003992:	d001      	beq.n	8003998 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023800 	.word	0x40023800

080039a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e0cc      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039bc:	4b68      	ldr	r3, [pc, #416]	@ (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d90c      	bls.n	80039e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ca:	4b65      	ldr	r3, [pc, #404]	@ (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d2:	4b63      	ldr	r3, [pc, #396]	@ (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d001      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e0b8      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d020      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d005      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039fc:	4b59      	ldr	r3, [pc, #356]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	4a58      	ldr	r2, [pc, #352]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d005      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a14:	4b53      	ldr	r3, [pc, #332]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	4a52      	ldr	r2, [pc, #328]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a20:	4b50      	ldr	r3, [pc, #320]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	494d      	ldr	r1, [pc, #308]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d044      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d107      	bne.n	8003a56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a46:	4b47      	ldr	r3, [pc, #284]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d119      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e07f      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d003      	beq.n	8003a66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a62:	2b03      	cmp	r3, #3
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a66:	4b3f      	ldr	r3, [pc, #252]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e06f      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a76:	4b3b      	ldr	r3, [pc, #236]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e067      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a86:	4b37      	ldr	r3, [pc, #220]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f023 0203 	bic.w	r2, r3, #3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	4934      	ldr	r1, [pc, #208]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a98:	f7fe feca 	bl	8002830 <HAL_GetTick>
 8003a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a9e:	e00a      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa0:	f7fe fec6 	bl	8002830 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e04f      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 020c 	and.w	r2, r3, #12
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d1eb      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ac8:	4b25      	ldr	r3, [pc, #148]	@ (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d20c      	bcs.n	8003af0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad6:	4b22      	ldr	r3, [pc, #136]	@ (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	b2d2      	uxtb	r2, r2
 8003adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ade:	4b20      	ldr	r3, [pc, #128]	@ (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0307 	and.w	r3, r3, #7
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d001      	beq.n	8003af0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e032      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d008      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003afc:	4b19      	ldr	r3, [pc, #100]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4916      	ldr	r1, [pc, #88]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b1a:	4b12      	ldr	r3, [pc, #72]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	490e      	ldr	r1, [pc, #56]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b2e:	f000 f821 	bl	8003b74 <HAL_RCC_GetSysClockFreq>
 8003b32:	4602      	mov	r2, r0
 8003b34:	4b0b      	ldr	r3, [pc, #44]	@ (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	091b      	lsrs	r3, r3, #4
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	490a      	ldr	r1, [pc, #40]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c0>)
 8003b40:	5ccb      	ldrb	r3, [r1, r3]
 8003b42:	fa22 f303 	lsr.w	r3, r2, r3
 8003b46:	4a09      	ldr	r2, [pc, #36]	@ (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 8003b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b4a:	4b09      	ldr	r3, [pc, #36]	@ (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe fe2a 	bl	80027a8 <HAL_InitTick>

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40023c00 	.word	0x40023c00
 8003b64:	40023800 	.word	0x40023800
 8003b68:	08008608 	.word	0x08008608
 8003b6c:	2000000c 	.word	0x2000000c
 8003b70:	20000010 	.word	0x20000010

08003b74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b78:	b094      	sub	sp, #80	@ 0x50
 8003b7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b80:	2300      	movs	r3, #0
 8003b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b84:	2300      	movs	r3, #0
 8003b86:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b8c:	4b79      	ldr	r3, [pc, #484]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f003 030c 	and.w	r3, r3, #12
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d00d      	beq.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x40>
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	f200 80e1 	bhi.w	8003d60 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d003      	beq.n	8003bae <HAL_RCC_GetSysClockFreq+0x3a>
 8003ba6:	e0db      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ba8:	4b73      	ldr	r3, [pc, #460]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x204>)
 8003baa:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003bac:	e0db      	b.n	8003d66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bae:	4b73      	ldr	r3, [pc, #460]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x208>)
 8003bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bb2:	e0d8      	b.n	8003d66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bb4:	4b6f      	ldr	r3, [pc, #444]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bbc:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bbe:	4b6d      	ldr	r3, [pc, #436]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d063      	beq.n	8003c92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bca:	4b6a      	ldr	r3, [pc, #424]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	099b      	lsrs	r3, r3, #6
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bd4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bde:	2300      	movs	r3, #0
 8003be0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003be2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003be6:	4622      	mov	r2, r4
 8003be8:	462b      	mov	r3, r5
 8003bea:	f04f 0000 	mov.w	r0, #0
 8003bee:	f04f 0100 	mov.w	r1, #0
 8003bf2:	0159      	lsls	r1, r3, #5
 8003bf4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bf8:	0150      	lsls	r0, r2, #5
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4621      	mov	r1, r4
 8003c00:	1a51      	subs	r1, r2, r1
 8003c02:	6139      	str	r1, [r7, #16]
 8003c04:	4629      	mov	r1, r5
 8003c06:	eb63 0301 	sbc.w	r3, r3, r1
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	f04f 0200 	mov.w	r2, #0
 8003c10:	f04f 0300 	mov.w	r3, #0
 8003c14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c18:	4659      	mov	r1, fp
 8003c1a:	018b      	lsls	r3, r1, #6
 8003c1c:	4651      	mov	r1, sl
 8003c1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c22:	4651      	mov	r1, sl
 8003c24:	018a      	lsls	r2, r1, #6
 8003c26:	4651      	mov	r1, sl
 8003c28:	ebb2 0801 	subs.w	r8, r2, r1
 8003c2c:	4659      	mov	r1, fp
 8003c2e:	eb63 0901 	sbc.w	r9, r3, r1
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c46:	4690      	mov	r8, r2
 8003c48:	4699      	mov	r9, r3
 8003c4a:	4623      	mov	r3, r4
 8003c4c:	eb18 0303 	adds.w	r3, r8, r3
 8003c50:	60bb      	str	r3, [r7, #8]
 8003c52:	462b      	mov	r3, r5
 8003c54:	eb49 0303 	adc.w	r3, r9, r3
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	f04f 0200 	mov.w	r2, #0
 8003c5e:	f04f 0300 	mov.w	r3, #0
 8003c62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c66:	4629      	mov	r1, r5
 8003c68:	024b      	lsls	r3, r1, #9
 8003c6a:	4621      	mov	r1, r4
 8003c6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c70:	4621      	mov	r1, r4
 8003c72:	024a      	lsls	r2, r1, #9
 8003c74:	4610      	mov	r0, r2
 8003c76:	4619      	mov	r1, r3
 8003c78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c84:	f7fc ffb8 	bl	8000bf8 <__aeabi_uldivmod>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c90:	e058      	b.n	8003d44 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c92:	4b38      	ldr	r3, [pc, #224]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	099b      	lsrs	r3, r3, #6
 8003c98:	2200      	movs	r2, #0
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	4611      	mov	r1, r2
 8003c9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ca2:	623b      	str	r3, [r7, #32]
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ca8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003cac:	4642      	mov	r2, r8
 8003cae:	464b      	mov	r3, r9
 8003cb0:	f04f 0000 	mov.w	r0, #0
 8003cb4:	f04f 0100 	mov.w	r1, #0
 8003cb8:	0159      	lsls	r1, r3, #5
 8003cba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cbe:	0150      	lsls	r0, r2, #5
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4641      	mov	r1, r8
 8003cc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003cca:	4649      	mov	r1, r9
 8003ccc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003cdc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ce0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ce4:	ebb2 040a 	subs.w	r4, r2, sl
 8003ce8:	eb63 050b 	sbc.w	r5, r3, fp
 8003cec:	f04f 0200 	mov.w	r2, #0
 8003cf0:	f04f 0300 	mov.w	r3, #0
 8003cf4:	00eb      	lsls	r3, r5, #3
 8003cf6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cfa:	00e2      	lsls	r2, r4, #3
 8003cfc:	4614      	mov	r4, r2
 8003cfe:	461d      	mov	r5, r3
 8003d00:	4643      	mov	r3, r8
 8003d02:	18e3      	adds	r3, r4, r3
 8003d04:	603b      	str	r3, [r7, #0]
 8003d06:	464b      	mov	r3, r9
 8003d08:	eb45 0303 	adc.w	r3, r5, r3
 8003d0c:	607b      	str	r3, [r7, #4]
 8003d0e:	f04f 0200 	mov.w	r2, #0
 8003d12:	f04f 0300 	mov.w	r3, #0
 8003d16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d1a:	4629      	mov	r1, r5
 8003d1c:	028b      	lsls	r3, r1, #10
 8003d1e:	4621      	mov	r1, r4
 8003d20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d24:	4621      	mov	r1, r4
 8003d26:	028a      	lsls	r2, r1, #10
 8003d28:	4610      	mov	r0, r2
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d2e:	2200      	movs	r2, #0
 8003d30:	61bb      	str	r3, [r7, #24]
 8003d32:	61fa      	str	r2, [r7, #28]
 8003d34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d38:	f7fc ff5e 	bl	8000bf8 <__aeabi_uldivmod>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	4613      	mov	r3, r2
 8003d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d44:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	0c1b      	lsrs	r3, r3, #16
 8003d4a:	f003 0303 	and.w	r3, r3, #3
 8003d4e:	3301      	adds	r3, #1
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003d54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d5e:	e002      	b.n	8003d66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d60:	4b05      	ldr	r3, [pc, #20]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d62:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3750      	adds	r7, #80	@ 0x50
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d72:	bf00      	nop
 8003d74:	40023800 	.word	0x40023800
 8003d78:	00f42400 	.word	0x00f42400
 8003d7c:	007a1200 	.word	0x007a1200

08003d80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d84:	4b03      	ldr	r3, [pc, #12]	@ (8003d94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d86:	681b      	ldr	r3, [r3, #0]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	2000000c 	.word	0x2000000c

08003d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d9c:	f7ff fff0 	bl	8003d80 <HAL_RCC_GetHCLKFreq>
 8003da0:	4602      	mov	r2, r0
 8003da2:	4b05      	ldr	r3, [pc, #20]	@ (8003db8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	0a9b      	lsrs	r3, r3, #10
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	4903      	ldr	r1, [pc, #12]	@ (8003dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dae:	5ccb      	ldrb	r3, [r1, r3]
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40023800 	.word	0x40023800
 8003dbc:	08008618 	.word	0x08008618

08003dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003dc4:	f7ff ffdc 	bl	8003d80 <HAL_RCC_GetHCLKFreq>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	4b05      	ldr	r3, [pc, #20]	@ (8003de0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	0b5b      	lsrs	r3, r3, #13
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	4903      	ldr	r1, [pc, #12]	@ (8003de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dd6:	5ccb      	ldrb	r3, [r1, r3]
 8003dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40023800 	.word	0x40023800
 8003de4:	08008618 	.word	0x08008618

08003de8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d101      	bne.n	8003dfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e041      	b.n	8003e7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7fe f9d4 	bl	80021bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2202      	movs	r2, #2
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3304      	adds	r3, #4
 8003e24:	4619      	mov	r1, r3
 8003e26:	4610      	mov	r0, r2
 8003e28:	f000 fdc8 	bl	80049bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
	...

08003e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d001      	beq.n	8003ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e044      	b.n	8003f2a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68da      	ldr	r2, [r3, #12]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f042 0201 	orr.w	r2, r2, #1
 8003eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8003f38 <HAL_TIM_Base_Start_IT+0xb0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d018      	beq.n	8003ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eca:	d013      	beq.n	8003ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a1a      	ldr	r2, [pc, #104]	@ (8003f3c <HAL_TIM_Base_Start_IT+0xb4>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d00e      	beq.n	8003ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a19      	ldr	r2, [pc, #100]	@ (8003f40 <HAL_TIM_Base_Start_IT+0xb8>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d009      	beq.n	8003ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a17      	ldr	r2, [pc, #92]	@ (8003f44 <HAL_TIM_Base_Start_IT+0xbc>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d004      	beq.n	8003ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a16      	ldr	r2, [pc, #88]	@ (8003f48 <HAL_TIM_Base_Start_IT+0xc0>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d111      	bne.n	8003f18 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 0307 	and.w	r3, r3, #7
 8003efe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2b06      	cmp	r3, #6
 8003f04:	d010      	beq.n	8003f28 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f042 0201 	orr.w	r2, r2, #1
 8003f14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f16:	e007      	b.n	8003f28 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0201 	orr.w	r2, r2, #1
 8003f26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3714      	adds	r7, #20
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40010000 	.word	0x40010000
 8003f3c:	40000400 	.word	0x40000400
 8003f40:	40000800 	.word	0x40000800
 8003f44:	40000c00 	.word	0x40000c00
 8003f48:	40014000 	.word	0x40014000

08003f4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e041      	b.n	8003fe2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f839 	bl	8003fea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3304      	adds	r3, #4
 8003f88:	4619      	mov	r1, r3
 8003f8a:	4610      	mov	r0, r2
 8003f8c:	f000 fd16 	bl	80049bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
	...

08004000 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d109      	bne.n	8004024 <HAL_TIM_PWM_Start+0x24>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b01      	cmp	r3, #1
 800401a:	bf14      	ite	ne
 800401c:	2301      	movne	r3, #1
 800401e:	2300      	moveq	r3, #0
 8004020:	b2db      	uxtb	r3, r3
 8004022:	e022      	b.n	800406a <HAL_TIM_PWM_Start+0x6a>
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	2b04      	cmp	r3, #4
 8004028:	d109      	bne.n	800403e <HAL_TIM_PWM_Start+0x3e>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b01      	cmp	r3, #1
 8004034:	bf14      	ite	ne
 8004036:	2301      	movne	r3, #1
 8004038:	2300      	moveq	r3, #0
 800403a:	b2db      	uxtb	r3, r3
 800403c:	e015      	b.n	800406a <HAL_TIM_PWM_Start+0x6a>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b08      	cmp	r3, #8
 8004042:	d109      	bne.n	8004058 <HAL_TIM_PWM_Start+0x58>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b01      	cmp	r3, #1
 800404e:	bf14      	ite	ne
 8004050:	2301      	movne	r3, #1
 8004052:	2300      	moveq	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	e008      	b.n	800406a <HAL_TIM_PWM_Start+0x6a>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800405e:	b2db      	uxtb	r3, r3
 8004060:	2b01      	cmp	r3, #1
 8004062:	bf14      	ite	ne
 8004064:	2301      	movne	r3, #1
 8004066:	2300      	moveq	r3, #0
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e068      	b.n	8004144 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d104      	bne.n	8004082 <HAL_TIM_PWM_Start+0x82>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004080:	e013      	b.n	80040aa <HAL_TIM_PWM_Start+0xaa>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b04      	cmp	r3, #4
 8004086:	d104      	bne.n	8004092 <HAL_TIM_PWM_Start+0x92>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004090:	e00b      	b.n	80040aa <HAL_TIM_PWM_Start+0xaa>
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	2b08      	cmp	r3, #8
 8004096:	d104      	bne.n	80040a2 <HAL_TIM_PWM_Start+0xa2>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2202      	movs	r2, #2
 800409c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040a0:	e003      	b.n	80040aa <HAL_TIM_PWM_Start+0xaa>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2202      	movs	r2, #2
 80040a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2201      	movs	r2, #1
 80040b0:	6839      	ldr	r1, [r7, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 ffc5 	bl	8005042 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a23      	ldr	r2, [pc, #140]	@ (800414c <HAL_TIM_PWM_Start+0x14c>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d107      	bne.n	80040d2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a1d      	ldr	r2, [pc, #116]	@ (800414c <HAL_TIM_PWM_Start+0x14c>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d018      	beq.n	800410e <HAL_TIM_PWM_Start+0x10e>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040e4:	d013      	beq.n	800410e <HAL_TIM_PWM_Start+0x10e>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a19      	ldr	r2, [pc, #100]	@ (8004150 <HAL_TIM_PWM_Start+0x150>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d00e      	beq.n	800410e <HAL_TIM_PWM_Start+0x10e>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a17      	ldr	r2, [pc, #92]	@ (8004154 <HAL_TIM_PWM_Start+0x154>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d009      	beq.n	800410e <HAL_TIM_PWM_Start+0x10e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a16      	ldr	r2, [pc, #88]	@ (8004158 <HAL_TIM_PWM_Start+0x158>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d004      	beq.n	800410e <HAL_TIM_PWM_Start+0x10e>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a14      	ldr	r2, [pc, #80]	@ (800415c <HAL_TIM_PWM_Start+0x15c>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d111      	bne.n	8004132 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2b06      	cmp	r3, #6
 800411e:	d010      	beq.n	8004142 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0201 	orr.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004130:	e007      	b.n	8004142 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 0201 	orr.w	r2, r2, #1
 8004140:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40010000 	.word	0x40010000
 8004150:	40000400 	.word	0x40000400
 8004154:	40000800 	.word	0x40000800
 8004158:	40000c00 	.word	0x40000c00
 800415c:	40014000 	.word	0x40014000

08004160 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b086      	sub	sp, #24
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e097      	b.n	80042a4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	d106      	bne.n	800418e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7fd ffc9 	bl	8002120 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2202      	movs	r2, #2
 8004192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041a4:	f023 0307 	bic.w	r3, r3, #7
 80041a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	3304      	adds	r3, #4
 80041b2:	4619      	mov	r1, r3
 80041b4:	4610      	mov	r0, r2
 80041b6:	f000 fc01 	bl	80049bc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	4313      	orrs	r3, r2
 80041da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041e2:	f023 0303 	bic.w	r3, r3, #3
 80041e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	021b      	lsls	r3, r3, #8
 80041f2:	4313      	orrs	r3, r2
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004200:	f023 030c 	bic.w	r3, r3, #12
 8004204:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800420c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004210:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	68da      	ldr	r2, [r3, #12]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	021b      	lsls	r3, r3, #8
 800421c:	4313      	orrs	r3, r2
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4313      	orrs	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	011a      	lsls	r2, r3, #4
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	031b      	lsls	r3, r3, #12
 8004230:	4313      	orrs	r3, r2
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	4313      	orrs	r3, r2
 8004236:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800423e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004246:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	4313      	orrs	r3, r2
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	4313      	orrs	r3, r2
 8004258:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042bc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042c4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042cc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042d4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d110      	bne.n	80042fe <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d102      	bne.n	80042e8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80042e2:	7b7b      	ldrb	r3, [r7, #13]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d001      	beq.n	80042ec <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e089      	b.n	8004400 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042fc:	e031      	b.n	8004362 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b04      	cmp	r3, #4
 8004302:	d110      	bne.n	8004326 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004304:	7bbb      	ldrb	r3, [r7, #14]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d102      	bne.n	8004310 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800430a:	7b3b      	ldrb	r3, [r7, #12]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d001      	beq.n	8004314 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e075      	b.n	8004400 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004324:	e01d      	b.n	8004362 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004326:	7bfb      	ldrb	r3, [r7, #15]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d108      	bne.n	800433e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800432c:	7bbb      	ldrb	r3, [r7, #14]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d105      	bne.n	800433e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004332:	7b7b      	ldrb	r3, [r7, #13]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d102      	bne.n	800433e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004338:	7b3b      	ldrb	r3, [r7, #12]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d001      	beq.n	8004342 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e05e      	b.n	8004400 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2202      	movs	r2, #2
 8004346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2202      	movs	r2, #2
 800434e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2202      	movs	r2, #2
 800435e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b04      	cmp	r3, #4
 800436c:	d010      	beq.n	8004390 <HAL_TIM_Encoder_Start_IT+0xe4>
 800436e:	e01f      	b.n	80043b0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2201      	movs	r2, #1
 8004376:	2100      	movs	r1, #0
 8004378:	4618      	mov	r0, r3
 800437a:	f000 fe62 	bl	8005042 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68da      	ldr	r2, [r3, #12]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f042 0202 	orr.w	r2, r2, #2
 800438c:	60da      	str	r2, [r3, #12]
      break;
 800438e:	e02e      	b.n	80043ee <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2201      	movs	r2, #1
 8004396:	2104      	movs	r1, #4
 8004398:	4618      	mov	r0, r3
 800439a:	f000 fe52 	bl	8005042 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68da      	ldr	r2, [r3, #12]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f042 0204 	orr.w	r2, r2, #4
 80043ac:	60da      	str	r2, [r3, #12]
      break;
 80043ae:	e01e      	b.n	80043ee <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2201      	movs	r2, #1
 80043b6:	2100      	movs	r1, #0
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fe42 	bl	8005042 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2201      	movs	r2, #1
 80043c4:	2104      	movs	r1, #4
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fe3b 	bl	8005042 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0202 	orr.w	r2, r2, #2
 80043da:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68da      	ldr	r2, [r3, #12]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0204 	orr.w	r2, r2, #4
 80043ea:	60da      	str	r2, [r3, #12]
      break;
 80043ec:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f042 0201 	orr.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	f003 0302 	and.w	r3, r3, #2
 8004426:	2b00      	cmp	r3, #0
 8004428:	d020      	beq.n	800446c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d01b      	beq.n	800446c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f06f 0202 	mvn.w	r2, #2
 800443c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7fd f8ac 	bl	80015b0 <HAL_TIM_IC_CaptureCallback>
 8004458:	e005      	b.n	8004466 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 fa8f 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 fa96 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	2b00      	cmp	r3, #0
 8004474:	d020      	beq.n	80044b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	d01b      	beq.n	80044b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f06f 0204 	mvn.w	r2, #4
 8004488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2202      	movs	r2, #2
 800448e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7fd f886 	bl	80015b0 <HAL_TIM_IC_CaptureCallback>
 80044a4:	e005      	b.n	80044b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 fa69 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 fa70 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f003 0308 	and.w	r3, r3, #8
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d020      	beq.n	8004504 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01b      	beq.n	8004504 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f06f 0208 	mvn.w	r2, #8
 80044d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2204      	movs	r2, #4
 80044da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7fd f860 	bl	80015b0 <HAL_TIM_IC_CaptureCallback>
 80044f0:	e005      	b.n	80044fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fa43 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 fa4a 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	f003 0310 	and.w	r3, r3, #16
 800450a:	2b00      	cmp	r3, #0
 800450c:	d020      	beq.n	8004550 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f003 0310 	and.w	r3, r3, #16
 8004514:	2b00      	cmp	r3, #0
 8004516:	d01b      	beq.n	8004550 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f06f 0210 	mvn.w	r2, #16
 8004520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2208      	movs	r2, #8
 8004526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7fd f83a 	bl	80015b0 <HAL_TIM_IC_CaptureCallback>
 800453c:	e005      	b.n	800454a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 fa1d 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fa24 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0301 	and.w	r3, r3, #1
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0201 	mvn.w	r2, #1
 800456c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fd f836 	bl	80015e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004584:	2b00      	cmp	r3, #0
 8004586:	d007      	beq.n	8004598 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fdf2 	bl	800517c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00c      	beq.n	80045bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d007      	beq.n	80045bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f9f5 	bl	80049a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	f003 0320 	and.w	r3, r3, #32
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00c      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f003 0320 	and.w	r3, r3, #32
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d007      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0220 	mvn.w	r2, #32
 80045d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 fdc4 	bl	8005168 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045e0:	bf00      	nop
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045f4:	2300      	movs	r3, #0
 80045f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d101      	bne.n	8004606 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004602:	2302      	movs	r3, #2
 8004604:	e0ae      	b.n	8004764 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b0c      	cmp	r3, #12
 8004612:	f200 809f 	bhi.w	8004754 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004616:	a201      	add	r2, pc, #4	@ (adr r2, 800461c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461c:	08004651 	.word	0x08004651
 8004620:	08004755 	.word	0x08004755
 8004624:	08004755 	.word	0x08004755
 8004628:	08004755 	.word	0x08004755
 800462c:	08004691 	.word	0x08004691
 8004630:	08004755 	.word	0x08004755
 8004634:	08004755 	.word	0x08004755
 8004638:	08004755 	.word	0x08004755
 800463c:	080046d3 	.word	0x080046d3
 8004640:	08004755 	.word	0x08004755
 8004644:	08004755 	.word	0x08004755
 8004648:	08004755 	.word	0x08004755
 800464c:	08004713 	.word	0x08004713
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fa3c 	bl	8004ad4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699a      	ldr	r2, [r3, #24]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0208 	orr.w	r2, r2, #8
 800466a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699a      	ldr	r2, [r3, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0204 	bic.w	r2, r2, #4
 800467a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6999      	ldr	r1, [r3, #24]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	691a      	ldr	r2, [r3, #16]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	619a      	str	r2, [r3, #24]
      break;
 800468e:	e064      	b.n	800475a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68b9      	ldr	r1, [r7, #8]
 8004696:	4618      	mov	r0, r3
 8004698:	f000 fa82 	bl	8004ba0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6999      	ldr	r1, [r3, #24]
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	021a      	lsls	r2, r3, #8
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	619a      	str	r2, [r3, #24]
      break;
 80046d0:	e043      	b.n	800475a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 facd 	bl	8004c78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f042 0208 	orr.w	r2, r2, #8
 80046ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0204 	bic.w	r2, r2, #4
 80046fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69d9      	ldr	r1, [r3, #28]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	61da      	str	r2, [r3, #28]
      break;
 8004710:	e023      	b.n	800475a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68b9      	ldr	r1, [r7, #8]
 8004718:	4618      	mov	r0, r3
 800471a:	f000 fb17 	bl	8004d4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	69da      	ldr	r2, [r3, #28]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800472c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	69da      	ldr	r2, [r3, #28]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800473c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	69d9      	ldr	r1, [r3, #28]
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	021a      	lsls	r2, r3, #8
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	430a      	orrs	r2, r1
 8004750:	61da      	str	r2, [r3, #28]
      break;
 8004752:	e002      	b.n	800475a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	75fb      	strb	r3, [r7, #23]
      break;
 8004758:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004762:	7dfb      	ldrb	r3, [r7, #23]
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004780:	2b01      	cmp	r3, #1
 8004782:	d101      	bne.n	8004788 <HAL_TIM_ConfigClockSource+0x1c>
 8004784:	2302      	movs	r3, #2
 8004786:	e0b4      	b.n	80048f2 <HAL_TIM_ConfigClockSource+0x186>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68ba      	ldr	r2, [r7, #8]
 80047b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c0:	d03e      	beq.n	8004840 <HAL_TIM_ConfigClockSource+0xd4>
 80047c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c6:	f200 8087 	bhi.w	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ce:	f000 8086 	beq.w	80048de <HAL_TIM_ConfigClockSource+0x172>
 80047d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047d6:	d87f      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047d8:	2b70      	cmp	r3, #112	@ 0x70
 80047da:	d01a      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0xa6>
 80047dc:	2b70      	cmp	r3, #112	@ 0x70
 80047de:	d87b      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047e0:	2b60      	cmp	r3, #96	@ 0x60
 80047e2:	d050      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x11a>
 80047e4:	2b60      	cmp	r3, #96	@ 0x60
 80047e6:	d877      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047e8:	2b50      	cmp	r3, #80	@ 0x50
 80047ea:	d03c      	beq.n	8004866 <HAL_TIM_ConfigClockSource+0xfa>
 80047ec:	2b50      	cmp	r3, #80	@ 0x50
 80047ee:	d873      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f0:	2b40      	cmp	r3, #64	@ 0x40
 80047f2:	d058      	beq.n	80048a6 <HAL_TIM_ConfigClockSource+0x13a>
 80047f4:	2b40      	cmp	r3, #64	@ 0x40
 80047f6:	d86f      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f8:	2b30      	cmp	r3, #48	@ 0x30
 80047fa:	d064      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 80047fc:	2b30      	cmp	r3, #48	@ 0x30
 80047fe:	d86b      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b20      	cmp	r3, #32
 8004802:	d060      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004804:	2b20      	cmp	r3, #32
 8004806:	d867      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004808:	2b00      	cmp	r3, #0
 800480a:	d05c      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 800480c:	2b10      	cmp	r3, #16
 800480e:	d05a      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004810:	e062      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004822:	f000 fbee 	bl	8005002 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004834:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	609a      	str	r2, [r3, #8]
      break;
 800483e:	e04f      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004850:	f000 fbd7 	bl	8005002 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689a      	ldr	r2, [r3, #8]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004862:	609a      	str	r2, [r3, #8]
      break;
 8004864:	e03c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004872:	461a      	mov	r2, r3
 8004874:	f000 fb4b 	bl	8004f0e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2150      	movs	r1, #80	@ 0x50
 800487e:	4618      	mov	r0, r3
 8004880:	f000 fba4 	bl	8004fcc <TIM_ITRx_SetConfig>
      break;
 8004884:	e02c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004892:	461a      	mov	r2, r3
 8004894:	f000 fb6a 	bl	8004f6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2160      	movs	r1, #96	@ 0x60
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 fb94 	bl	8004fcc <TIM_ITRx_SetConfig>
      break;
 80048a4:	e01c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048b2:	461a      	mov	r2, r3
 80048b4:	f000 fb2b 	bl	8004f0e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2140      	movs	r1, #64	@ 0x40
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 fb84 	bl	8004fcc <TIM_ITRx_SetConfig>
      break;
 80048c4:	e00c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4619      	mov	r1, r3
 80048d0:	4610      	mov	r0, r2
 80048d2:	f000 fb7b 	bl	8004fcc <TIM_ITRx_SetConfig>
      break;
 80048d6:	e003      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	73fb      	strb	r3, [r7, #15]
      break;
 80048dc:	e000      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b082      	sub	sp, #8
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
 8004902:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800490a:	2b01      	cmp	r3, #1
 800490c:	d101      	bne.n	8004912 <HAL_TIM_SlaveConfigSynchro+0x18>
 800490e:	2302      	movs	r3, #2
 8004910:	e031      	b.n	8004976 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2202      	movs	r2, #2
 800491e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004922:	6839      	ldr	r1, [r7, #0]
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 fa61 	bl	8004dec <TIM_SlaveTimer_SetConfig>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d009      	beq.n	8004944 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e018      	b.n	8004976 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004952:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004962:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004992:	b480      	push	{r7}
 8004994:	b083      	sub	sp, #12
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
	...

080049bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a3a      	ldr	r2, [pc, #232]	@ (8004ab8 <TIM_Base_SetConfig+0xfc>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00f      	beq.n	80049f4 <TIM_Base_SetConfig+0x38>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049da:	d00b      	beq.n	80049f4 <TIM_Base_SetConfig+0x38>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a37      	ldr	r2, [pc, #220]	@ (8004abc <TIM_Base_SetConfig+0x100>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d007      	beq.n	80049f4 <TIM_Base_SetConfig+0x38>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a36      	ldr	r2, [pc, #216]	@ (8004ac0 <TIM_Base_SetConfig+0x104>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d003      	beq.n	80049f4 <TIM_Base_SetConfig+0x38>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a35      	ldr	r2, [pc, #212]	@ (8004ac4 <TIM_Base_SetConfig+0x108>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d108      	bne.n	8004a06 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a2b      	ldr	r2, [pc, #172]	@ (8004ab8 <TIM_Base_SetConfig+0xfc>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d01b      	beq.n	8004a46 <TIM_Base_SetConfig+0x8a>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a14:	d017      	beq.n	8004a46 <TIM_Base_SetConfig+0x8a>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a28      	ldr	r2, [pc, #160]	@ (8004abc <TIM_Base_SetConfig+0x100>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d013      	beq.n	8004a46 <TIM_Base_SetConfig+0x8a>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a27      	ldr	r2, [pc, #156]	@ (8004ac0 <TIM_Base_SetConfig+0x104>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d00f      	beq.n	8004a46 <TIM_Base_SetConfig+0x8a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a26      	ldr	r2, [pc, #152]	@ (8004ac4 <TIM_Base_SetConfig+0x108>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d00b      	beq.n	8004a46 <TIM_Base_SetConfig+0x8a>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a25      	ldr	r2, [pc, #148]	@ (8004ac8 <TIM_Base_SetConfig+0x10c>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d007      	beq.n	8004a46 <TIM_Base_SetConfig+0x8a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a24      	ldr	r2, [pc, #144]	@ (8004acc <TIM_Base_SetConfig+0x110>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d003      	beq.n	8004a46 <TIM_Base_SetConfig+0x8a>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a23      	ldr	r2, [pc, #140]	@ (8004ad0 <TIM_Base_SetConfig+0x114>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d108      	bne.n	8004a58 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8004ab8 <TIM_Base_SetConfig+0xfc>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d103      	bne.n	8004a8c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	691a      	ldr	r2, [r3, #16]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d105      	bne.n	8004aaa <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	f023 0201 	bic.w	r2, r3, #1
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	611a      	str	r2, [r3, #16]
  }
}
 8004aaa:	bf00      	nop
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	40010000 	.word	0x40010000
 8004abc:	40000400 	.word	0x40000400
 8004ac0:	40000800 	.word	0x40000800
 8004ac4:	40000c00 	.word	0x40000c00
 8004ac8:	40014000 	.word	0x40014000
 8004acc:	40014400 	.word	0x40014400
 8004ad0:	40014800 	.word	0x40014800

08004ad4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	f023 0201 	bic.w	r2, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	699b      	ldr	r3, [r3, #24]
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0303 	bic.w	r3, r3, #3
 8004b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f023 0302 	bic.w	r3, r3, #2
 8004b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8004b9c <TIM_OC1_SetConfig+0xc8>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d10c      	bne.n	8004b4a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f023 0308 	bic.w	r3, r3, #8
 8004b36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f023 0304 	bic.w	r3, r3, #4
 8004b48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a13      	ldr	r2, [pc, #76]	@ (8004b9c <TIM_OC1_SetConfig+0xc8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d111      	bne.n	8004b76 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	693a      	ldr	r2, [r7, #16]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	685a      	ldr	r2, [r3, #4]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	621a      	str	r2, [r3, #32]
}
 8004b90:	bf00      	nop
 8004b92:	371c      	adds	r7, #28
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	40010000 	.word	0x40010000

08004ba0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	f023 0210 	bic.w	r2, r3, #16
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	021b      	lsls	r3, r3, #8
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f023 0320 	bic.w	r3, r3, #32
 8004bea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	011b      	lsls	r3, r3, #4
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8004c74 <TIM_OC2_SetConfig+0xd4>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d10d      	bne.n	8004c1c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	011b      	lsls	r3, r3, #4
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a15      	ldr	r2, [pc, #84]	@ (8004c74 <TIM_OC2_SetConfig+0xd4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d113      	bne.n	8004c4c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	695b      	ldr	r3, [r3, #20]
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	693a      	ldr	r2, [r7, #16]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	621a      	str	r2, [r3, #32]
}
 8004c66:	bf00      	nop
 8004c68:	371c      	adds	r7, #28
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	40010000 	.word	0x40010000

08004c78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f023 0303 	bic.w	r3, r3, #3
 8004cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004cc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	021b      	lsls	r3, r3, #8
 8004cc8:	697a      	ldr	r2, [r7, #20]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d48 <TIM_OC3_SetConfig+0xd0>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d10d      	bne.n	8004cf2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	021b      	lsls	r3, r3, #8
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a14      	ldr	r2, [pc, #80]	@ (8004d48 <TIM_OC3_SetConfig+0xd0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d113      	bne.n	8004d22 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	011b      	lsls	r3, r3, #4
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	693a      	ldr	r2, [r7, #16]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68fa      	ldr	r2, [r7, #12]
 8004d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	621a      	str	r2, [r3, #32]
}
 8004d3c:	bf00      	nop
 8004d3e:	371c      	adds	r7, #28
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	40010000 	.word	0x40010000

08004d4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b087      	sub	sp, #28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	021b      	lsls	r3, r3, #8
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	031b      	lsls	r3, r3, #12
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a10      	ldr	r2, [pc, #64]	@ (8004de8 <TIM_OC4_SetConfig+0x9c>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d109      	bne.n	8004dc0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004db2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	019b      	lsls	r3, r3, #6
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	68fa      	ldr	r2, [r7, #12]
 8004dca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685a      	ldr	r2, [r3, #4]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	621a      	str	r2, [r3, #32]
}
 8004dda:	bf00      	nop
 8004ddc:	371c      	adds	r7, #28
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	40010000 	.word	0x40010000

08004dec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e08:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	f023 0307 	bic.w	r3, r3, #7
 8004e1a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2b70      	cmp	r3, #112	@ 0x70
 8004e34:	d01a      	beq.n	8004e6c <TIM_SlaveTimer_SetConfig+0x80>
 8004e36:	2b70      	cmp	r3, #112	@ 0x70
 8004e38:	d860      	bhi.n	8004efc <TIM_SlaveTimer_SetConfig+0x110>
 8004e3a:	2b60      	cmp	r3, #96	@ 0x60
 8004e3c:	d054      	beq.n	8004ee8 <TIM_SlaveTimer_SetConfig+0xfc>
 8004e3e:	2b60      	cmp	r3, #96	@ 0x60
 8004e40:	d85c      	bhi.n	8004efc <TIM_SlaveTimer_SetConfig+0x110>
 8004e42:	2b50      	cmp	r3, #80	@ 0x50
 8004e44:	d046      	beq.n	8004ed4 <TIM_SlaveTimer_SetConfig+0xe8>
 8004e46:	2b50      	cmp	r3, #80	@ 0x50
 8004e48:	d858      	bhi.n	8004efc <TIM_SlaveTimer_SetConfig+0x110>
 8004e4a:	2b40      	cmp	r3, #64	@ 0x40
 8004e4c:	d019      	beq.n	8004e82 <TIM_SlaveTimer_SetConfig+0x96>
 8004e4e:	2b40      	cmp	r3, #64	@ 0x40
 8004e50:	d854      	bhi.n	8004efc <TIM_SlaveTimer_SetConfig+0x110>
 8004e52:	2b30      	cmp	r3, #48	@ 0x30
 8004e54:	d055      	beq.n	8004f02 <TIM_SlaveTimer_SetConfig+0x116>
 8004e56:	2b30      	cmp	r3, #48	@ 0x30
 8004e58:	d850      	bhi.n	8004efc <TIM_SlaveTimer_SetConfig+0x110>
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	d051      	beq.n	8004f02 <TIM_SlaveTimer_SetConfig+0x116>
 8004e5e:	2b20      	cmp	r3, #32
 8004e60:	d84c      	bhi.n	8004efc <TIM_SlaveTimer_SetConfig+0x110>
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d04d      	beq.n	8004f02 <TIM_SlaveTimer_SetConfig+0x116>
 8004e66:	2b10      	cmp	r3, #16
 8004e68:	d04b      	beq.n	8004f02 <TIM_SlaveTimer_SetConfig+0x116>
 8004e6a:	e047      	b.n	8004efc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004e7c:	f000 f8c1 	bl	8005002 <TIM_ETR_SetConfig>
      break;
 8004e80:	e040      	b.n	8004f04 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2b05      	cmp	r3, #5
 8004e88:	d101      	bne.n	8004e8e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e03b      	b.n	8004f06 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6a1a      	ldr	r2, [r3, #32]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0201 	bic.w	r2, r2, #1
 8004ea4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004eb4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	621a      	str	r2, [r3, #32]
      break;
 8004ed2:	e017      	b.n	8004f04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	f000 f814 	bl	8004f0e <TIM_TI1_ConfigInputStage>
      break;
 8004ee6:	e00d      	b.n	8004f04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	f000 f839 	bl	8004f6c <TIM_TI2_ConfigInputStage>
      break;
 8004efa:	e003      	b.n	8004f04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	75fb      	strb	r3, [r7, #23]
      break;
 8004f00:	e000      	b.n	8004f04 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004f02:	bf00      	nop
  }

  return status;
 8004f04:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3718      	adds	r7, #24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f0e:	b480      	push	{r7}
 8004f10:	b087      	sub	sp, #28
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	60f8      	str	r0, [r7, #12]
 8004f16:	60b9      	str	r1, [r7, #8]
 8004f18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	f023 0201 	bic.w	r2, r3, #1
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	011b      	lsls	r3, r3, #4
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f023 030a 	bic.w	r3, r3, #10
 8004f4a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	621a      	str	r2, [r3, #32]
}
 8004f60:	bf00      	nop
 8004f62:	371c      	adds	r7, #28
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	f023 0210 	bic.w	r2, r3, #16
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	031b      	lsls	r3, r3, #12
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fa8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	011b      	lsls	r3, r3, #4
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	621a      	str	r2, [r3, #32]
}
 8004fc0:	bf00      	nop
 8004fc2:	371c      	adds	r7, #28
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	f043 0307 	orr.w	r3, r3, #7
 8004fee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	609a      	str	r2, [r3, #8]
}
 8004ff6:	bf00      	nop
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005002:	b480      	push	{r7}
 8005004:	b087      	sub	sp, #28
 8005006:	af00      	add	r7, sp, #0
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	607a      	str	r2, [r7, #4]
 800500e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800501c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	021a      	lsls	r2, r3, #8
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	431a      	orrs	r2, r3
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	4313      	orrs	r3, r2
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	4313      	orrs	r3, r2
 800502e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	609a      	str	r2, [r3, #8]
}
 8005036:	bf00      	nop
 8005038:	371c      	adds	r7, #28
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr

08005042 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005042:	b480      	push	{r7}
 8005044:	b087      	sub	sp, #28
 8005046:	af00      	add	r7, sp, #0
 8005048:	60f8      	str	r0, [r7, #12]
 800504a:	60b9      	str	r1, [r7, #8]
 800504c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f003 031f 	and.w	r3, r3, #31
 8005054:	2201      	movs	r2, #1
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6a1a      	ldr	r2, [r3, #32]
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	43db      	mvns	r3, r3
 8005064:	401a      	ands	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a1a      	ldr	r2, [r3, #32]
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	f003 031f 	and.w	r3, r3, #31
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	fa01 f303 	lsl.w	r3, r1, r3
 800507a:	431a      	orrs	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	621a      	str	r2, [r3, #32]
}
 8005080:	bf00      	nop
 8005082:	371c      	adds	r7, #28
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e050      	b.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a1c      	ldr	r2, [pc, #112]	@ (8005154 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d018      	beq.n	800511a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f0:	d013      	beq.n	800511a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a18      	ldr	r2, [pc, #96]	@ (8005158 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d00e      	beq.n	800511a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a16      	ldr	r2, [pc, #88]	@ (800515c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d009      	beq.n	800511a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a15      	ldr	r2, [pc, #84]	@ (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d004      	beq.n	800511a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a13      	ldr	r2, [pc, #76]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d10c      	bne.n	8005134 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005120:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	4313      	orrs	r3, r2
 800512a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	40010000 	.word	0x40010000
 8005158:	40000400 	.word	0x40000400
 800515c:	40000800 	.word	0x40000800
 8005160:	40000c00 	.word	0x40000c00
 8005164:	40014000 	.word	0x40014000

08005168 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d101      	bne.n	80051a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e042      	b.n	8005228 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d106      	bne.n	80051bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f7fd f8d4 	bl	8002364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2224      	movs	r2, #36	@ 0x24
 80051c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68da      	ldr	r2, [r3, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 fa95 	bl	8005704 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	691a      	ldr	r2, [r3, #16]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	695a      	ldr	r2, [r3, #20]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68da      	ldr	r2, [r3, #12]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005208:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2220      	movs	r2, #32
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3708      	adds	r7, #8
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	4613      	mov	r3, r2
 800523c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005244:	b2db      	uxtb	r3, r3
 8005246:	2b20      	cmp	r3, #32
 8005248:	d112      	bne.n	8005270 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d002      	beq.n	8005256 <HAL_UART_Receive_DMA+0x26>
 8005250:	88fb      	ldrh	r3, [r7, #6]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e00b      	b.n	8005272 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2200      	movs	r2, #0
 800525e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005260:	88fb      	ldrh	r3, [r7, #6]
 8005262:	461a      	mov	r2, r3
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 f926 	bl	80054b8 <UART_Start_Receive_DMA>
 800526c:	4603      	mov	r3, r0
 800526e:	e000      	b.n	8005272 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005270:	2302      	movs	r3, #2
  }
}
 8005272:	4618      	mov	r0, r3
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800527a:	b480      	push	{r7}
 800527c:	b083      	sub	sp, #12
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800528e:	b480      	push	{r7}
 8005290:	b083      	sub	sp, #12
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005296:	bf00      	nop
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	460b      	mov	r3, r1
 80052ac:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052ae:	bf00      	nop
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b09c      	sub	sp, #112	@ 0x70
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d172      	bne.n	80053bc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80052d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052d8:	2200      	movs	r2, #0
 80052da:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	330c      	adds	r3, #12
 80052e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052e6:	e853 3f00 	ldrex	r3, [r3]
 80052ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	330c      	adds	r3, #12
 80052fa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80052fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052fe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005300:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005302:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005304:	e841 2300 	strex	r3, r2, [r1]
 8005308:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800530a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1e5      	bne.n	80052dc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	3314      	adds	r3, #20
 8005316:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800531a:	e853 3f00 	ldrex	r3, [r3]
 800531e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005322:	f023 0301 	bic.w	r3, r3, #1
 8005326:	667b      	str	r3, [r7, #100]	@ 0x64
 8005328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3314      	adds	r3, #20
 800532e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005330:	647a      	str	r2, [r7, #68]	@ 0x44
 8005332:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005334:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005336:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005338:	e841 2300 	strex	r3, r2, [r1]
 800533c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800533e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1e5      	bne.n	8005310 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005344:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	3314      	adds	r3, #20
 800534a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534e:	e853 3f00 	ldrex	r3, [r3]
 8005352:	623b      	str	r3, [r7, #32]
   return(result);
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800535a:	663b      	str	r3, [r7, #96]	@ 0x60
 800535c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3314      	adds	r3, #20
 8005362:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005364:	633a      	str	r2, [r7, #48]	@ 0x30
 8005366:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005368:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800536a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800536c:	e841 2300 	strex	r3, r2, [r1]
 8005370:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1e5      	bne.n	8005344 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005378:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800537a:	2220      	movs	r2, #32
 800537c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005384:	2b01      	cmp	r3, #1
 8005386:	d119      	bne.n	80053bc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005388:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	e853 3f00 	ldrex	r3, [r3]
 8005396:	60fb      	str	r3, [r7, #12]
   return(result);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f023 0310 	bic.w	r3, r3, #16
 800539e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	330c      	adds	r3, #12
 80053a6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80053a8:	61fa      	str	r2, [r7, #28]
 80053aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	69b9      	ldr	r1, [r7, #24]
 80053ae:	69fa      	ldr	r2, [r7, #28]
 80053b0:	e841 2300 	strex	r3, r2, [r1]
 80053b4:	617b      	str	r3, [r7, #20]
   return(result);
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e5      	bne.n	8005388 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053be:	2200      	movs	r2, #0
 80053c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d106      	bne.n	80053d8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053ce:	4619      	mov	r1, r3
 80053d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80053d2:	f7ff ff66 	bl	80052a2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80053d6:	e002      	b.n	80053de <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80053d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80053da:	f7fc f91f 	bl	800161c <HAL_UART_RxCpltCallback>
}
 80053de:	bf00      	nop
 80053e0:	3770      	adds	r7, #112	@ 0x70
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b084      	sub	sp, #16
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2201      	movs	r2, #1
 80053f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d108      	bne.n	8005414 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005406:	085b      	lsrs	r3, r3, #1
 8005408:	b29b      	uxth	r3, r3
 800540a:	4619      	mov	r1, r3
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f7ff ff48 	bl	80052a2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005412:	e002      	b.n	800541a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f7ff ff30 	bl	800527a <HAL_UART_RxHalfCpltCallback>
}
 800541a:	bf00      	nop
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800542a:	2300      	movs	r3, #0
 800542c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005432:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543e:	2b80      	cmp	r3, #128	@ 0x80
 8005440:	bf0c      	ite	eq
 8005442:	2301      	moveq	r3, #1
 8005444:	2300      	movne	r3, #0
 8005446:	b2db      	uxtb	r3, r3
 8005448:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b21      	cmp	r3, #33	@ 0x21
 8005454:	d108      	bne.n	8005468 <UART_DMAError+0x46>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d005      	beq.n	8005468 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2200      	movs	r2, #0
 8005460:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005462:	68b8      	ldr	r0, [r7, #8]
 8005464:	f000 f8c2 	bl	80055ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005472:	2b40      	cmp	r3, #64	@ 0x40
 8005474:	bf0c      	ite	eq
 8005476:	2301      	moveq	r3, #1
 8005478:	2300      	movne	r3, #0
 800547a:	b2db      	uxtb	r3, r3
 800547c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b22      	cmp	r3, #34	@ 0x22
 8005488:	d108      	bne.n	800549c <UART_DMAError+0x7a>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d005      	beq.n	800549c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	2200      	movs	r2, #0
 8005494:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005496:	68b8      	ldr	r0, [r7, #8]
 8005498:	f000 f8d0 	bl	800563c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a0:	f043 0210 	orr.w	r2, r3, #16
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054a8:	68b8      	ldr	r0, [r7, #8]
 80054aa:	f7ff fef0 	bl	800528e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b098      	sub	sp, #96	@ 0x60
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	4613      	mov	r3, r2
 80054c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	88fa      	ldrh	r2, [r7, #6]
 80054d0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2222      	movs	r2, #34	@ 0x22
 80054dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e4:	4a3e      	ldr	r2, [pc, #248]	@ (80055e0 <UART_Start_Receive_DMA+0x128>)
 80054e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ec:	4a3d      	ldr	r2, [pc, #244]	@ (80055e4 <UART_Start_Receive_DMA+0x12c>)
 80054ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f4:	4a3c      	ldr	r2, [pc, #240]	@ (80055e8 <UART_Start_Receive_DMA+0x130>)
 80054f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054fc:	2200      	movs	r2, #0
 80054fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005500:	f107 0308 	add.w	r3, r7, #8
 8005504:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3304      	adds	r3, #4
 8005510:	4619      	mov	r1, r3
 8005512:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	88fb      	ldrh	r3, [r7, #6]
 8005518:	f7fd fb56 	bl	8002bc8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800551c:	2300      	movs	r3, #0
 800551e:	613b      	str	r3, [r7, #16]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	613b      	str	r3, [r7, #16]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	613b      	str	r3, [r7, #16]
 8005530:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d019      	beq.n	800556e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	330c      	adds	r3, #12
 8005540:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005544:	e853 3f00 	ldrex	r3, [r3]
 8005548:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800554a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005550:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	330c      	adds	r3, #12
 8005558:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800555a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800555c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005560:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1e5      	bne.n	800553a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	3314      	adds	r3, #20
 8005574:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005578:	e853 3f00 	ldrex	r3, [r3]
 800557c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800557e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005580:	f043 0301 	orr.w	r3, r3, #1
 8005584:	657b      	str	r3, [r7, #84]	@ 0x54
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3314      	adds	r3, #20
 800558c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800558e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005590:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005592:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005594:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005596:	e841 2300 	strex	r3, r2, [r1]
 800559a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800559c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1e5      	bne.n	800556e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	3314      	adds	r3, #20
 80055a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	e853 3f00 	ldrex	r3, [r3]
 80055b0:	617b      	str	r3, [r7, #20]
   return(result);
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	3314      	adds	r3, #20
 80055c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80055c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80055c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c6:	6a39      	ldr	r1, [r7, #32]
 80055c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ca:	e841 2300 	strex	r3, r2, [r1]
 80055ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1e5      	bne.n	80055a2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3760      	adds	r7, #96	@ 0x60
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	080052bb 	.word	0x080052bb
 80055e4:	080053e7 	.word	0x080053e7
 80055e8:	08005423 	.word	0x08005423

080055ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b089      	sub	sp, #36	@ 0x24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	e853 3f00 	ldrex	r3, [r3]
 8005602:	60bb      	str	r3, [r7, #8]
   return(result);
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800560a:	61fb      	str	r3, [r7, #28]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	330c      	adds	r3, #12
 8005612:	69fa      	ldr	r2, [r7, #28]
 8005614:	61ba      	str	r2, [r7, #24]
 8005616:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005618:	6979      	ldr	r1, [r7, #20]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	e841 2300 	strex	r3, r2, [r1]
 8005620:	613b      	str	r3, [r7, #16]
   return(result);
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1e5      	bne.n	80055f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005630:	bf00      	nop
 8005632:	3724      	adds	r7, #36	@ 0x24
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800563c:	b480      	push	{r7}
 800563e:	b095      	sub	sp, #84	@ 0x54
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	330c      	adds	r3, #12
 800564a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564e:	e853 3f00 	ldrex	r3, [r3]
 8005652:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005656:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800565a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	330c      	adds	r3, #12
 8005662:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005664:	643a      	str	r2, [r7, #64]	@ 0x40
 8005666:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005668:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800566a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800566c:	e841 2300 	strex	r3, r2, [r1]
 8005670:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1e5      	bne.n	8005644 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	3314      	adds	r3, #20
 800567e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	e853 3f00 	ldrex	r3, [r3]
 8005686:	61fb      	str	r3, [r7, #28]
   return(result);
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f023 0301 	bic.w	r3, r3, #1
 800568e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3314      	adds	r3, #20
 8005696:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005698:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800569a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800569e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e5      	bne.n	8005678 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d119      	bne.n	80056e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	330c      	adds	r3, #12
 80056ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	e853 3f00 	ldrex	r3, [r3]
 80056c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	f023 0310 	bic.w	r3, r3, #16
 80056ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	330c      	adds	r3, #12
 80056d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056d4:	61ba      	str	r2, [r7, #24]
 80056d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d8:	6979      	ldr	r1, [r7, #20]
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	e841 2300 	strex	r3, r2, [r1]
 80056e0:	613b      	str	r3, [r7, #16]
   return(result);
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1e5      	bne.n	80056b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80056f6:	bf00      	nop
 80056f8:	3754      	adds	r7, #84	@ 0x54
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
	...

08005704 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005708:	b0c0      	sub	sp, #256	@ 0x100
 800570a:	af00      	add	r7, sp, #0
 800570c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	691b      	ldr	r3, [r3, #16]
 8005718:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800571c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005720:	68d9      	ldr	r1, [r3, #12]
 8005722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	ea40 0301 	orr.w	r3, r0, r1
 800572c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800572e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	431a      	orrs	r2, r3
 800573c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	431a      	orrs	r2, r3
 8005744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005748:	69db      	ldr	r3, [r3, #28]
 800574a:	4313      	orrs	r3, r2
 800574c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800575c:	f021 010c 	bic.w	r1, r1, #12
 8005760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800576a:	430b      	orrs	r3, r1
 800576c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800576e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800577a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577e:	6999      	ldr	r1, [r3, #24]
 8005780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	ea40 0301 	orr.w	r3, r0, r1
 800578a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800578c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	4b8f      	ldr	r3, [pc, #572]	@ (80059d0 <UART_SetConfig+0x2cc>)
 8005794:	429a      	cmp	r2, r3
 8005796:	d005      	beq.n	80057a4 <UART_SetConfig+0xa0>
 8005798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	4b8d      	ldr	r3, [pc, #564]	@ (80059d4 <UART_SetConfig+0x2d0>)
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d104      	bne.n	80057ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057a4:	f7fe fb0c 	bl	8003dc0 <HAL_RCC_GetPCLK2Freq>
 80057a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80057ac:	e003      	b.n	80057b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057ae:	f7fe faf3 	bl	8003d98 <HAL_RCC_GetPCLK1Freq>
 80057b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ba:	69db      	ldr	r3, [r3, #28]
 80057bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057c0:	f040 810c 	bne.w	80059dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057c8:	2200      	movs	r2, #0
 80057ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80057ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80057d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80057d6:	4622      	mov	r2, r4
 80057d8:	462b      	mov	r3, r5
 80057da:	1891      	adds	r1, r2, r2
 80057dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80057de:	415b      	adcs	r3, r3
 80057e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80057e6:	4621      	mov	r1, r4
 80057e8:	eb12 0801 	adds.w	r8, r2, r1
 80057ec:	4629      	mov	r1, r5
 80057ee:	eb43 0901 	adc.w	r9, r3, r1
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005802:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005806:	4690      	mov	r8, r2
 8005808:	4699      	mov	r9, r3
 800580a:	4623      	mov	r3, r4
 800580c:	eb18 0303 	adds.w	r3, r8, r3
 8005810:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005814:	462b      	mov	r3, r5
 8005816:	eb49 0303 	adc.w	r3, r9, r3
 800581a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800581e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800582a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800582e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005832:	460b      	mov	r3, r1
 8005834:	18db      	adds	r3, r3, r3
 8005836:	653b      	str	r3, [r7, #80]	@ 0x50
 8005838:	4613      	mov	r3, r2
 800583a:	eb42 0303 	adc.w	r3, r2, r3
 800583e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005840:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005844:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005848:	f7fb f9d6 	bl	8000bf8 <__aeabi_uldivmod>
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4b61      	ldr	r3, [pc, #388]	@ (80059d8 <UART_SetConfig+0x2d4>)
 8005852:	fba3 2302 	umull	r2, r3, r3, r2
 8005856:	095b      	lsrs	r3, r3, #5
 8005858:	011c      	lsls	r4, r3, #4
 800585a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800585e:	2200      	movs	r2, #0
 8005860:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005864:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005868:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800586c:	4642      	mov	r2, r8
 800586e:	464b      	mov	r3, r9
 8005870:	1891      	adds	r1, r2, r2
 8005872:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005874:	415b      	adcs	r3, r3
 8005876:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005878:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800587c:	4641      	mov	r1, r8
 800587e:	eb12 0a01 	adds.w	sl, r2, r1
 8005882:	4649      	mov	r1, r9
 8005884:	eb43 0b01 	adc.w	fp, r3, r1
 8005888:	f04f 0200 	mov.w	r2, #0
 800588c:	f04f 0300 	mov.w	r3, #0
 8005890:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005894:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005898:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800589c:	4692      	mov	sl, r2
 800589e:	469b      	mov	fp, r3
 80058a0:	4643      	mov	r3, r8
 80058a2:	eb1a 0303 	adds.w	r3, sl, r3
 80058a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058aa:	464b      	mov	r3, r9
 80058ac:	eb4b 0303 	adc.w	r3, fp, r3
 80058b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80058b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80058c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80058c8:	460b      	mov	r3, r1
 80058ca:	18db      	adds	r3, r3, r3
 80058cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80058ce:	4613      	mov	r3, r2
 80058d0:	eb42 0303 	adc.w	r3, r2, r3
 80058d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80058da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80058de:	f7fb f98b 	bl	8000bf8 <__aeabi_uldivmod>
 80058e2:	4602      	mov	r2, r0
 80058e4:	460b      	mov	r3, r1
 80058e6:	4611      	mov	r1, r2
 80058e8:	4b3b      	ldr	r3, [pc, #236]	@ (80059d8 <UART_SetConfig+0x2d4>)
 80058ea:	fba3 2301 	umull	r2, r3, r3, r1
 80058ee:	095b      	lsrs	r3, r3, #5
 80058f0:	2264      	movs	r2, #100	@ 0x64
 80058f2:	fb02 f303 	mul.w	r3, r2, r3
 80058f6:	1acb      	subs	r3, r1, r3
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80058fe:	4b36      	ldr	r3, [pc, #216]	@ (80059d8 <UART_SetConfig+0x2d4>)
 8005900:	fba3 2302 	umull	r2, r3, r3, r2
 8005904:	095b      	lsrs	r3, r3, #5
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800590c:	441c      	add	r4, r3
 800590e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005912:	2200      	movs	r2, #0
 8005914:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005918:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800591c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005920:	4642      	mov	r2, r8
 8005922:	464b      	mov	r3, r9
 8005924:	1891      	adds	r1, r2, r2
 8005926:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005928:	415b      	adcs	r3, r3
 800592a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800592c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005930:	4641      	mov	r1, r8
 8005932:	1851      	adds	r1, r2, r1
 8005934:	6339      	str	r1, [r7, #48]	@ 0x30
 8005936:	4649      	mov	r1, r9
 8005938:	414b      	adcs	r3, r1
 800593a:	637b      	str	r3, [r7, #52]	@ 0x34
 800593c:	f04f 0200 	mov.w	r2, #0
 8005940:	f04f 0300 	mov.w	r3, #0
 8005944:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005948:	4659      	mov	r1, fp
 800594a:	00cb      	lsls	r3, r1, #3
 800594c:	4651      	mov	r1, sl
 800594e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005952:	4651      	mov	r1, sl
 8005954:	00ca      	lsls	r2, r1, #3
 8005956:	4610      	mov	r0, r2
 8005958:	4619      	mov	r1, r3
 800595a:	4603      	mov	r3, r0
 800595c:	4642      	mov	r2, r8
 800595e:	189b      	adds	r3, r3, r2
 8005960:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005964:	464b      	mov	r3, r9
 8005966:	460a      	mov	r2, r1
 8005968:	eb42 0303 	adc.w	r3, r2, r3
 800596c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800597c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005980:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005984:	460b      	mov	r3, r1
 8005986:	18db      	adds	r3, r3, r3
 8005988:	62bb      	str	r3, [r7, #40]	@ 0x28
 800598a:	4613      	mov	r3, r2
 800598c:	eb42 0303 	adc.w	r3, r2, r3
 8005990:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005992:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005996:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800599a:	f7fb f92d 	bl	8000bf8 <__aeabi_uldivmod>
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	4b0d      	ldr	r3, [pc, #52]	@ (80059d8 <UART_SetConfig+0x2d4>)
 80059a4:	fba3 1302 	umull	r1, r3, r3, r2
 80059a8:	095b      	lsrs	r3, r3, #5
 80059aa:	2164      	movs	r1, #100	@ 0x64
 80059ac:	fb01 f303 	mul.w	r3, r1, r3
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	00db      	lsls	r3, r3, #3
 80059b4:	3332      	adds	r3, #50	@ 0x32
 80059b6:	4a08      	ldr	r2, [pc, #32]	@ (80059d8 <UART_SetConfig+0x2d4>)
 80059b8:	fba2 2303 	umull	r2, r3, r2, r3
 80059bc:	095b      	lsrs	r3, r3, #5
 80059be:	f003 0207 	and.w	r2, r3, #7
 80059c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4422      	add	r2, r4
 80059ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059cc:	e106      	b.n	8005bdc <UART_SetConfig+0x4d8>
 80059ce:	bf00      	nop
 80059d0:	40011000 	.word	0x40011000
 80059d4:	40011400 	.word	0x40011400
 80059d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059e0:	2200      	movs	r2, #0
 80059e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80059e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80059ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80059ee:	4642      	mov	r2, r8
 80059f0:	464b      	mov	r3, r9
 80059f2:	1891      	adds	r1, r2, r2
 80059f4:	6239      	str	r1, [r7, #32]
 80059f6:	415b      	adcs	r3, r3
 80059f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80059fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059fe:	4641      	mov	r1, r8
 8005a00:	1854      	adds	r4, r2, r1
 8005a02:	4649      	mov	r1, r9
 8005a04:	eb43 0501 	adc.w	r5, r3, r1
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	f04f 0300 	mov.w	r3, #0
 8005a10:	00eb      	lsls	r3, r5, #3
 8005a12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a16:	00e2      	lsls	r2, r4, #3
 8005a18:	4614      	mov	r4, r2
 8005a1a:	461d      	mov	r5, r3
 8005a1c:	4643      	mov	r3, r8
 8005a1e:	18e3      	adds	r3, r4, r3
 8005a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a24:	464b      	mov	r3, r9
 8005a26:	eb45 0303 	adc.w	r3, r5, r3
 8005a2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a3e:	f04f 0200 	mov.w	r2, #0
 8005a42:	f04f 0300 	mov.w	r3, #0
 8005a46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a4a:	4629      	mov	r1, r5
 8005a4c:	008b      	lsls	r3, r1, #2
 8005a4e:	4621      	mov	r1, r4
 8005a50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a54:	4621      	mov	r1, r4
 8005a56:	008a      	lsls	r2, r1, #2
 8005a58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005a5c:	f7fb f8cc 	bl	8000bf8 <__aeabi_uldivmod>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	4b60      	ldr	r3, [pc, #384]	@ (8005be8 <UART_SetConfig+0x4e4>)
 8005a66:	fba3 2302 	umull	r2, r3, r3, r2
 8005a6a:	095b      	lsrs	r3, r3, #5
 8005a6c:	011c      	lsls	r4, r3, #4
 8005a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a72:	2200      	movs	r2, #0
 8005a74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a78:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005a7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005a80:	4642      	mov	r2, r8
 8005a82:	464b      	mov	r3, r9
 8005a84:	1891      	adds	r1, r2, r2
 8005a86:	61b9      	str	r1, [r7, #24]
 8005a88:	415b      	adcs	r3, r3
 8005a8a:	61fb      	str	r3, [r7, #28]
 8005a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a90:	4641      	mov	r1, r8
 8005a92:	1851      	adds	r1, r2, r1
 8005a94:	6139      	str	r1, [r7, #16]
 8005a96:	4649      	mov	r1, r9
 8005a98:	414b      	adcs	r3, r1
 8005a9a:	617b      	str	r3, [r7, #20]
 8005a9c:	f04f 0200 	mov.w	r2, #0
 8005aa0:	f04f 0300 	mov.w	r3, #0
 8005aa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005aa8:	4659      	mov	r1, fp
 8005aaa:	00cb      	lsls	r3, r1, #3
 8005aac:	4651      	mov	r1, sl
 8005aae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ab2:	4651      	mov	r1, sl
 8005ab4:	00ca      	lsls	r2, r1, #3
 8005ab6:	4610      	mov	r0, r2
 8005ab8:	4619      	mov	r1, r3
 8005aba:	4603      	mov	r3, r0
 8005abc:	4642      	mov	r2, r8
 8005abe:	189b      	adds	r3, r3, r2
 8005ac0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ac4:	464b      	mov	r3, r9
 8005ac6:	460a      	mov	r2, r1
 8005ac8:	eb42 0303 	adc.w	r3, r2, r3
 8005acc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ada:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005adc:	f04f 0200 	mov.w	r2, #0
 8005ae0:	f04f 0300 	mov.w	r3, #0
 8005ae4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005ae8:	4649      	mov	r1, r9
 8005aea:	008b      	lsls	r3, r1, #2
 8005aec:	4641      	mov	r1, r8
 8005aee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005af2:	4641      	mov	r1, r8
 8005af4:	008a      	lsls	r2, r1, #2
 8005af6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005afa:	f7fb f87d 	bl	8000bf8 <__aeabi_uldivmod>
 8005afe:	4602      	mov	r2, r0
 8005b00:	460b      	mov	r3, r1
 8005b02:	4611      	mov	r1, r2
 8005b04:	4b38      	ldr	r3, [pc, #224]	@ (8005be8 <UART_SetConfig+0x4e4>)
 8005b06:	fba3 2301 	umull	r2, r3, r3, r1
 8005b0a:	095b      	lsrs	r3, r3, #5
 8005b0c:	2264      	movs	r2, #100	@ 0x64
 8005b0e:	fb02 f303 	mul.w	r3, r2, r3
 8005b12:	1acb      	subs	r3, r1, r3
 8005b14:	011b      	lsls	r3, r3, #4
 8005b16:	3332      	adds	r3, #50	@ 0x32
 8005b18:	4a33      	ldr	r2, [pc, #204]	@ (8005be8 <UART_SetConfig+0x4e4>)
 8005b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1e:	095b      	lsrs	r3, r3, #5
 8005b20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b24:	441c      	add	r4, r3
 8005b26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b2e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b34:	4642      	mov	r2, r8
 8005b36:	464b      	mov	r3, r9
 8005b38:	1891      	adds	r1, r2, r2
 8005b3a:	60b9      	str	r1, [r7, #8]
 8005b3c:	415b      	adcs	r3, r3
 8005b3e:	60fb      	str	r3, [r7, #12]
 8005b40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b44:	4641      	mov	r1, r8
 8005b46:	1851      	adds	r1, r2, r1
 8005b48:	6039      	str	r1, [r7, #0]
 8005b4a:	4649      	mov	r1, r9
 8005b4c:	414b      	adcs	r3, r1
 8005b4e:	607b      	str	r3, [r7, #4]
 8005b50:	f04f 0200 	mov.w	r2, #0
 8005b54:	f04f 0300 	mov.w	r3, #0
 8005b58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b5c:	4659      	mov	r1, fp
 8005b5e:	00cb      	lsls	r3, r1, #3
 8005b60:	4651      	mov	r1, sl
 8005b62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b66:	4651      	mov	r1, sl
 8005b68:	00ca      	lsls	r2, r1, #3
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	4603      	mov	r3, r0
 8005b70:	4642      	mov	r2, r8
 8005b72:	189b      	adds	r3, r3, r2
 8005b74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b76:	464b      	mov	r3, r9
 8005b78:	460a      	mov	r2, r1
 8005b7a:	eb42 0303 	adc.w	r3, r2, r3
 8005b7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b8a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005b8c:	f04f 0200 	mov.w	r2, #0
 8005b90:	f04f 0300 	mov.w	r3, #0
 8005b94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005b98:	4649      	mov	r1, r9
 8005b9a:	008b      	lsls	r3, r1, #2
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ba2:	4641      	mov	r1, r8
 8005ba4:	008a      	lsls	r2, r1, #2
 8005ba6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005baa:	f7fb f825 	bl	8000bf8 <__aeabi_uldivmod>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005be8 <UART_SetConfig+0x4e4>)
 8005bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005bb8:	095b      	lsrs	r3, r3, #5
 8005bba:	2164      	movs	r1, #100	@ 0x64
 8005bbc:	fb01 f303 	mul.w	r3, r1, r3
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	011b      	lsls	r3, r3, #4
 8005bc4:	3332      	adds	r3, #50	@ 0x32
 8005bc6:	4a08      	ldr	r2, [pc, #32]	@ (8005be8 <UART_SetConfig+0x4e4>)
 8005bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bcc:	095b      	lsrs	r3, r3, #5
 8005bce:	f003 020f 	and.w	r2, r3, #15
 8005bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4422      	add	r2, r4
 8005bda:	609a      	str	r2, [r3, #8]
}
 8005bdc:	bf00      	nop
 8005bde:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005be2:	46bd      	mov	sp, r7
 8005be4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005be8:	51eb851f 	.word	0x51eb851f

08005bec <arm_sin_f32>:
 8005bec:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8005c6c <arm_sin_f32+0x80>
 8005bf0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005bf4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bfc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005c00:	d504      	bpl.n	8005c0c <arm_sin_f32+0x20>
 8005c02:	ee17 3a90 	vmov	r3, s15
 8005c06:	3b01      	subs	r3, #1
 8005c08:	ee07 3a90 	vmov	s15, r3
 8005c0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c10:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8005c70 <arm_sin_f32+0x84>
 8005c14:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005c18:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005c1c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005c20:	ee17 3a90 	vmov	r3, s15
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c2a:	d21a      	bcs.n	8005c62 <arm_sin_f32+0x76>
 8005c2c:	ee07 3a90 	vmov	s15, r3
 8005c30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c34:	1c59      	adds	r1, r3, #1
 8005c36:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005c3a:	4a0e      	ldr	r2, [pc, #56]	@ (8005c74 <arm_sin_f32+0x88>)
 8005c3c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005c40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005c44:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005c48:	ed93 7a00 	vldr	s14, [r3]
 8005c4c:	edd2 6a00 	vldr	s13, [r2]
 8005c50:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005c54:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005c58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c5c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005c60:	4770      	bx	lr
 8005c62:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005c66:	2101      	movs	r1, #1
 8005c68:	2300      	movs	r3, #0
 8005c6a:	e7e6      	b.n	8005c3a <arm_sin_f32+0x4e>
 8005c6c:	3e22f983 	.word	0x3e22f983
 8005c70:	44000000 	.word	0x44000000
 8005c74:	08008628 	.word	0x08008628

08005c78 <__cvt>:
 8005c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c7c:	ec57 6b10 	vmov	r6, r7, d0
 8005c80:	2f00      	cmp	r7, #0
 8005c82:	460c      	mov	r4, r1
 8005c84:	4619      	mov	r1, r3
 8005c86:	463b      	mov	r3, r7
 8005c88:	bfbb      	ittet	lt
 8005c8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005c8e:	461f      	movlt	r7, r3
 8005c90:	2300      	movge	r3, #0
 8005c92:	232d      	movlt	r3, #45	@ 0x2d
 8005c94:	700b      	strb	r3, [r1, #0]
 8005c96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005c9c:	4691      	mov	r9, r2
 8005c9e:	f023 0820 	bic.w	r8, r3, #32
 8005ca2:	bfbc      	itt	lt
 8005ca4:	4632      	movlt	r2, r6
 8005ca6:	4616      	movlt	r6, r2
 8005ca8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005cac:	d005      	beq.n	8005cba <__cvt+0x42>
 8005cae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005cb2:	d100      	bne.n	8005cb6 <__cvt+0x3e>
 8005cb4:	3401      	adds	r4, #1
 8005cb6:	2102      	movs	r1, #2
 8005cb8:	e000      	b.n	8005cbc <__cvt+0x44>
 8005cba:	2103      	movs	r1, #3
 8005cbc:	ab03      	add	r3, sp, #12
 8005cbe:	9301      	str	r3, [sp, #4]
 8005cc0:	ab02      	add	r3, sp, #8
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	ec47 6b10 	vmov	d0, r6, r7
 8005cc8:	4653      	mov	r3, sl
 8005cca:	4622      	mov	r2, r4
 8005ccc:	f000 fe3c 	bl	8006948 <_dtoa_r>
 8005cd0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005cd4:	4605      	mov	r5, r0
 8005cd6:	d119      	bne.n	8005d0c <__cvt+0x94>
 8005cd8:	f019 0f01 	tst.w	r9, #1
 8005cdc:	d00e      	beq.n	8005cfc <__cvt+0x84>
 8005cde:	eb00 0904 	add.w	r9, r0, r4
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	4639      	mov	r1, r7
 8005cea:	f7fa fef5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cee:	b108      	cbz	r0, 8005cf4 <__cvt+0x7c>
 8005cf0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005cf4:	2230      	movs	r2, #48	@ 0x30
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	454b      	cmp	r3, r9
 8005cfa:	d31e      	bcc.n	8005d3a <__cvt+0xc2>
 8005cfc:	9b03      	ldr	r3, [sp, #12]
 8005cfe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d00:	1b5b      	subs	r3, r3, r5
 8005d02:	4628      	mov	r0, r5
 8005d04:	6013      	str	r3, [r2, #0]
 8005d06:	b004      	add	sp, #16
 8005d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d10:	eb00 0904 	add.w	r9, r0, r4
 8005d14:	d1e5      	bne.n	8005ce2 <__cvt+0x6a>
 8005d16:	7803      	ldrb	r3, [r0, #0]
 8005d18:	2b30      	cmp	r3, #48	@ 0x30
 8005d1a:	d10a      	bne.n	8005d32 <__cvt+0xba>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	2300      	movs	r3, #0
 8005d20:	4630      	mov	r0, r6
 8005d22:	4639      	mov	r1, r7
 8005d24:	f7fa fed8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d28:	b918      	cbnz	r0, 8005d32 <__cvt+0xba>
 8005d2a:	f1c4 0401 	rsb	r4, r4, #1
 8005d2e:	f8ca 4000 	str.w	r4, [sl]
 8005d32:	f8da 3000 	ldr.w	r3, [sl]
 8005d36:	4499      	add	r9, r3
 8005d38:	e7d3      	b.n	8005ce2 <__cvt+0x6a>
 8005d3a:	1c59      	adds	r1, r3, #1
 8005d3c:	9103      	str	r1, [sp, #12]
 8005d3e:	701a      	strb	r2, [r3, #0]
 8005d40:	e7d9      	b.n	8005cf6 <__cvt+0x7e>

08005d42 <__exponent>:
 8005d42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d44:	2900      	cmp	r1, #0
 8005d46:	bfba      	itte	lt
 8005d48:	4249      	neglt	r1, r1
 8005d4a:	232d      	movlt	r3, #45	@ 0x2d
 8005d4c:	232b      	movge	r3, #43	@ 0x2b
 8005d4e:	2909      	cmp	r1, #9
 8005d50:	7002      	strb	r2, [r0, #0]
 8005d52:	7043      	strb	r3, [r0, #1]
 8005d54:	dd29      	ble.n	8005daa <__exponent+0x68>
 8005d56:	f10d 0307 	add.w	r3, sp, #7
 8005d5a:	461d      	mov	r5, r3
 8005d5c:	270a      	movs	r7, #10
 8005d5e:	461a      	mov	r2, r3
 8005d60:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d64:	fb07 1416 	mls	r4, r7, r6, r1
 8005d68:	3430      	adds	r4, #48	@ 0x30
 8005d6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d6e:	460c      	mov	r4, r1
 8005d70:	2c63      	cmp	r4, #99	@ 0x63
 8005d72:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d76:	4631      	mov	r1, r6
 8005d78:	dcf1      	bgt.n	8005d5e <__exponent+0x1c>
 8005d7a:	3130      	adds	r1, #48	@ 0x30
 8005d7c:	1e94      	subs	r4, r2, #2
 8005d7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d82:	1c41      	adds	r1, r0, #1
 8005d84:	4623      	mov	r3, r4
 8005d86:	42ab      	cmp	r3, r5
 8005d88:	d30a      	bcc.n	8005da0 <__exponent+0x5e>
 8005d8a:	f10d 0309 	add.w	r3, sp, #9
 8005d8e:	1a9b      	subs	r3, r3, r2
 8005d90:	42ac      	cmp	r4, r5
 8005d92:	bf88      	it	hi
 8005d94:	2300      	movhi	r3, #0
 8005d96:	3302      	adds	r3, #2
 8005d98:	4403      	add	r3, r0
 8005d9a:	1a18      	subs	r0, r3, r0
 8005d9c:	b003      	add	sp, #12
 8005d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005da0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005da4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005da8:	e7ed      	b.n	8005d86 <__exponent+0x44>
 8005daa:	2330      	movs	r3, #48	@ 0x30
 8005dac:	3130      	adds	r1, #48	@ 0x30
 8005dae:	7083      	strb	r3, [r0, #2]
 8005db0:	70c1      	strb	r1, [r0, #3]
 8005db2:	1d03      	adds	r3, r0, #4
 8005db4:	e7f1      	b.n	8005d9a <__exponent+0x58>
	...

08005db8 <_printf_float>:
 8005db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dbc:	b08d      	sub	sp, #52	@ 0x34
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005dc4:	4616      	mov	r6, r2
 8005dc6:	461f      	mov	r7, r3
 8005dc8:	4605      	mov	r5, r0
 8005dca:	f000 fcbb 	bl	8006744 <_localeconv_r>
 8005dce:	6803      	ldr	r3, [r0, #0]
 8005dd0:	9304      	str	r3, [sp, #16]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f7fa fa54 	bl	8000280 <strlen>
 8005dd8:	2300      	movs	r3, #0
 8005dda:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ddc:	f8d8 3000 	ldr.w	r3, [r8]
 8005de0:	9005      	str	r0, [sp, #20]
 8005de2:	3307      	adds	r3, #7
 8005de4:	f023 0307 	bic.w	r3, r3, #7
 8005de8:	f103 0208 	add.w	r2, r3, #8
 8005dec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005df0:	f8d4 b000 	ldr.w	fp, [r4]
 8005df4:	f8c8 2000 	str.w	r2, [r8]
 8005df8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005dfc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005e00:	9307      	str	r3, [sp, #28]
 8005e02:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005e0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e0e:	4b9c      	ldr	r3, [pc, #624]	@ (8006080 <_printf_float+0x2c8>)
 8005e10:	f04f 32ff 	mov.w	r2, #4294967295
 8005e14:	f7fa fe92 	bl	8000b3c <__aeabi_dcmpun>
 8005e18:	bb70      	cbnz	r0, 8005e78 <_printf_float+0xc0>
 8005e1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e1e:	4b98      	ldr	r3, [pc, #608]	@ (8006080 <_printf_float+0x2c8>)
 8005e20:	f04f 32ff 	mov.w	r2, #4294967295
 8005e24:	f7fa fe6c 	bl	8000b00 <__aeabi_dcmple>
 8005e28:	bb30      	cbnz	r0, 8005e78 <_printf_float+0xc0>
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	4640      	mov	r0, r8
 8005e30:	4649      	mov	r1, r9
 8005e32:	f7fa fe5b 	bl	8000aec <__aeabi_dcmplt>
 8005e36:	b110      	cbz	r0, 8005e3e <_printf_float+0x86>
 8005e38:	232d      	movs	r3, #45	@ 0x2d
 8005e3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e3e:	4a91      	ldr	r2, [pc, #580]	@ (8006084 <_printf_float+0x2cc>)
 8005e40:	4b91      	ldr	r3, [pc, #580]	@ (8006088 <_printf_float+0x2d0>)
 8005e42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e46:	bf94      	ite	ls
 8005e48:	4690      	movls	r8, r2
 8005e4a:	4698      	movhi	r8, r3
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	6123      	str	r3, [r4, #16]
 8005e50:	f02b 0304 	bic.w	r3, fp, #4
 8005e54:	6023      	str	r3, [r4, #0]
 8005e56:	f04f 0900 	mov.w	r9, #0
 8005e5a:	9700      	str	r7, [sp, #0]
 8005e5c:	4633      	mov	r3, r6
 8005e5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005e60:	4621      	mov	r1, r4
 8005e62:	4628      	mov	r0, r5
 8005e64:	f000 f9d2 	bl	800620c <_printf_common>
 8005e68:	3001      	adds	r0, #1
 8005e6a:	f040 808d 	bne.w	8005f88 <_printf_float+0x1d0>
 8005e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e72:	b00d      	add	sp, #52	@ 0x34
 8005e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e78:	4642      	mov	r2, r8
 8005e7a:	464b      	mov	r3, r9
 8005e7c:	4640      	mov	r0, r8
 8005e7e:	4649      	mov	r1, r9
 8005e80:	f7fa fe5c 	bl	8000b3c <__aeabi_dcmpun>
 8005e84:	b140      	cbz	r0, 8005e98 <_printf_float+0xe0>
 8005e86:	464b      	mov	r3, r9
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	bfbc      	itt	lt
 8005e8c:	232d      	movlt	r3, #45	@ 0x2d
 8005e8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e92:	4a7e      	ldr	r2, [pc, #504]	@ (800608c <_printf_float+0x2d4>)
 8005e94:	4b7e      	ldr	r3, [pc, #504]	@ (8006090 <_printf_float+0x2d8>)
 8005e96:	e7d4      	b.n	8005e42 <_printf_float+0x8a>
 8005e98:	6863      	ldr	r3, [r4, #4]
 8005e9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005e9e:	9206      	str	r2, [sp, #24]
 8005ea0:	1c5a      	adds	r2, r3, #1
 8005ea2:	d13b      	bne.n	8005f1c <_printf_float+0x164>
 8005ea4:	2306      	movs	r3, #6
 8005ea6:	6063      	str	r3, [r4, #4]
 8005ea8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005eac:	2300      	movs	r3, #0
 8005eae:	6022      	str	r2, [r4, #0]
 8005eb0:	9303      	str	r3, [sp, #12]
 8005eb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005eb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005eb8:	ab09      	add	r3, sp, #36	@ 0x24
 8005eba:	9300      	str	r3, [sp, #0]
 8005ebc:	6861      	ldr	r1, [r4, #4]
 8005ebe:	ec49 8b10 	vmov	d0, r8, r9
 8005ec2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	f7ff fed6 	bl	8005c78 <__cvt>
 8005ecc:	9b06      	ldr	r3, [sp, #24]
 8005ece:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ed0:	2b47      	cmp	r3, #71	@ 0x47
 8005ed2:	4680      	mov	r8, r0
 8005ed4:	d129      	bne.n	8005f2a <_printf_float+0x172>
 8005ed6:	1cc8      	adds	r0, r1, #3
 8005ed8:	db02      	blt.n	8005ee0 <_printf_float+0x128>
 8005eda:	6863      	ldr	r3, [r4, #4]
 8005edc:	4299      	cmp	r1, r3
 8005ede:	dd41      	ble.n	8005f64 <_printf_float+0x1ac>
 8005ee0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ee4:	fa5f fa8a 	uxtb.w	sl, sl
 8005ee8:	3901      	subs	r1, #1
 8005eea:	4652      	mov	r2, sl
 8005eec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ef0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005ef2:	f7ff ff26 	bl	8005d42 <__exponent>
 8005ef6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ef8:	1813      	adds	r3, r2, r0
 8005efa:	2a01      	cmp	r2, #1
 8005efc:	4681      	mov	r9, r0
 8005efe:	6123      	str	r3, [r4, #16]
 8005f00:	dc02      	bgt.n	8005f08 <_printf_float+0x150>
 8005f02:	6822      	ldr	r2, [r4, #0]
 8005f04:	07d2      	lsls	r2, r2, #31
 8005f06:	d501      	bpl.n	8005f0c <_printf_float+0x154>
 8005f08:	3301      	adds	r3, #1
 8005f0a:	6123      	str	r3, [r4, #16]
 8005f0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d0a2      	beq.n	8005e5a <_printf_float+0xa2>
 8005f14:	232d      	movs	r3, #45	@ 0x2d
 8005f16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f1a:	e79e      	b.n	8005e5a <_printf_float+0xa2>
 8005f1c:	9a06      	ldr	r2, [sp, #24]
 8005f1e:	2a47      	cmp	r2, #71	@ 0x47
 8005f20:	d1c2      	bne.n	8005ea8 <_printf_float+0xf0>
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1c0      	bne.n	8005ea8 <_printf_float+0xf0>
 8005f26:	2301      	movs	r3, #1
 8005f28:	e7bd      	b.n	8005ea6 <_printf_float+0xee>
 8005f2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f2e:	d9db      	bls.n	8005ee8 <_printf_float+0x130>
 8005f30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f34:	d118      	bne.n	8005f68 <_printf_float+0x1b0>
 8005f36:	2900      	cmp	r1, #0
 8005f38:	6863      	ldr	r3, [r4, #4]
 8005f3a:	dd0b      	ble.n	8005f54 <_printf_float+0x19c>
 8005f3c:	6121      	str	r1, [r4, #16]
 8005f3e:	b913      	cbnz	r3, 8005f46 <_printf_float+0x18e>
 8005f40:	6822      	ldr	r2, [r4, #0]
 8005f42:	07d0      	lsls	r0, r2, #31
 8005f44:	d502      	bpl.n	8005f4c <_printf_float+0x194>
 8005f46:	3301      	adds	r3, #1
 8005f48:	440b      	add	r3, r1
 8005f4a:	6123      	str	r3, [r4, #16]
 8005f4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005f4e:	f04f 0900 	mov.w	r9, #0
 8005f52:	e7db      	b.n	8005f0c <_printf_float+0x154>
 8005f54:	b913      	cbnz	r3, 8005f5c <_printf_float+0x1a4>
 8005f56:	6822      	ldr	r2, [r4, #0]
 8005f58:	07d2      	lsls	r2, r2, #31
 8005f5a:	d501      	bpl.n	8005f60 <_printf_float+0x1a8>
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	e7f4      	b.n	8005f4a <_printf_float+0x192>
 8005f60:	2301      	movs	r3, #1
 8005f62:	e7f2      	b.n	8005f4a <_printf_float+0x192>
 8005f64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f6a:	4299      	cmp	r1, r3
 8005f6c:	db05      	blt.n	8005f7a <_printf_float+0x1c2>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	6121      	str	r1, [r4, #16]
 8005f72:	07d8      	lsls	r0, r3, #31
 8005f74:	d5ea      	bpl.n	8005f4c <_printf_float+0x194>
 8005f76:	1c4b      	adds	r3, r1, #1
 8005f78:	e7e7      	b.n	8005f4a <_printf_float+0x192>
 8005f7a:	2900      	cmp	r1, #0
 8005f7c:	bfd4      	ite	le
 8005f7e:	f1c1 0202 	rsble	r2, r1, #2
 8005f82:	2201      	movgt	r2, #1
 8005f84:	4413      	add	r3, r2
 8005f86:	e7e0      	b.n	8005f4a <_printf_float+0x192>
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	055a      	lsls	r2, r3, #21
 8005f8c:	d407      	bmi.n	8005f9e <_printf_float+0x1e6>
 8005f8e:	6923      	ldr	r3, [r4, #16]
 8005f90:	4642      	mov	r2, r8
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	47b8      	blx	r7
 8005f98:	3001      	adds	r0, #1
 8005f9a:	d12b      	bne.n	8005ff4 <_printf_float+0x23c>
 8005f9c:	e767      	b.n	8005e6e <_printf_float+0xb6>
 8005f9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005fa2:	f240 80dd 	bls.w	8006160 <_printf_float+0x3a8>
 8005fa6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005faa:	2200      	movs	r2, #0
 8005fac:	2300      	movs	r3, #0
 8005fae:	f7fa fd93 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fb2:	2800      	cmp	r0, #0
 8005fb4:	d033      	beq.n	800601e <_printf_float+0x266>
 8005fb6:	4a37      	ldr	r2, [pc, #220]	@ (8006094 <_printf_float+0x2dc>)
 8005fb8:	2301      	movs	r3, #1
 8005fba:	4631      	mov	r1, r6
 8005fbc:	4628      	mov	r0, r5
 8005fbe:	47b8      	blx	r7
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	f43f af54 	beq.w	8005e6e <_printf_float+0xb6>
 8005fc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005fca:	4543      	cmp	r3, r8
 8005fcc:	db02      	blt.n	8005fd4 <_printf_float+0x21c>
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	07d8      	lsls	r0, r3, #31
 8005fd2:	d50f      	bpl.n	8005ff4 <_printf_float+0x23c>
 8005fd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4628      	mov	r0, r5
 8005fdc:	47b8      	blx	r7
 8005fde:	3001      	adds	r0, #1
 8005fe0:	f43f af45 	beq.w	8005e6e <_printf_float+0xb6>
 8005fe4:	f04f 0900 	mov.w	r9, #0
 8005fe8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005fec:	f104 0a1a 	add.w	sl, r4, #26
 8005ff0:	45c8      	cmp	r8, r9
 8005ff2:	dc09      	bgt.n	8006008 <_printf_float+0x250>
 8005ff4:	6823      	ldr	r3, [r4, #0]
 8005ff6:	079b      	lsls	r3, r3, #30
 8005ff8:	f100 8103 	bmi.w	8006202 <_printf_float+0x44a>
 8005ffc:	68e0      	ldr	r0, [r4, #12]
 8005ffe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006000:	4298      	cmp	r0, r3
 8006002:	bfb8      	it	lt
 8006004:	4618      	movlt	r0, r3
 8006006:	e734      	b.n	8005e72 <_printf_float+0xba>
 8006008:	2301      	movs	r3, #1
 800600a:	4652      	mov	r2, sl
 800600c:	4631      	mov	r1, r6
 800600e:	4628      	mov	r0, r5
 8006010:	47b8      	blx	r7
 8006012:	3001      	adds	r0, #1
 8006014:	f43f af2b 	beq.w	8005e6e <_printf_float+0xb6>
 8006018:	f109 0901 	add.w	r9, r9, #1
 800601c:	e7e8      	b.n	8005ff0 <_printf_float+0x238>
 800601e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006020:	2b00      	cmp	r3, #0
 8006022:	dc39      	bgt.n	8006098 <_printf_float+0x2e0>
 8006024:	4a1b      	ldr	r2, [pc, #108]	@ (8006094 <_printf_float+0x2dc>)
 8006026:	2301      	movs	r3, #1
 8006028:	4631      	mov	r1, r6
 800602a:	4628      	mov	r0, r5
 800602c:	47b8      	blx	r7
 800602e:	3001      	adds	r0, #1
 8006030:	f43f af1d 	beq.w	8005e6e <_printf_float+0xb6>
 8006034:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006038:	ea59 0303 	orrs.w	r3, r9, r3
 800603c:	d102      	bne.n	8006044 <_printf_float+0x28c>
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	07d9      	lsls	r1, r3, #31
 8006042:	d5d7      	bpl.n	8005ff4 <_printf_float+0x23c>
 8006044:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006048:	4631      	mov	r1, r6
 800604a:	4628      	mov	r0, r5
 800604c:	47b8      	blx	r7
 800604e:	3001      	adds	r0, #1
 8006050:	f43f af0d 	beq.w	8005e6e <_printf_float+0xb6>
 8006054:	f04f 0a00 	mov.w	sl, #0
 8006058:	f104 0b1a 	add.w	fp, r4, #26
 800605c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800605e:	425b      	negs	r3, r3
 8006060:	4553      	cmp	r3, sl
 8006062:	dc01      	bgt.n	8006068 <_printf_float+0x2b0>
 8006064:	464b      	mov	r3, r9
 8006066:	e793      	b.n	8005f90 <_printf_float+0x1d8>
 8006068:	2301      	movs	r3, #1
 800606a:	465a      	mov	r2, fp
 800606c:	4631      	mov	r1, r6
 800606e:	4628      	mov	r0, r5
 8006070:	47b8      	blx	r7
 8006072:	3001      	adds	r0, #1
 8006074:	f43f aefb 	beq.w	8005e6e <_printf_float+0xb6>
 8006078:	f10a 0a01 	add.w	sl, sl, #1
 800607c:	e7ee      	b.n	800605c <_printf_float+0x2a4>
 800607e:	bf00      	nop
 8006080:	7fefffff 	.word	0x7fefffff
 8006084:	08008e2c 	.word	0x08008e2c
 8006088:	08008e30 	.word	0x08008e30
 800608c:	08008e34 	.word	0x08008e34
 8006090:	08008e38 	.word	0x08008e38
 8006094:	08008e3c 	.word	0x08008e3c
 8006098:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800609a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800609e:	4553      	cmp	r3, sl
 80060a0:	bfa8      	it	ge
 80060a2:	4653      	movge	r3, sl
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	4699      	mov	r9, r3
 80060a8:	dc36      	bgt.n	8006118 <_printf_float+0x360>
 80060aa:	f04f 0b00 	mov.w	fp, #0
 80060ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060b2:	f104 021a 	add.w	r2, r4, #26
 80060b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80060b8:	9306      	str	r3, [sp, #24]
 80060ba:	eba3 0309 	sub.w	r3, r3, r9
 80060be:	455b      	cmp	r3, fp
 80060c0:	dc31      	bgt.n	8006126 <_printf_float+0x36e>
 80060c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060c4:	459a      	cmp	sl, r3
 80060c6:	dc3a      	bgt.n	800613e <_printf_float+0x386>
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	07da      	lsls	r2, r3, #31
 80060cc:	d437      	bmi.n	800613e <_printf_float+0x386>
 80060ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060d0:	ebaa 0903 	sub.w	r9, sl, r3
 80060d4:	9b06      	ldr	r3, [sp, #24]
 80060d6:	ebaa 0303 	sub.w	r3, sl, r3
 80060da:	4599      	cmp	r9, r3
 80060dc:	bfa8      	it	ge
 80060de:	4699      	movge	r9, r3
 80060e0:	f1b9 0f00 	cmp.w	r9, #0
 80060e4:	dc33      	bgt.n	800614e <_printf_float+0x396>
 80060e6:	f04f 0800 	mov.w	r8, #0
 80060ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060ee:	f104 0b1a 	add.w	fp, r4, #26
 80060f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f4:	ebaa 0303 	sub.w	r3, sl, r3
 80060f8:	eba3 0309 	sub.w	r3, r3, r9
 80060fc:	4543      	cmp	r3, r8
 80060fe:	f77f af79 	ble.w	8005ff4 <_printf_float+0x23c>
 8006102:	2301      	movs	r3, #1
 8006104:	465a      	mov	r2, fp
 8006106:	4631      	mov	r1, r6
 8006108:	4628      	mov	r0, r5
 800610a:	47b8      	blx	r7
 800610c:	3001      	adds	r0, #1
 800610e:	f43f aeae 	beq.w	8005e6e <_printf_float+0xb6>
 8006112:	f108 0801 	add.w	r8, r8, #1
 8006116:	e7ec      	b.n	80060f2 <_printf_float+0x33a>
 8006118:	4642      	mov	r2, r8
 800611a:	4631      	mov	r1, r6
 800611c:	4628      	mov	r0, r5
 800611e:	47b8      	blx	r7
 8006120:	3001      	adds	r0, #1
 8006122:	d1c2      	bne.n	80060aa <_printf_float+0x2f2>
 8006124:	e6a3      	b.n	8005e6e <_printf_float+0xb6>
 8006126:	2301      	movs	r3, #1
 8006128:	4631      	mov	r1, r6
 800612a:	4628      	mov	r0, r5
 800612c:	9206      	str	r2, [sp, #24]
 800612e:	47b8      	blx	r7
 8006130:	3001      	adds	r0, #1
 8006132:	f43f ae9c 	beq.w	8005e6e <_printf_float+0xb6>
 8006136:	9a06      	ldr	r2, [sp, #24]
 8006138:	f10b 0b01 	add.w	fp, fp, #1
 800613c:	e7bb      	b.n	80060b6 <_printf_float+0x2fe>
 800613e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006142:	4631      	mov	r1, r6
 8006144:	4628      	mov	r0, r5
 8006146:	47b8      	blx	r7
 8006148:	3001      	adds	r0, #1
 800614a:	d1c0      	bne.n	80060ce <_printf_float+0x316>
 800614c:	e68f      	b.n	8005e6e <_printf_float+0xb6>
 800614e:	9a06      	ldr	r2, [sp, #24]
 8006150:	464b      	mov	r3, r9
 8006152:	4442      	add	r2, r8
 8006154:	4631      	mov	r1, r6
 8006156:	4628      	mov	r0, r5
 8006158:	47b8      	blx	r7
 800615a:	3001      	adds	r0, #1
 800615c:	d1c3      	bne.n	80060e6 <_printf_float+0x32e>
 800615e:	e686      	b.n	8005e6e <_printf_float+0xb6>
 8006160:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006164:	f1ba 0f01 	cmp.w	sl, #1
 8006168:	dc01      	bgt.n	800616e <_printf_float+0x3b6>
 800616a:	07db      	lsls	r3, r3, #31
 800616c:	d536      	bpl.n	80061dc <_printf_float+0x424>
 800616e:	2301      	movs	r3, #1
 8006170:	4642      	mov	r2, r8
 8006172:	4631      	mov	r1, r6
 8006174:	4628      	mov	r0, r5
 8006176:	47b8      	blx	r7
 8006178:	3001      	adds	r0, #1
 800617a:	f43f ae78 	beq.w	8005e6e <_printf_float+0xb6>
 800617e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006182:	4631      	mov	r1, r6
 8006184:	4628      	mov	r0, r5
 8006186:	47b8      	blx	r7
 8006188:	3001      	adds	r0, #1
 800618a:	f43f ae70 	beq.w	8005e6e <_printf_float+0xb6>
 800618e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006192:	2200      	movs	r2, #0
 8006194:	2300      	movs	r3, #0
 8006196:	f10a 3aff 	add.w	sl, sl, #4294967295
 800619a:	f7fa fc9d 	bl	8000ad8 <__aeabi_dcmpeq>
 800619e:	b9c0      	cbnz	r0, 80061d2 <_printf_float+0x41a>
 80061a0:	4653      	mov	r3, sl
 80061a2:	f108 0201 	add.w	r2, r8, #1
 80061a6:	4631      	mov	r1, r6
 80061a8:	4628      	mov	r0, r5
 80061aa:	47b8      	blx	r7
 80061ac:	3001      	adds	r0, #1
 80061ae:	d10c      	bne.n	80061ca <_printf_float+0x412>
 80061b0:	e65d      	b.n	8005e6e <_printf_float+0xb6>
 80061b2:	2301      	movs	r3, #1
 80061b4:	465a      	mov	r2, fp
 80061b6:	4631      	mov	r1, r6
 80061b8:	4628      	mov	r0, r5
 80061ba:	47b8      	blx	r7
 80061bc:	3001      	adds	r0, #1
 80061be:	f43f ae56 	beq.w	8005e6e <_printf_float+0xb6>
 80061c2:	f108 0801 	add.w	r8, r8, #1
 80061c6:	45d0      	cmp	r8, sl
 80061c8:	dbf3      	blt.n	80061b2 <_printf_float+0x3fa>
 80061ca:	464b      	mov	r3, r9
 80061cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80061d0:	e6df      	b.n	8005f92 <_printf_float+0x1da>
 80061d2:	f04f 0800 	mov.w	r8, #0
 80061d6:	f104 0b1a 	add.w	fp, r4, #26
 80061da:	e7f4      	b.n	80061c6 <_printf_float+0x40e>
 80061dc:	2301      	movs	r3, #1
 80061de:	4642      	mov	r2, r8
 80061e0:	e7e1      	b.n	80061a6 <_printf_float+0x3ee>
 80061e2:	2301      	movs	r3, #1
 80061e4:	464a      	mov	r2, r9
 80061e6:	4631      	mov	r1, r6
 80061e8:	4628      	mov	r0, r5
 80061ea:	47b8      	blx	r7
 80061ec:	3001      	adds	r0, #1
 80061ee:	f43f ae3e 	beq.w	8005e6e <_printf_float+0xb6>
 80061f2:	f108 0801 	add.w	r8, r8, #1
 80061f6:	68e3      	ldr	r3, [r4, #12]
 80061f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061fa:	1a5b      	subs	r3, r3, r1
 80061fc:	4543      	cmp	r3, r8
 80061fe:	dcf0      	bgt.n	80061e2 <_printf_float+0x42a>
 8006200:	e6fc      	b.n	8005ffc <_printf_float+0x244>
 8006202:	f04f 0800 	mov.w	r8, #0
 8006206:	f104 0919 	add.w	r9, r4, #25
 800620a:	e7f4      	b.n	80061f6 <_printf_float+0x43e>

0800620c <_printf_common>:
 800620c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006210:	4616      	mov	r6, r2
 8006212:	4698      	mov	r8, r3
 8006214:	688a      	ldr	r2, [r1, #8]
 8006216:	690b      	ldr	r3, [r1, #16]
 8006218:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800621c:	4293      	cmp	r3, r2
 800621e:	bfb8      	it	lt
 8006220:	4613      	movlt	r3, r2
 8006222:	6033      	str	r3, [r6, #0]
 8006224:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006228:	4607      	mov	r7, r0
 800622a:	460c      	mov	r4, r1
 800622c:	b10a      	cbz	r2, 8006232 <_printf_common+0x26>
 800622e:	3301      	adds	r3, #1
 8006230:	6033      	str	r3, [r6, #0]
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	0699      	lsls	r1, r3, #26
 8006236:	bf42      	ittt	mi
 8006238:	6833      	ldrmi	r3, [r6, #0]
 800623a:	3302      	addmi	r3, #2
 800623c:	6033      	strmi	r3, [r6, #0]
 800623e:	6825      	ldr	r5, [r4, #0]
 8006240:	f015 0506 	ands.w	r5, r5, #6
 8006244:	d106      	bne.n	8006254 <_printf_common+0x48>
 8006246:	f104 0a19 	add.w	sl, r4, #25
 800624a:	68e3      	ldr	r3, [r4, #12]
 800624c:	6832      	ldr	r2, [r6, #0]
 800624e:	1a9b      	subs	r3, r3, r2
 8006250:	42ab      	cmp	r3, r5
 8006252:	dc26      	bgt.n	80062a2 <_printf_common+0x96>
 8006254:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006258:	6822      	ldr	r2, [r4, #0]
 800625a:	3b00      	subs	r3, #0
 800625c:	bf18      	it	ne
 800625e:	2301      	movne	r3, #1
 8006260:	0692      	lsls	r2, r2, #26
 8006262:	d42b      	bmi.n	80062bc <_printf_common+0xb0>
 8006264:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006268:	4641      	mov	r1, r8
 800626a:	4638      	mov	r0, r7
 800626c:	47c8      	blx	r9
 800626e:	3001      	adds	r0, #1
 8006270:	d01e      	beq.n	80062b0 <_printf_common+0xa4>
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	6922      	ldr	r2, [r4, #16]
 8006276:	f003 0306 	and.w	r3, r3, #6
 800627a:	2b04      	cmp	r3, #4
 800627c:	bf02      	ittt	eq
 800627e:	68e5      	ldreq	r5, [r4, #12]
 8006280:	6833      	ldreq	r3, [r6, #0]
 8006282:	1aed      	subeq	r5, r5, r3
 8006284:	68a3      	ldr	r3, [r4, #8]
 8006286:	bf0c      	ite	eq
 8006288:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800628c:	2500      	movne	r5, #0
 800628e:	4293      	cmp	r3, r2
 8006290:	bfc4      	itt	gt
 8006292:	1a9b      	subgt	r3, r3, r2
 8006294:	18ed      	addgt	r5, r5, r3
 8006296:	2600      	movs	r6, #0
 8006298:	341a      	adds	r4, #26
 800629a:	42b5      	cmp	r5, r6
 800629c:	d11a      	bne.n	80062d4 <_printf_common+0xc8>
 800629e:	2000      	movs	r0, #0
 80062a0:	e008      	b.n	80062b4 <_printf_common+0xa8>
 80062a2:	2301      	movs	r3, #1
 80062a4:	4652      	mov	r2, sl
 80062a6:	4641      	mov	r1, r8
 80062a8:	4638      	mov	r0, r7
 80062aa:	47c8      	blx	r9
 80062ac:	3001      	adds	r0, #1
 80062ae:	d103      	bne.n	80062b8 <_printf_common+0xac>
 80062b0:	f04f 30ff 	mov.w	r0, #4294967295
 80062b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b8:	3501      	adds	r5, #1
 80062ba:	e7c6      	b.n	800624a <_printf_common+0x3e>
 80062bc:	18e1      	adds	r1, r4, r3
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	2030      	movs	r0, #48	@ 0x30
 80062c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062c6:	4422      	add	r2, r4
 80062c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062d0:	3302      	adds	r3, #2
 80062d2:	e7c7      	b.n	8006264 <_printf_common+0x58>
 80062d4:	2301      	movs	r3, #1
 80062d6:	4622      	mov	r2, r4
 80062d8:	4641      	mov	r1, r8
 80062da:	4638      	mov	r0, r7
 80062dc:	47c8      	blx	r9
 80062de:	3001      	adds	r0, #1
 80062e0:	d0e6      	beq.n	80062b0 <_printf_common+0xa4>
 80062e2:	3601      	adds	r6, #1
 80062e4:	e7d9      	b.n	800629a <_printf_common+0x8e>
	...

080062e8 <_printf_i>:
 80062e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062ec:	7e0f      	ldrb	r7, [r1, #24]
 80062ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062f0:	2f78      	cmp	r7, #120	@ 0x78
 80062f2:	4691      	mov	r9, r2
 80062f4:	4680      	mov	r8, r0
 80062f6:	460c      	mov	r4, r1
 80062f8:	469a      	mov	sl, r3
 80062fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062fe:	d807      	bhi.n	8006310 <_printf_i+0x28>
 8006300:	2f62      	cmp	r7, #98	@ 0x62
 8006302:	d80a      	bhi.n	800631a <_printf_i+0x32>
 8006304:	2f00      	cmp	r7, #0
 8006306:	f000 80d2 	beq.w	80064ae <_printf_i+0x1c6>
 800630a:	2f58      	cmp	r7, #88	@ 0x58
 800630c:	f000 80b9 	beq.w	8006482 <_printf_i+0x19a>
 8006310:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006314:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006318:	e03a      	b.n	8006390 <_printf_i+0xa8>
 800631a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800631e:	2b15      	cmp	r3, #21
 8006320:	d8f6      	bhi.n	8006310 <_printf_i+0x28>
 8006322:	a101      	add	r1, pc, #4	@ (adr r1, 8006328 <_printf_i+0x40>)
 8006324:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006328:	08006381 	.word	0x08006381
 800632c:	08006395 	.word	0x08006395
 8006330:	08006311 	.word	0x08006311
 8006334:	08006311 	.word	0x08006311
 8006338:	08006311 	.word	0x08006311
 800633c:	08006311 	.word	0x08006311
 8006340:	08006395 	.word	0x08006395
 8006344:	08006311 	.word	0x08006311
 8006348:	08006311 	.word	0x08006311
 800634c:	08006311 	.word	0x08006311
 8006350:	08006311 	.word	0x08006311
 8006354:	08006495 	.word	0x08006495
 8006358:	080063bf 	.word	0x080063bf
 800635c:	0800644f 	.word	0x0800644f
 8006360:	08006311 	.word	0x08006311
 8006364:	08006311 	.word	0x08006311
 8006368:	080064b7 	.word	0x080064b7
 800636c:	08006311 	.word	0x08006311
 8006370:	080063bf 	.word	0x080063bf
 8006374:	08006311 	.word	0x08006311
 8006378:	08006311 	.word	0x08006311
 800637c:	08006457 	.word	0x08006457
 8006380:	6833      	ldr	r3, [r6, #0]
 8006382:	1d1a      	adds	r2, r3, #4
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	6032      	str	r2, [r6, #0]
 8006388:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800638c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006390:	2301      	movs	r3, #1
 8006392:	e09d      	b.n	80064d0 <_printf_i+0x1e8>
 8006394:	6833      	ldr	r3, [r6, #0]
 8006396:	6820      	ldr	r0, [r4, #0]
 8006398:	1d19      	adds	r1, r3, #4
 800639a:	6031      	str	r1, [r6, #0]
 800639c:	0606      	lsls	r6, r0, #24
 800639e:	d501      	bpl.n	80063a4 <_printf_i+0xbc>
 80063a0:	681d      	ldr	r5, [r3, #0]
 80063a2:	e003      	b.n	80063ac <_printf_i+0xc4>
 80063a4:	0645      	lsls	r5, r0, #25
 80063a6:	d5fb      	bpl.n	80063a0 <_printf_i+0xb8>
 80063a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063ac:	2d00      	cmp	r5, #0
 80063ae:	da03      	bge.n	80063b8 <_printf_i+0xd0>
 80063b0:	232d      	movs	r3, #45	@ 0x2d
 80063b2:	426d      	negs	r5, r5
 80063b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063b8:	4859      	ldr	r0, [pc, #356]	@ (8006520 <_printf_i+0x238>)
 80063ba:	230a      	movs	r3, #10
 80063bc:	e011      	b.n	80063e2 <_printf_i+0xfa>
 80063be:	6821      	ldr	r1, [r4, #0]
 80063c0:	6833      	ldr	r3, [r6, #0]
 80063c2:	0608      	lsls	r0, r1, #24
 80063c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80063c8:	d402      	bmi.n	80063d0 <_printf_i+0xe8>
 80063ca:	0649      	lsls	r1, r1, #25
 80063cc:	bf48      	it	mi
 80063ce:	b2ad      	uxthmi	r5, r5
 80063d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80063d2:	4853      	ldr	r0, [pc, #332]	@ (8006520 <_printf_i+0x238>)
 80063d4:	6033      	str	r3, [r6, #0]
 80063d6:	bf14      	ite	ne
 80063d8:	230a      	movne	r3, #10
 80063da:	2308      	moveq	r3, #8
 80063dc:	2100      	movs	r1, #0
 80063de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063e2:	6866      	ldr	r6, [r4, #4]
 80063e4:	60a6      	str	r6, [r4, #8]
 80063e6:	2e00      	cmp	r6, #0
 80063e8:	bfa2      	ittt	ge
 80063ea:	6821      	ldrge	r1, [r4, #0]
 80063ec:	f021 0104 	bicge.w	r1, r1, #4
 80063f0:	6021      	strge	r1, [r4, #0]
 80063f2:	b90d      	cbnz	r5, 80063f8 <_printf_i+0x110>
 80063f4:	2e00      	cmp	r6, #0
 80063f6:	d04b      	beq.n	8006490 <_printf_i+0x1a8>
 80063f8:	4616      	mov	r6, r2
 80063fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80063fe:	fb03 5711 	mls	r7, r3, r1, r5
 8006402:	5dc7      	ldrb	r7, [r0, r7]
 8006404:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006408:	462f      	mov	r7, r5
 800640a:	42bb      	cmp	r3, r7
 800640c:	460d      	mov	r5, r1
 800640e:	d9f4      	bls.n	80063fa <_printf_i+0x112>
 8006410:	2b08      	cmp	r3, #8
 8006412:	d10b      	bne.n	800642c <_printf_i+0x144>
 8006414:	6823      	ldr	r3, [r4, #0]
 8006416:	07df      	lsls	r7, r3, #31
 8006418:	d508      	bpl.n	800642c <_printf_i+0x144>
 800641a:	6923      	ldr	r3, [r4, #16]
 800641c:	6861      	ldr	r1, [r4, #4]
 800641e:	4299      	cmp	r1, r3
 8006420:	bfde      	ittt	le
 8006422:	2330      	movle	r3, #48	@ 0x30
 8006424:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006428:	f106 36ff 	addle.w	r6, r6, #4294967295
 800642c:	1b92      	subs	r2, r2, r6
 800642e:	6122      	str	r2, [r4, #16]
 8006430:	f8cd a000 	str.w	sl, [sp]
 8006434:	464b      	mov	r3, r9
 8006436:	aa03      	add	r2, sp, #12
 8006438:	4621      	mov	r1, r4
 800643a:	4640      	mov	r0, r8
 800643c:	f7ff fee6 	bl	800620c <_printf_common>
 8006440:	3001      	adds	r0, #1
 8006442:	d14a      	bne.n	80064da <_printf_i+0x1f2>
 8006444:	f04f 30ff 	mov.w	r0, #4294967295
 8006448:	b004      	add	sp, #16
 800644a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	f043 0320 	orr.w	r3, r3, #32
 8006454:	6023      	str	r3, [r4, #0]
 8006456:	4833      	ldr	r0, [pc, #204]	@ (8006524 <_printf_i+0x23c>)
 8006458:	2778      	movs	r7, #120	@ 0x78
 800645a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	6831      	ldr	r1, [r6, #0]
 8006462:	061f      	lsls	r7, r3, #24
 8006464:	f851 5b04 	ldr.w	r5, [r1], #4
 8006468:	d402      	bmi.n	8006470 <_printf_i+0x188>
 800646a:	065f      	lsls	r7, r3, #25
 800646c:	bf48      	it	mi
 800646e:	b2ad      	uxthmi	r5, r5
 8006470:	6031      	str	r1, [r6, #0]
 8006472:	07d9      	lsls	r1, r3, #31
 8006474:	bf44      	itt	mi
 8006476:	f043 0320 	orrmi.w	r3, r3, #32
 800647a:	6023      	strmi	r3, [r4, #0]
 800647c:	b11d      	cbz	r5, 8006486 <_printf_i+0x19e>
 800647e:	2310      	movs	r3, #16
 8006480:	e7ac      	b.n	80063dc <_printf_i+0xf4>
 8006482:	4827      	ldr	r0, [pc, #156]	@ (8006520 <_printf_i+0x238>)
 8006484:	e7e9      	b.n	800645a <_printf_i+0x172>
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	f023 0320 	bic.w	r3, r3, #32
 800648c:	6023      	str	r3, [r4, #0]
 800648e:	e7f6      	b.n	800647e <_printf_i+0x196>
 8006490:	4616      	mov	r6, r2
 8006492:	e7bd      	b.n	8006410 <_printf_i+0x128>
 8006494:	6833      	ldr	r3, [r6, #0]
 8006496:	6825      	ldr	r5, [r4, #0]
 8006498:	6961      	ldr	r1, [r4, #20]
 800649a:	1d18      	adds	r0, r3, #4
 800649c:	6030      	str	r0, [r6, #0]
 800649e:	062e      	lsls	r6, r5, #24
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	d501      	bpl.n	80064a8 <_printf_i+0x1c0>
 80064a4:	6019      	str	r1, [r3, #0]
 80064a6:	e002      	b.n	80064ae <_printf_i+0x1c6>
 80064a8:	0668      	lsls	r0, r5, #25
 80064aa:	d5fb      	bpl.n	80064a4 <_printf_i+0x1bc>
 80064ac:	8019      	strh	r1, [r3, #0]
 80064ae:	2300      	movs	r3, #0
 80064b0:	6123      	str	r3, [r4, #16]
 80064b2:	4616      	mov	r6, r2
 80064b4:	e7bc      	b.n	8006430 <_printf_i+0x148>
 80064b6:	6833      	ldr	r3, [r6, #0]
 80064b8:	1d1a      	adds	r2, r3, #4
 80064ba:	6032      	str	r2, [r6, #0]
 80064bc:	681e      	ldr	r6, [r3, #0]
 80064be:	6862      	ldr	r2, [r4, #4]
 80064c0:	2100      	movs	r1, #0
 80064c2:	4630      	mov	r0, r6
 80064c4:	f7f9 fe8c 	bl	80001e0 <memchr>
 80064c8:	b108      	cbz	r0, 80064ce <_printf_i+0x1e6>
 80064ca:	1b80      	subs	r0, r0, r6
 80064cc:	6060      	str	r0, [r4, #4]
 80064ce:	6863      	ldr	r3, [r4, #4]
 80064d0:	6123      	str	r3, [r4, #16]
 80064d2:	2300      	movs	r3, #0
 80064d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064d8:	e7aa      	b.n	8006430 <_printf_i+0x148>
 80064da:	6923      	ldr	r3, [r4, #16]
 80064dc:	4632      	mov	r2, r6
 80064de:	4649      	mov	r1, r9
 80064e0:	4640      	mov	r0, r8
 80064e2:	47d0      	blx	sl
 80064e4:	3001      	adds	r0, #1
 80064e6:	d0ad      	beq.n	8006444 <_printf_i+0x15c>
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	079b      	lsls	r3, r3, #30
 80064ec:	d413      	bmi.n	8006516 <_printf_i+0x22e>
 80064ee:	68e0      	ldr	r0, [r4, #12]
 80064f0:	9b03      	ldr	r3, [sp, #12]
 80064f2:	4298      	cmp	r0, r3
 80064f4:	bfb8      	it	lt
 80064f6:	4618      	movlt	r0, r3
 80064f8:	e7a6      	b.n	8006448 <_printf_i+0x160>
 80064fa:	2301      	movs	r3, #1
 80064fc:	4632      	mov	r2, r6
 80064fe:	4649      	mov	r1, r9
 8006500:	4640      	mov	r0, r8
 8006502:	47d0      	blx	sl
 8006504:	3001      	adds	r0, #1
 8006506:	d09d      	beq.n	8006444 <_printf_i+0x15c>
 8006508:	3501      	adds	r5, #1
 800650a:	68e3      	ldr	r3, [r4, #12]
 800650c:	9903      	ldr	r1, [sp, #12]
 800650e:	1a5b      	subs	r3, r3, r1
 8006510:	42ab      	cmp	r3, r5
 8006512:	dcf2      	bgt.n	80064fa <_printf_i+0x212>
 8006514:	e7eb      	b.n	80064ee <_printf_i+0x206>
 8006516:	2500      	movs	r5, #0
 8006518:	f104 0619 	add.w	r6, r4, #25
 800651c:	e7f5      	b.n	800650a <_printf_i+0x222>
 800651e:	bf00      	nop
 8006520:	08008e3e 	.word	0x08008e3e
 8006524:	08008e4f 	.word	0x08008e4f

08006528 <std>:
 8006528:	2300      	movs	r3, #0
 800652a:	b510      	push	{r4, lr}
 800652c:	4604      	mov	r4, r0
 800652e:	e9c0 3300 	strd	r3, r3, [r0]
 8006532:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006536:	6083      	str	r3, [r0, #8]
 8006538:	8181      	strh	r1, [r0, #12]
 800653a:	6643      	str	r3, [r0, #100]	@ 0x64
 800653c:	81c2      	strh	r2, [r0, #14]
 800653e:	6183      	str	r3, [r0, #24]
 8006540:	4619      	mov	r1, r3
 8006542:	2208      	movs	r2, #8
 8006544:	305c      	adds	r0, #92	@ 0x5c
 8006546:	f000 f8f4 	bl	8006732 <memset>
 800654a:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <std+0x58>)
 800654c:	6263      	str	r3, [r4, #36]	@ 0x24
 800654e:	4b0d      	ldr	r3, [pc, #52]	@ (8006584 <std+0x5c>)
 8006550:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006552:	4b0d      	ldr	r3, [pc, #52]	@ (8006588 <std+0x60>)
 8006554:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006556:	4b0d      	ldr	r3, [pc, #52]	@ (800658c <std+0x64>)
 8006558:	6323      	str	r3, [r4, #48]	@ 0x30
 800655a:	4b0d      	ldr	r3, [pc, #52]	@ (8006590 <std+0x68>)
 800655c:	6224      	str	r4, [r4, #32]
 800655e:	429c      	cmp	r4, r3
 8006560:	d006      	beq.n	8006570 <std+0x48>
 8006562:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006566:	4294      	cmp	r4, r2
 8006568:	d002      	beq.n	8006570 <std+0x48>
 800656a:	33d0      	adds	r3, #208	@ 0xd0
 800656c:	429c      	cmp	r4, r3
 800656e:	d105      	bne.n	800657c <std+0x54>
 8006570:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006578:	f000 b958 	b.w	800682c <__retarget_lock_init_recursive>
 800657c:	bd10      	pop	{r4, pc}
 800657e:	bf00      	nop
 8006580:	080066ad 	.word	0x080066ad
 8006584:	080066cf 	.word	0x080066cf
 8006588:	08006707 	.word	0x08006707
 800658c:	0800672b 	.word	0x0800672b
 8006590:	200004cc 	.word	0x200004cc

08006594 <stdio_exit_handler>:
 8006594:	4a02      	ldr	r2, [pc, #8]	@ (80065a0 <stdio_exit_handler+0xc>)
 8006596:	4903      	ldr	r1, [pc, #12]	@ (80065a4 <stdio_exit_handler+0x10>)
 8006598:	4803      	ldr	r0, [pc, #12]	@ (80065a8 <stdio_exit_handler+0x14>)
 800659a:	f000 b869 	b.w	8006670 <_fwalk_sglue>
 800659e:	bf00      	nop
 80065a0:	20000018 	.word	0x20000018
 80065a4:	08007edd 	.word	0x08007edd
 80065a8:	20000028 	.word	0x20000028

080065ac <cleanup_stdio>:
 80065ac:	6841      	ldr	r1, [r0, #4]
 80065ae:	4b0c      	ldr	r3, [pc, #48]	@ (80065e0 <cleanup_stdio+0x34>)
 80065b0:	4299      	cmp	r1, r3
 80065b2:	b510      	push	{r4, lr}
 80065b4:	4604      	mov	r4, r0
 80065b6:	d001      	beq.n	80065bc <cleanup_stdio+0x10>
 80065b8:	f001 fc90 	bl	8007edc <_fflush_r>
 80065bc:	68a1      	ldr	r1, [r4, #8]
 80065be:	4b09      	ldr	r3, [pc, #36]	@ (80065e4 <cleanup_stdio+0x38>)
 80065c0:	4299      	cmp	r1, r3
 80065c2:	d002      	beq.n	80065ca <cleanup_stdio+0x1e>
 80065c4:	4620      	mov	r0, r4
 80065c6:	f001 fc89 	bl	8007edc <_fflush_r>
 80065ca:	68e1      	ldr	r1, [r4, #12]
 80065cc:	4b06      	ldr	r3, [pc, #24]	@ (80065e8 <cleanup_stdio+0x3c>)
 80065ce:	4299      	cmp	r1, r3
 80065d0:	d004      	beq.n	80065dc <cleanup_stdio+0x30>
 80065d2:	4620      	mov	r0, r4
 80065d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065d8:	f001 bc80 	b.w	8007edc <_fflush_r>
 80065dc:	bd10      	pop	{r4, pc}
 80065de:	bf00      	nop
 80065e0:	200004cc 	.word	0x200004cc
 80065e4:	20000534 	.word	0x20000534
 80065e8:	2000059c 	.word	0x2000059c

080065ec <global_stdio_init.part.0>:
 80065ec:	b510      	push	{r4, lr}
 80065ee:	4b0b      	ldr	r3, [pc, #44]	@ (800661c <global_stdio_init.part.0+0x30>)
 80065f0:	4c0b      	ldr	r4, [pc, #44]	@ (8006620 <global_stdio_init.part.0+0x34>)
 80065f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006624 <global_stdio_init.part.0+0x38>)
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	4620      	mov	r0, r4
 80065f8:	2200      	movs	r2, #0
 80065fa:	2104      	movs	r1, #4
 80065fc:	f7ff ff94 	bl	8006528 <std>
 8006600:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006604:	2201      	movs	r2, #1
 8006606:	2109      	movs	r1, #9
 8006608:	f7ff ff8e 	bl	8006528 <std>
 800660c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006610:	2202      	movs	r2, #2
 8006612:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006616:	2112      	movs	r1, #18
 8006618:	f7ff bf86 	b.w	8006528 <std>
 800661c:	20000604 	.word	0x20000604
 8006620:	200004cc 	.word	0x200004cc
 8006624:	08006595 	.word	0x08006595

08006628 <__sfp_lock_acquire>:
 8006628:	4801      	ldr	r0, [pc, #4]	@ (8006630 <__sfp_lock_acquire+0x8>)
 800662a:	f000 b900 	b.w	800682e <__retarget_lock_acquire_recursive>
 800662e:	bf00      	nop
 8006630:	2000060d 	.word	0x2000060d

08006634 <__sfp_lock_release>:
 8006634:	4801      	ldr	r0, [pc, #4]	@ (800663c <__sfp_lock_release+0x8>)
 8006636:	f000 b8fb 	b.w	8006830 <__retarget_lock_release_recursive>
 800663a:	bf00      	nop
 800663c:	2000060d 	.word	0x2000060d

08006640 <__sinit>:
 8006640:	b510      	push	{r4, lr}
 8006642:	4604      	mov	r4, r0
 8006644:	f7ff fff0 	bl	8006628 <__sfp_lock_acquire>
 8006648:	6a23      	ldr	r3, [r4, #32]
 800664a:	b11b      	cbz	r3, 8006654 <__sinit+0x14>
 800664c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006650:	f7ff bff0 	b.w	8006634 <__sfp_lock_release>
 8006654:	4b04      	ldr	r3, [pc, #16]	@ (8006668 <__sinit+0x28>)
 8006656:	6223      	str	r3, [r4, #32]
 8006658:	4b04      	ldr	r3, [pc, #16]	@ (800666c <__sinit+0x2c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1f5      	bne.n	800664c <__sinit+0xc>
 8006660:	f7ff ffc4 	bl	80065ec <global_stdio_init.part.0>
 8006664:	e7f2      	b.n	800664c <__sinit+0xc>
 8006666:	bf00      	nop
 8006668:	080065ad 	.word	0x080065ad
 800666c:	20000604 	.word	0x20000604

08006670 <_fwalk_sglue>:
 8006670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006674:	4607      	mov	r7, r0
 8006676:	4688      	mov	r8, r1
 8006678:	4614      	mov	r4, r2
 800667a:	2600      	movs	r6, #0
 800667c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006680:	f1b9 0901 	subs.w	r9, r9, #1
 8006684:	d505      	bpl.n	8006692 <_fwalk_sglue+0x22>
 8006686:	6824      	ldr	r4, [r4, #0]
 8006688:	2c00      	cmp	r4, #0
 800668a:	d1f7      	bne.n	800667c <_fwalk_sglue+0xc>
 800668c:	4630      	mov	r0, r6
 800668e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006692:	89ab      	ldrh	r3, [r5, #12]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d907      	bls.n	80066a8 <_fwalk_sglue+0x38>
 8006698:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800669c:	3301      	adds	r3, #1
 800669e:	d003      	beq.n	80066a8 <_fwalk_sglue+0x38>
 80066a0:	4629      	mov	r1, r5
 80066a2:	4638      	mov	r0, r7
 80066a4:	47c0      	blx	r8
 80066a6:	4306      	orrs	r6, r0
 80066a8:	3568      	adds	r5, #104	@ 0x68
 80066aa:	e7e9      	b.n	8006680 <_fwalk_sglue+0x10>

080066ac <__sread>:
 80066ac:	b510      	push	{r4, lr}
 80066ae:	460c      	mov	r4, r1
 80066b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b4:	f000 f86c 	bl	8006790 <_read_r>
 80066b8:	2800      	cmp	r0, #0
 80066ba:	bfab      	itete	ge
 80066bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066be:	89a3      	ldrhlt	r3, [r4, #12]
 80066c0:	181b      	addge	r3, r3, r0
 80066c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066c6:	bfac      	ite	ge
 80066c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066ca:	81a3      	strhlt	r3, [r4, #12]
 80066cc:	bd10      	pop	{r4, pc}

080066ce <__swrite>:
 80066ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d2:	461f      	mov	r7, r3
 80066d4:	898b      	ldrh	r3, [r1, #12]
 80066d6:	05db      	lsls	r3, r3, #23
 80066d8:	4605      	mov	r5, r0
 80066da:	460c      	mov	r4, r1
 80066dc:	4616      	mov	r6, r2
 80066de:	d505      	bpl.n	80066ec <__swrite+0x1e>
 80066e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e4:	2302      	movs	r3, #2
 80066e6:	2200      	movs	r2, #0
 80066e8:	f000 f840 	bl	800676c <_lseek_r>
 80066ec:	89a3      	ldrh	r3, [r4, #12]
 80066ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066f6:	81a3      	strh	r3, [r4, #12]
 80066f8:	4632      	mov	r2, r6
 80066fa:	463b      	mov	r3, r7
 80066fc:	4628      	mov	r0, r5
 80066fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006702:	f000 b857 	b.w	80067b4 <_write_r>

08006706 <__sseek>:
 8006706:	b510      	push	{r4, lr}
 8006708:	460c      	mov	r4, r1
 800670a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800670e:	f000 f82d 	bl	800676c <_lseek_r>
 8006712:	1c43      	adds	r3, r0, #1
 8006714:	89a3      	ldrh	r3, [r4, #12]
 8006716:	bf15      	itete	ne
 8006718:	6560      	strne	r0, [r4, #84]	@ 0x54
 800671a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800671e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006722:	81a3      	strheq	r3, [r4, #12]
 8006724:	bf18      	it	ne
 8006726:	81a3      	strhne	r3, [r4, #12]
 8006728:	bd10      	pop	{r4, pc}

0800672a <__sclose>:
 800672a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800672e:	f000 b80d 	b.w	800674c <_close_r>

08006732 <memset>:
 8006732:	4402      	add	r2, r0
 8006734:	4603      	mov	r3, r0
 8006736:	4293      	cmp	r3, r2
 8006738:	d100      	bne.n	800673c <memset+0xa>
 800673a:	4770      	bx	lr
 800673c:	f803 1b01 	strb.w	r1, [r3], #1
 8006740:	e7f9      	b.n	8006736 <memset+0x4>
	...

08006744 <_localeconv_r>:
 8006744:	4800      	ldr	r0, [pc, #0]	@ (8006748 <_localeconv_r+0x4>)
 8006746:	4770      	bx	lr
 8006748:	20000164 	.word	0x20000164

0800674c <_close_r>:
 800674c:	b538      	push	{r3, r4, r5, lr}
 800674e:	4d06      	ldr	r5, [pc, #24]	@ (8006768 <_close_r+0x1c>)
 8006750:	2300      	movs	r3, #0
 8006752:	4604      	mov	r4, r0
 8006754:	4608      	mov	r0, r1
 8006756:	602b      	str	r3, [r5, #0]
 8006758:	f7fb ff5e 	bl	8002618 <_close>
 800675c:	1c43      	adds	r3, r0, #1
 800675e:	d102      	bne.n	8006766 <_close_r+0x1a>
 8006760:	682b      	ldr	r3, [r5, #0]
 8006762:	b103      	cbz	r3, 8006766 <_close_r+0x1a>
 8006764:	6023      	str	r3, [r4, #0]
 8006766:	bd38      	pop	{r3, r4, r5, pc}
 8006768:	20000608 	.word	0x20000608

0800676c <_lseek_r>:
 800676c:	b538      	push	{r3, r4, r5, lr}
 800676e:	4d07      	ldr	r5, [pc, #28]	@ (800678c <_lseek_r+0x20>)
 8006770:	4604      	mov	r4, r0
 8006772:	4608      	mov	r0, r1
 8006774:	4611      	mov	r1, r2
 8006776:	2200      	movs	r2, #0
 8006778:	602a      	str	r2, [r5, #0]
 800677a:	461a      	mov	r2, r3
 800677c:	f7fb ff73 	bl	8002666 <_lseek>
 8006780:	1c43      	adds	r3, r0, #1
 8006782:	d102      	bne.n	800678a <_lseek_r+0x1e>
 8006784:	682b      	ldr	r3, [r5, #0]
 8006786:	b103      	cbz	r3, 800678a <_lseek_r+0x1e>
 8006788:	6023      	str	r3, [r4, #0]
 800678a:	bd38      	pop	{r3, r4, r5, pc}
 800678c:	20000608 	.word	0x20000608

08006790 <_read_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	4d07      	ldr	r5, [pc, #28]	@ (80067b0 <_read_r+0x20>)
 8006794:	4604      	mov	r4, r0
 8006796:	4608      	mov	r0, r1
 8006798:	4611      	mov	r1, r2
 800679a:	2200      	movs	r2, #0
 800679c:	602a      	str	r2, [r5, #0]
 800679e:	461a      	mov	r2, r3
 80067a0:	f7fb ff01 	bl	80025a6 <_read>
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	d102      	bne.n	80067ae <_read_r+0x1e>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	b103      	cbz	r3, 80067ae <_read_r+0x1e>
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	20000608 	.word	0x20000608

080067b4 <_write_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4d07      	ldr	r5, [pc, #28]	@ (80067d4 <_write_r+0x20>)
 80067b8:	4604      	mov	r4, r0
 80067ba:	4608      	mov	r0, r1
 80067bc:	4611      	mov	r1, r2
 80067be:	2200      	movs	r2, #0
 80067c0:	602a      	str	r2, [r5, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	f7fb ff0c 	bl	80025e0 <_write>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_write_r+0x1e>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_write_r+0x1e>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	20000608 	.word	0x20000608

080067d8 <__errno>:
 80067d8:	4b01      	ldr	r3, [pc, #4]	@ (80067e0 <__errno+0x8>)
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	20000024 	.word	0x20000024

080067e4 <__libc_init_array>:
 80067e4:	b570      	push	{r4, r5, r6, lr}
 80067e6:	4d0d      	ldr	r5, [pc, #52]	@ (800681c <__libc_init_array+0x38>)
 80067e8:	4c0d      	ldr	r4, [pc, #52]	@ (8006820 <__libc_init_array+0x3c>)
 80067ea:	1b64      	subs	r4, r4, r5
 80067ec:	10a4      	asrs	r4, r4, #2
 80067ee:	2600      	movs	r6, #0
 80067f0:	42a6      	cmp	r6, r4
 80067f2:	d109      	bne.n	8006808 <__libc_init_array+0x24>
 80067f4:	4d0b      	ldr	r5, [pc, #44]	@ (8006824 <__libc_init_array+0x40>)
 80067f6:	4c0c      	ldr	r4, [pc, #48]	@ (8006828 <__libc_init_array+0x44>)
 80067f8:	f001 fef8 	bl	80085ec <_init>
 80067fc:	1b64      	subs	r4, r4, r5
 80067fe:	10a4      	asrs	r4, r4, #2
 8006800:	2600      	movs	r6, #0
 8006802:	42a6      	cmp	r6, r4
 8006804:	d105      	bne.n	8006812 <__libc_init_array+0x2e>
 8006806:	bd70      	pop	{r4, r5, r6, pc}
 8006808:	f855 3b04 	ldr.w	r3, [r5], #4
 800680c:	4798      	blx	r3
 800680e:	3601      	adds	r6, #1
 8006810:	e7ee      	b.n	80067f0 <__libc_init_array+0xc>
 8006812:	f855 3b04 	ldr.w	r3, [r5], #4
 8006816:	4798      	blx	r3
 8006818:	3601      	adds	r6, #1
 800681a:	e7f2      	b.n	8006802 <__libc_init_array+0x1e>
 800681c:	080091a8 	.word	0x080091a8
 8006820:	080091a8 	.word	0x080091a8
 8006824:	080091a8 	.word	0x080091a8
 8006828:	080091ac 	.word	0x080091ac

0800682c <__retarget_lock_init_recursive>:
 800682c:	4770      	bx	lr

0800682e <__retarget_lock_acquire_recursive>:
 800682e:	4770      	bx	lr

08006830 <__retarget_lock_release_recursive>:
 8006830:	4770      	bx	lr

08006832 <quorem>:
 8006832:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006836:	6903      	ldr	r3, [r0, #16]
 8006838:	690c      	ldr	r4, [r1, #16]
 800683a:	42a3      	cmp	r3, r4
 800683c:	4607      	mov	r7, r0
 800683e:	db7e      	blt.n	800693e <quorem+0x10c>
 8006840:	3c01      	subs	r4, #1
 8006842:	f101 0814 	add.w	r8, r1, #20
 8006846:	00a3      	lsls	r3, r4, #2
 8006848:	f100 0514 	add.w	r5, r0, #20
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006852:	9301      	str	r3, [sp, #4]
 8006854:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006858:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800685c:	3301      	adds	r3, #1
 800685e:	429a      	cmp	r2, r3
 8006860:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006864:	fbb2 f6f3 	udiv	r6, r2, r3
 8006868:	d32e      	bcc.n	80068c8 <quorem+0x96>
 800686a:	f04f 0a00 	mov.w	sl, #0
 800686e:	46c4      	mov	ip, r8
 8006870:	46ae      	mov	lr, r5
 8006872:	46d3      	mov	fp, sl
 8006874:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006878:	b298      	uxth	r0, r3
 800687a:	fb06 a000 	mla	r0, r6, r0, sl
 800687e:	0c02      	lsrs	r2, r0, #16
 8006880:	0c1b      	lsrs	r3, r3, #16
 8006882:	fb06 2303 	mla	r3, r6, r3, r2
 8006886:	f8de 2000 	ldr.w	r2, [lr]
 800688a:	b280      	uxth	r0, r0
 800688c:	b292      	uxth	r2, r2
 800688e:	1a12      	subs	r2, r2, r0
 8006890:	445a      	add	r2, fp
 8006892:	f8de 0000 	ldr.w	r0, [lr]
 8006896:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800689a:	b29b      	uxth	r3, r3
 800689c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80068a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80068a4:	b292      	uxth	r2, r2
 80068a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80068aa:	45e1      	cmp	r9, ip
 80068ac:	f84e 2b04 	str.w	r2, [lr], #4
 80068b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80068b4:	d2de      	bcs.n	8006874 <quorem+0x42>
 80068b6:	9b00      	ldr	r3, [sp, #0]
 80068b8:	58eb      	ldr	r3, [r5, r3]
 80068ba:	b92b      	cbnz	r3, 80068c8 <quorem+0x96>
 80068bc:	9b01      	ldr	r3, [sp, #4]
 80068be:	3b04      	subs	r3, #4
 80068c0:	429d      	cmp	r5, r3
 80068c2:	461a      	mov	r2, r3
 80068c4:	d32f      	bcc.n	8006926 <quorem+0xf4>
 80068c6:	613c      	str	r4, [r7, #16]
 80068c8:	4638      	mov	r0, r7
 80068ca:	f001 f97b 	bl	8007bc4 <__mcmp>
 80068ce:	2800      	cmp	r0, #0
 80068d0:	db25      	blt.n	800691e <quorem+0xec>
 80068d2:	4629      	mov	r1, r5
 80068d4:	2000      	movs	r0, #0
 80068d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80068da:	f8d1 c000 	ldr.w	ip, [r1]
 80068de:	fa1f fe82 	uxth.w	lr, r2
 80068e2:	fa1f f38c 	uxth.w	r3, ip
 80068e6:	eba3 030e 	sub.w	r3, r3, lr
 80068ea:	4403      	add	r3, r0
 80068ec:	0c12      	lsrs	r2, r2, #16
 80068ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80068f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068fc:	45c1      	cmp	r9, r8
 80068fe:	f841 3b04 	str.w	r3, [r1], #4
 8006902:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006906:	d2e6      	bcs.n	80068d6 <quorem+0xa4>
 8006908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800690c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006910:	b922      	cbnz	r2, 800691c <quorem+0xea>
 8006912:	3b04      	subs	r3, #4
 8006914:	429d      	cmp	r5, r3
 8006916:	461a      	mov	r2, r3
 8006918:	d30b      	bcc.n	8006932 <quorem+0x100>
 800691a:	613c      	str	r4, [r7, #16]
 800691c:	3601      	adds	r6, #1
 800691e:	4630      	mov	r0, r6
 8006920:	b003      	add	sp, #12
 8006922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006926:	6812      	ldr	r2, [r2, #0]
 8006928:	3b04      	subs	r3, #4
 800692a:	2a00      	cmp	r2, #0
 800692c:	d1cb      	bne.n	80068c6 <quorem+0x94>
 800692e:	3c01      	subs	r4, #1
 8006930:	e7c6      	b.n	80068c0 <quorem+0x8e>
 8006932:	6812      	ldr	r2, [r2, #0]
 8006934:	3b04      	subs	r3, #4
 8006936:	2a00      	cmp	r2, #0
 8006938:	d1ef      	bne.n	800691a <quorem+0xe8>
 800693a:	3c01      	subs	r4, #1
 800693c:	e7ea      	b.n	8006914 <quorem+0xe2>
 800693e:	2000      	movs	r0, #0
 8006940:	e7ee      	b.n	8006920 <quorem+0xee>
 8006942:	0000      	movs	r0, r0
 8006944:	0000      	movs	r0, r0
	...

08006948 <_dtoa_r>:
 8006948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694c:	69c7      	ldr	r7, [r0, #28]
 800694e:	b099      	sub	sp, #100	@ 0x64
 8006950:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006954:	ec55 4b10 	vmov	r4, r5, d0
 8006958:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800695a:	9109      	str	r1, [sp, #36]	@ 0x24
 800695c:	4683      	mov	fp, r0
 800695e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006960:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006962:	b97f      	cbnz	r7, 8006984 <_dtoa_r+0x3c>
 8006964:	2010      	movs	r0, #16
 8006966:	f000 fdfd 	bl	8007564 <malloc>
 800696a:	4602      	mov	r2, r0
 800696c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006970:	b920      	cbnz	r0, 800697c <_dtoa_r+0x34>
 8006972:	4ba7      	ldr	r3, [pc, #668]	@ (8006c10 <_dtoa_r+0x2c8>)
 8006974:	21ef      	movs	r1, #239	@ 0xef
 8006976:	48a7      	ldr	r0, [pc, #668]	@ (8006c14 <_dtoa_r+0x2cc>)
 8006978:	f001 faf6 	bl	8007f68 <__assert_func>
 800697c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006980:	6007      	str	r7, [r0, #0]
 8006982:	60c7      	str	r7, [r0, #12]
 8006984:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006988:	6819      	ldr	r1, [r3, #0]
 800698a:	b159      	cbz	r1, 80069a4 <_dtoa_r+0x5c>
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	604a      	str	r2, [r1, #4]
 8006990:	2301      	movs	r3, #1
 8006992:	4093      	lsls	r3, r2
 8006994:	608b      	str	r3, [r1, #8]
 8006996:	4658      	mov	r0, fp
 8006998:	f000 feda 	bl	8007750 <_Bfree>
 800699c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80069a0:	2200      	movs	r2, #0
 80069a2:	601a      	str	r2, [r3, #0]
 80069a4:	1e2b      	subs	r3, r5, #0
 80069a6:	bfb9      	ittee	lt
 80069a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80069ac:	9303      	strlt	r3, [sp, #12]
 80069ae:	2300      	movge	r3, #0
 80069b0:	6033      	strge	r3, [r6, #0]
 80069b2:	9f03      	ldr	r7, [sp, #12]
 80069b4:	4b98      	ldr	r3, [pc, #608]	@ (8006c18 <_dtoa_r+0x2d0>)
 80069b6:	bfbc      	itt	lt
 80069b8:	2201      	movlt	r2, #1
 80069ba:	6032      	strlt	r2, [r6, #0]
 80069bc:	43bb      	bics	r3, r7
 80069be:	d112      	bne.n	80069e6 <_dtoa_r+0x9e>
 80069c0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80069c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80069c6:	6013      	str	r3, [r2, #0]
 80069c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80069cc:	4323      	orrs	r3, r4
 80069ce:	f000 854d 	beq.w	800746c <_dtoa_r+0xb24>
 80069d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069d4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006c2c <_dtoa_r+0x2e4>
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f000 854f 	beq.w	800747c <_dtoa_r+0xb34>
 80069de:	f10a 0303 	add.w	r3, sl, #3
 80069e2:	f000 bd49 	b.w	8007478 <_dtoa_r+0xb30>
 80069e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069ea:	2200      	movs	r2, #0
 80069ec:	ec51 0b17 	vmov	r0, r1, d7
 80069f0:	2300      	movs	r3, #0
 80069f2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80069f6:	f7fa f86f 	bl	8000ad8 <__aeabi_dcmpeq>
 80069fa:	4680      	mov	r8, r0
 80069fc:	b158      	cbz	r0, 8006a16 <_dtoa_r+0xce>
 80069fe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006a00:	2301      	movs	r3, #1
 8006a02:	6013      	str	r3, [r2, #0]
 8006a04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006a06:	b113      	cbz	r3, 8006a0e <_dtoa_r+0xc6>
 8006a08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006a0a:	4b84      	ldr	r3, [pc, #528]	@ (8006c1c <_dtoa_r+0x2d4>)
 8006a0c:	6013      	str	r3, [r2, #0]
 8006a0e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006c30 <_dtoa_r+0x2e8>
 8006a12:	f000 bd33 	b.w	800747c <_dtoa_r+0xb34>
 8006a16:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006a1a:	aa16      	add	r2, sp, #88	@ 0x58
 8006a1c:	a917      	add	r1, sp, #92	@ 0x5c
 8006a1e:	4658      	mov	r0, fp
 8006a20:	f001 f980 	bl	8007d24 <__d2b>
 8006a24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006a28:	4681      	mov	r9, r0
 8006a2a:	2e00      	cmp	r6, #0
 8006a2c:	d077      	beq.n	8006b1e <_dtoa_r+0x1d6>
 8006a2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a30:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006a40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006a44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006a48:	4619      	mov	r1, r3
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	4b74      	ldr	r3, [pc, #464]	@ (8006c20 <_dtoa_r+0x2d8>)
 8006a4e:	f7f9 fc23 	bl	8000298 <__aeabi_dsub>
 8006a52:	a369      	add	r3, pc, #420	@ (adr r3, 8006bf8 <_dtoa_r+0x2b0>)
 8006a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a58:	f7f9 fdd6 	bl	8000608 <__aeabi_dmul>
 8006a5c:	a368      	add	r3, pc, #416	@ (adr r3, 8006c00 <_dtoa_r+0x2b8>)
 8006a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a62:	f7f9 fc1b 	bl	800029c <__adddf3>
 8006a66:	4604      	mov	r4, r0
 8006a68:	4630      	mov	r0, r6
 8006a6a:	460d      	mov	r5, r1
 8006a6c:	f7f9 fd62 	bl	8000534 <__aeabi_i2d>
 8006a70:	a365      	add	r3, pc, #404	@ (adr r3, 8006c08 <_dtoa_r+0x2c0>)
 8006a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a76:	f7f9 fdc7 	bl	8000608 <__aeabi_dmul>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	4620      	mov	r0, r4
 8006a80:	4629      	mov	r1, r5
 8006a82:	f7f9 fc0b 	bl	800029c <__adddf3>
 8006a86:	4604      	mov	r4, r0
 8006a88:	460d      	mov	r5, r1
 8006a8a:	f7fa f86d 	bl	8000b68 <__aeabi_d2iz>
 8006a8e:	2200      	movs	r2, #0
 8006a90:	4607      	mov	r7, r0
 8006a92:	2300      	movs	r3, #0
 8006a94:	4620      	mov	r0, r4
 8006a96:	4629      	mov	r1, r5
 8006a98:	f7fa f828 	bl	8000aec <__aeabi_dcmplt>
 8006a9c:	b140      	cbz	r0, 8006ab0 <_dtoa_r+0x168>
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	f7f9 fd48 	bl	8000534 <__aeabi_i2d>
 8006aa4:	4622      	mov	r2, r4
 8006aa6:	462b      	mov	r3, r5
 8006aa8:	f7fa f816 	bl	8000ad8 <__aeabi_dcmpeq>
 8006aac:	b900      	cbnz	r0, 8006ab0 <_dtoa_r+0x168>
 8006aae:	3f01      	subs	r7, #1
 8006ab0:	2f16      	cmp	r7, #22
 8006ab2:	d851      	bhi.n	8006b58 <_dtoa_r+0x210>
 8006ab4:	4b5b      	ldr	r3, [pc, #364]	@ (8006c24 <_dtoa_r+0x2dc>)
 8006ab6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ac2:	f7fa f813 	bl	8000aec <__aeabi_dcmplt>
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d048      	beq.n	8006b5c <_dtoa_r+0x214>
 8006aca:	3f01      	subs	r7, #1
 8006acc:	2300      	movs	r3, #0
 8006ace:	9312      	str	r3, [sp, #72]	@ 0x48
 8006ad0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006ad2:	1b9b      	subs	r3, r3, r6
 8006ad4:	1e5a      	subs	r2, r3, #1
 8006ad6:	bf44      	itt	mi
 8006ad8:	f1c3 0801 	rsbmi	r8, r3, #1
 8006adc:	2300      	movmi	r3, #0
 8006ade:	9208      	str	r2, [sp, #32]
 8006ae0:	bf54      	ite	pl
 8006ae2:	f04f 0800 	movpl.w	r8, #0
 8006ae6:	9308      	strmi	r3, [sp, #32]
 8006ae8:	2f00      	cmp	r7, #0
 8006aea:	db39      	blt.n	8006b60 <_dtoa_r+0x218>
 8006aec:	9b08      	ldr	r3, [sp, #32]
 8006aee:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006af0:	443b      	add	r3, r7
 8006af2:	9308      	str	r3, [sp, #32]
 8006af4:	2300      	movs	r3, #0
 8006af6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006afa:	2b09      	cmp	r3, #9
 8006afc:	d864      	bhi.n	8006bc8 <_dtoa_r+0x280>
 8006afe:	2b05      	cmp	r3, #5
 8006b00:	bfc4      	itt	gt
 8006b02:	3b04      	subgt	r3, #4
 8006b04:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b08:	f1a3 0302 	sub.w	r3, r3, #2
 8006b0c:	bfcc      	ite	gt
 8006b0e:	2400      	movgt	r4, #0
 8006b10:	2401      	movle	r4, #1
 8006b12:	2b03      	cmp	r3, #3
 8006b14:	d863      	bhi.n	8006bde <_dtoa_r+0x296>
 8006b16:	e8df f003 	tbb	[pc, r3]
 8006b1a:	372a      	.short	0x372a
 8006b1c:	5535      	.short	0x5535
 8006b1e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006b22:	441e      	add	r6, r3
 8006b24:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b28:	2b20      	cmp	r3, #32
 8006b2a:	bfc1      	itttt	gt
 8006b2c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b30:	409f      	lslgt	r7, r3
 8006b32:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b36:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006b3a:	bfd6      	itet	le
 8006b3c:	f1c3 0320 	rsble	r3, r3, #32
 8006b40:	ea47 0003 	orrgt.w	r0, r7, r3
 8006b44:	fa04 f003 	lslle.w	r0, r4, r3
 8006b48:	f7f9 fce4 	bl	8000514 <__aeabi_ui2d>
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006b52:	3e01      	subs	r6, #1
 8006b54:	9214      	str	r2, [sp, #80]	@ 0x50
 8006b56:	e777      	b.n	8006a48 <_dtoa_r+0x100>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e7b8      	b.n	8006ace <_dtoa_r+0x186>
 8006b5c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006b5e:	e7b7      	b.n	8006ad0 <_dtoa_r+0x188>
 8006b60:	427b      	negs	r3, r7
 8006b62:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b64:	2300      	movs	r3, #0
 8006b66:	eba8 0807 	sub.w	r8, r8, r7
 8006b6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006b6c:	e7c4      	b.n	8006af8 <_dtoa_r+0x1b0>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	dc35      	bgt.n	8006be4 <_dtoa_r+0x29c>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	9307      	str	r3, [sp, #28]
 8006b7e:	461a      	mov	r2, r3
 8006b80:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b82:	e00b      	b.n	8006b9c <_dtoa_r+0x254>
 8006b84:	2301      	movs	r3, #1
 8006b86:	e7f3      	b.n	8006b70 <_dtoa_r+0x228>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b8e:	18fb      	adds	r3, r7, r3
 8006b90:	9300      	str	r3, [sp, #0]
 8006b92:	3301      	adds	r3, #1
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	9307      	str	r3, [sp, #28]
 8006b98:	bfb8      	it	lt
 8006b9a:	2301      	movlt	r3, #1
 8006b9c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	2204      	movs	r2, #4
 8006ba4:	f102 0514 	add.w	r5, r2, #20
 8006ba8:	429d      	cmp	r5, r3
 8006baa:	d91f      	bls.n	8006bec <_dtoa_r+0x2a4>
 8006bac:	6041      	str	r1, [r0, #4]
 8006bae:	4658      	mov	r0, fp
 8006bb0:	f000 fd8e 	bl	80076d0 <_Balloc>
 8006bb4:	4682      	mov	sl, r0
 8006bb6:	2800      	cmp	r0, #0
 8006bb8:	d13c      	bne.n	8006c34 <_dtoa_r+0x2ec>
 8006bba:	4b1b      	ldr	r3, [pc, #108]	@ (8006c28 <_dtoa_r+0x2e0>)
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	f240 11af 	movw	r1, #431	@ 0x1af
 8006bc2:	e6d8      	b.n	8006976 <_dtoa_r+0x2e>
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e7e0      	b.n	8006b8a <_dtoa_r+0x242>
 8006bc8:	2401      	movs	r4, #1
 8006bca:	2300      	movs	r3, #0
 8006bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bce:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	9307      	str	r3, [sp, #28]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	2312      	movs	r3, #18
 8006bdc:	e7d0      	b.n	8006b80 <_dtoa_r+0x238>
 8006bde:	2301      	movs	r3, #1
 8006be0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006be2:	e7f5      	b.n	8006bd0 <_dtoa_r+0x288>
 8006be4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006be6:	9300      	str	r3, [sp, #0]
 8006be8:	9307      	str	r3, [sp, #28]
 8006bea:	e7d7      	b.n	8006b9c <_dtoa_r+0x254>
 8006bec:	3101      	adds	r1, #1
 8006bee:	0052      	lsls	r2, r2, #1
 8006bf0:	e7d8      	b.n	8006ba4 <_dtoa_r+0x25c>
 8006bf2:	bf00      	nop
 8006bf4:	f3af 8000 	nop.w
 8006bf8:	636f4361 	.word	0x636f4361
 8006bfc:	3fd287a7 	.word	0x3fd287a7
 8006c00:	8b60c8b3 	.word	0x8b60c8b3
 8006c04:	3fc68a28 	.word	0x3fc68a28
 8006c08:	509f79fb 	.word	0x509f79fb
 8006c0c:	3fd34413 	.word	0x3fd34413
 8006c10:	08008e6d 	.word	0x08008e6d
 8006c14:	08008e84 	.word	0x08008e84
 8006c18:	7ff00000 	.word	0x7ff00000
 8006c1c:	08008e3d 	.word	0x08008e3d
 8006c20:	3ff80000 	.word	0x3ff80000
 8006c24:	08008f80 	.word	0x08008f80
 8006c28:	08008edc 	.word	0x08008edc
 8006c2c:	08008e69 	.word	0x08008e69
 8006c30:	08008e3c 	.word	0x08008e3c
 8006c34:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c38:	6018      	str	r0, [r3, #0]
 8006c3a:	9b07      	ldr	r3, [sp, #28]
 8006c3c:	2b0e      	cmp	r3, #14
 8006c3e:	f200 80a4 	bhi.w	8006d8a <_dtoa_r+0x442>
 8006c42:	2c00      	cmp	r4, #0
 8006c44:	f000 80a1 	beq.w	8006d8a <_dtoa_r+0x442>
 8006c48:	2f00      	cmp	r7, #0
 8006c4a:	dd33      	ble.n	8006cb4 <_dtoa_r+0x36c>
 8006c4c:	4bad      	ldr	r3, [pc, #692]	@ (8006f04 <_dtoa_r+0x5bc>)
 8006c4e:	f007 020f 	and.w	r2, r7, #15
 8006c52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c56:	ed93 7b00 	vldr	d7, [r3]
 8006c5a:	05f8      	lsls	r0, r7, #23
 8006c5c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006c60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006c64:	d516      	bpl.n	8006c94 <_dtoa_r+0x34c>
 8006c66:	4ba8      	ldr	r3, [pc, #672]	@ (8006f08 <_dtoa_r+0x5c0>)
 8006c68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c70:	f7f9 fdf4 	bl	800085c <__aeabi_ddiv>
 8006c74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c78:	f004 040f 	and.w	r4, r4, #15
 8006c7c:	2603      	movs	r6, #3
 8006c7e:	4da2      	ldr	r5, [pc, #648]	@ (8006f08 <_dtoa_r+0x5c0>)
 8006c80:	b954      	cbnz	r4, 8006c98 <_dtoa_r+0x350>
 8006c82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c8a:	f7f9 fde7 	bl	800085c <__aeabi_ddiv>
 8006c8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c92:	e028      	b.n	8006ce6 <_dtoa_r+0x39e>
 8006c94:	2602      	movs	r6, #2
 8006c96:	e7f2      	b.n	8006c7e <_dtoa_r+0x336>
 8006c98:	07e1      	lsls	r1, r4, #31
 8006c9a:	d508      	bpl.n	8006cae <_dtoa_r+0x366>
 8006c9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ca0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ca4:	f7f9 fcb0 	bl	8000608 <__aeabi_dmul>
 8006ca8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cac:	3601      	adds	r6, #1
 8006cae:	1064      	asrs	r4, r4, #1
 8006cb0:	3508      	adds	r5, #8
 8006cb2:	e7e5      	b.n	8006c80 <_dtoa_r+0x338>
 8006cb4:	f000 80d2 	beq.w	8006e5c <_dtoa_r+0x514>
 8006cb8:	427c      	negs	r4, r7
 8006cba:	4b92      	ldr	r3, [pc, #584]	@ (8006f04 <_dtoa_r+0x5bc>)
 8006cbc:	4d92      	ldr	r5, [pc, #584]	@ (8006f08 <_dtoa_r+0x5c0>)
 8006cbe:	f004 020f 	and.w	r2, r4, #15
 8006cc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cce:	f7f9 fc9b 	bl	8000608 <__aeabi_dmul>
 8006cd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cd6:	1124      	asrs	r4, r4, #4
 8006cd8:	2300      	movs	r3, #0
 8006cda:	2602      	movs	r6, #2
 8006cdc:	2c00      	cmp	r4, #0
 8006cde:	f040 80b2 	bne.w	8006e46 <_dtoa_r+0x4fe>
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d1d3      	bne.n	8006c8e <_dtoa_r+0x346>
 8006ce6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ce8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	f000 80b7 	beq.w	8006e60 <_dtoa_r+0x518>
 8006cf2:	4b86      	ldr	r3, [pc, #536]	@ (8006f0c <_dtoa_r+0x5c4>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	4629      	mov	r1, r5
 8006cfa:	f7f9 fef7 	bl	8000aec <__aeabi_dcmplt>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	f000 80ae 	beq.w	8006e60 <_dtoa_r+0x518>
 8006d04:	9b07      	ldr	r3, [sp, #28]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f000 80aa 	beq.w	8006e60 <_dtoa_r+0x518>
 8006d0c:	9b00      	ldr	r3, [sp, #0]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	dd37      	ble.n	8006d82 <_dtoa_r+0x43a>
 8006d12:	1e7b      	subs	r3, r7, #1
 8006d14:	9304      	str	r3, [sp, #16]
 8006d16:	4620      	mov	r0, r4
 8006d18:	4b7d      	ldr	r3, [pc, #500]	@ (8006f10 <_dtoa_r+0x5c8>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	4629      	mov	r1, r5
 8006d1e:	f7f9 fc73 	bl	8000608 <__aeabi_dmul>
 8006d22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d26:	9c00      	ldr	r4, [sp, #0]
 8006d28:	3601      	adds	r6, #1
 8006d2a:	4630      	mov	r0, r6
 8006d2c:	f7f9 fc02 	bl	8000534 <__aeabi_i2d>
 8006d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d34:	f7f9 fc68 	bl	8000608 <__aeabi_dmul>
 8006d38:	4b76      	ldr	r3, [pc, #472]	@ (8006f14 <_dtoa_r+0x5cc>)
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f7f9 faae 	bl	800029c <__adddf3>
 8006d40:	4605      	mov	r5, r0
 8006d42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006d46:	2c00      	cmp	r4, #0
 8006d48:	f040 808d 	bne.w	8006e66 <_dtoa_r+0x51e>
 8006d4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d50:	4b71      	ldr	r3, [pc, #452]	@ (8006f18 <_dtoa_r+0x5d0>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	f7f9 faa0 	bl	8000298 <__aeabi_dsub>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d60:	462a      	mov	r2, r5
 8006d62:	4633      	mov	r3, r6
 8006d64:	f7f9 fee0 	bl	8000b28 <__aeabi_dcmpgt>
 8006d68:	2800      	cmp	r0, #0
 8006d6a:	f040 828b 	bne.w	8007284 <_dtoa_r+0x93c>
 8006d6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d72:	462a      	mov	r2, r5
 8006d74:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006d78:	f7f9 feb8 	bl	8000aec <__aeabi_dcmplt>
 8006d7c:	2800      	cmp	r0, #0
 8006d7e:	f040 8128 	bne.w	8006fd2 <_dtoa_r+0x68a>
 8006d82:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006d86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006d8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f2c0 815a 	blt.w	8007046 <_dtoa_r+0x6fe>
 8006d92:	2f0e      	cmp	r7, #14
 8006d94:	f300 8157 	bgt.w	8007046 <_dtoa_r+0x6fe>
 8006d98:	4b5a      	ldr	r3, [pc, #360]	@ (8006f04 <_dtoa_r+0x5bc>)
 8006d9a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d9e:	ed93 7b00 	vldr	d7, [r3]
 8006da2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	ed8d 7b00 	vstr	d7, [sp]
 8006daa:	da03      	bge.n	8006db4 <_dtoa_r+0x46c>
 8006dac:	9b07      	ldr	r3, [sp, #28]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	f340 8101 	ble.w	8006fb6 <_dtoa_r+0x66e>
 8006db4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006db8:	4656      	mov	r6, sl
 8006dba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	f7f9 fd4b 	bl	800085c <__aeabi_ddiv>
 8006dc6:	f7f9 fecf 	bl	8000b68 <__aeabi_d2iz>
 8006dca:	4680      	mov	r8, r0
 8006dcc:	f7f9 fbb2 	bl	8000534 <__aeabi_i2d>
 8006dd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dd4:	f7f9 fc18 	bl	8000608 <__aeabi_dmul>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4620      	mov	r0, r4
 8006dde:	4629      	mov	r1, r5
 8006de0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006de4:	f7f9 fa58 	bl	8000298 <__aeabi_dsub>
 8006de8:	f806 4b01 	strb.w	r4, [r6], #1
 8006dec:	9d07      	ldr	r5, [sp, #28]
 8006dee:	eba6 040a 	sub.w	r4, r6, sl
 8006df2:	42a5      	cmp	r5, r4
 8006df4:	4602      	mov	r2, r0
 8006df6:	460b      	mov	r3, r1
 8006df8:	f040 8117 	bne.w	800702a <_dtoa_r+0x6e2>
 8006dfc:	f7f9 fa4e 	bl	800029c <__adddf3>
 8006e00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e04:	4604      	mov	r4, r0
 8006e06:	460d      	mov	r5, r1
 8006e08:	f7f9 fe8e 	bl	8000b28 <__aeabi_dcmpgt>
 8006e0c:	2800      	cmp	r0, #0
 8006e0e:	f040 80f9 	bne.w	8007004 <_dtoa_r+0x6bc>
 8006e12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e16:	4620      	mov	r0, r4
 8006e18:	4629      	mov	r1, r5
 8006e1a:	f7f9 fe5d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e1e:	b118      	cbz	r0, 8006e28 <_dtoa_r+0x4e0>
 8006e20:	f018 0f01 	tst.w	r8, #1
 8006e24:	f040 80ee 	bne.w	8007004 <_dtoa_r+0x6bc>
 8006e28:	4649      	mov	r1, r9
 8006e2a:	4658      	mov	r0, fp
 8006e2c:	f000 fc90 	bl	8007750 <_Bfree>
 8006e30:	2300      	movs	r3, #0
 8006e32:	7033      	strb	r3, [r6, #0]
 8006e34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e36:	3701      	adds	r7, #1
 8006e38:	601f      	str	r7, [r3, #0]
 8006e3a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f000 831d 	beq.w	800747c <_dtoa_r+0xb34>
 8006e42:	601e      	str	r6, [r3, #0]
 8006e44:	e31a      	b.n	800747c <_dtoa_r+0xb34>
 8006e46:	07e2      	lsls	r2, r4, #31
 8006e48:	d505      	bpl.n	8006e56 <_dtoa_r+0x50e>
 8006e4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e4e:	f7f9 fbdb 	bl	8000608 <__aeabi_dmul>
 8006e52:	3601      	adds	r6, #1
 8006e54:	2301      	movs	r3, #1
 8006e56:	1064      	asrs	r4, r4, #1
 8006e58:	3508      	adds	r5, #8
 8006e5a:	e73f      	b.n	8006cdc <_dtoa_r+0x394>
 8006e5c:	2602      	movs	r6, #2
 8006e5e:	e742      	b.n	8006ce6 <_dtoa_r+0x39e>
 8006e60:	9c07      	ldr	r4, [sp, #28]
 8006e62:	9704      	str	r7, [sp, #16]
 8006e64:	e761      	b.n	8006d2a <_dtoa_r+0x3e2>
 8006e66:	4b27      	ldr	r3, [pc, #156]	@ (8006f04 <_dtoa_r+0x5bc>)
 8006e68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e6e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e72:	4454      	add	r4, sl
 8006e74:	2900      	cmp	r1, #0
 8006e76:	d053      	beq.n	8006f20 <_dtoa_r+0x5d8>
 8006e78:	4928      	ldr	r1, [pc, #160]	@ (8006f1c <_dtoa_r+0x5d4>)
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	f7f9 fcee 	bl	800085c <__aeabi_ddiv>
 8006e80:	4633      	mov	r3, r6
 8006e82:	462a      	mov	r2, r5
 8006e84:	f7f9 fa08 	bl	8000298 <__aeabi_dsub>
 8006e88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e8c:	4656      	mov	r6, sl
 8006e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e92:	f7f9 fe69 	bl	8000b68 <__aeabi_d2iz>
 8006e96:	4605      	mov	r5, r0
 8006e98:	f7f9 fb4c 	bl	8000534 <__aeabi_i2d>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ea4:	f7f9 f9f8 	bl	8000298 <__aeabi_dsub>
 8006ea8:	3530      	adds	r5, #48	@ 0x30
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006eb2:	f806 5b01 	strb.w	r5, [r6], #1
 8006eb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006eba:	f7f9 fe17 	bl	8000aec <__aeabi_dcmplt>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	d171      	bne.n	8006fa6 <_dtoa_r+0x65e>
 8006ec2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ec6:	4911      	ldr	r1, [pc, #68]	@ (8006f0c <_dtoa_r+0x5c4>)
 8006ec8:	2000      	movs	r0, #0
 8006eca:	f7f9 f9e5 	bl	8000298 <__aeabi_dsub>
 8006ece:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006ed2:	f7f9 fe0b 	bl	8000aec <__aeabi_dcmplt>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	f040 8095 	bne.w	8007006 <_dtoa_r+0x6be>
 8006edc:	42a6      	cmp	r6, r4
 8006ede:	f43f af50 	beq.w	8006d82 <_dtoa_r+0x43a>
 8006ee2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8006f10 <_dtoa_r+0x5c8>)
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f7f9 fb8d 	bl	8000608 <__aeabi_dmul>
 8006eee:	4b08      	ldr	r3, [pc, #32]	@ (8006f10 <_dtoa_r+0x5c8>)
 8006ef0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006efa:	f7f9 fb85 	bl	8000608 <__aeabi_dmul>
 8006efe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f02:	e7c4      	b.n	8006e8e <_dtoa_r+0x546>
 8006f04:	08008f80 	.word	0x08008f80
 8006f08:	08008f58 	.word	0x08008f58
 8006f0c:	3ff00000 	.word	0x3ff00000
 8006f10:	40240000 	.word	0x40240000
 8006f14:	401c0000 	.word	0x401c0000
 8006f18:	40140000 	.word	0x40140000
 8006f1c:	3fe00000 	.word	0x3fe00000
 8006f20:	4631      	mov	r1, r6
 8006f22:	4628      	mov	r0, r5
 8006f24:	f7f9 fb70 	bl	8000608 <__aeabi_dmul>
 8006f28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f2c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006f2e:	4656      	mov	r6, sl
 8006f30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f34:	f7f9 fe18 	bl	8000b68 <__aeabi_d2iz>
 8006f38:	4605      	mov	r5, r0
 8006f3a:	f7f9 fafb 	bl	8000534 <__aeabi_i2d>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	460b      	mov	r3, r1
 8006f42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f46:	f7f9 f9a7 	bl	8000298 <__aeabi_dsub>
 8006f4a:	3530      	adds	r5, #48	@ 0x30
 8006f4c:	f806 5b01 	strb.w	r5, [r6], #1
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	42a6      	cmp	r6, r4
 8006f56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f5a:	f04f 0200 	mov.w	r2, #0
 8006f5e:	d124      	bne.n	8006faa <_dtoa_r+0x662>
 8006f60:	4bac      	ldr	r3, [pc, #688]	@ (8007214 <_dtoa_r+0x8cc>)
 8006f62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f66:	f7f9 f999 	bl	800029c <__adddf3>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f72:	f7f9 fdd9 	bl	8000b28 <__aeabi_dcmpgt>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	d145      	bne.n	8007006 <_dtoa_r+0x6be>
 8006f7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f7e:	49a5      	ldr	r1, [pc, #660]	@ (8007214 <_dtoa_r+0x8cc>)
 8006f80:	2000      	movs	r0, #0
 8006f82:	f7f9 f989 	bl	8000298 <__aeabi_dsub>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f8e:	f7f9 fdad 	bl	8000aec <__aeabi_dcmplt>
 8006f92:	2800      	cmp	r0, #0
 8006f94:	f43f aef5 	beq.w	8006d82 <_dtoa_r+0x43a>
 8006f98:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006f9a:	1e73      	subs	r3, r6, #1
 8006f9c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006f9e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006fa2:	2b30      	cmp	r3, #48	@ 0x30
 8006fa4:	d0f8      	beq.n	8006f98 <_dtoa_r+0x650>
 8006fa6:	9f04      	ldr	r7, [sp, #16]
 8006fa8:	e73e      	b.n	8006e28 <_dtoa_r+0x4e0>
 8006faa:	4b9b      	ldr	r3, [pc, #620]	@ (8007218 <_dtoa_r+0x8d0>)
 8006fac:	f7f9 fb2c 	bl	8000608 <__aeabi_dmul>
 8006fb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fb4:	e7bc      	b.n	8006f30 <_dtoa_r+0x5e8>
 8006fb6:	d10c      	bne.n	8006fd2 <_dtoa_r+0x68a>
 8006fb8:	4b98      	ldr	r3, [pc, #608]	@ (800721c <_dtoa_r+0x8d4>)
 8006fba:	2200      	movs	r2, #0
 8006fbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fc0:	f7f9 fb22 	bl	8000608 <__aeabi_dmul>
 8006fc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fc8:	f7f9 fda4 	bl	8000b14 <__aeabi_dcmpge>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	f000 8157 	beq.w	8007280 <_dtoa_r+0x938>
 8006fd2:	2400      	movs	r4, #0
 8006fd4:	4625      	mov	r5, r4
 8006fd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fd8:	43db      	mvns	r3, r3
 8006fda:	9304      	str	r3, [sp, #16]
 8006fdc:	4656      	mov	r6, sl
 8006fde:	2700      	movs	r7, #0
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	4658      	mov	r0, fp
 8006fe4:	f000 fbb4 	bl	8007750 <_Bfree>
 8006fe8:	2d00      	cmp	r5, #0
 8006fea:	d0dc      	beq.n	8006fa6 <_dtoa_r+0x65e>
 8006fec:	b12f      	cbz	r7, 8006ffa <_dtoa_r+0x6b2>
 8006fee:	42af      	cmp	r7, r5
 8006ff0:	d003      	beq.n	8006ffa <_dtoa_r+0x6b2>
 8006ff2:	4639      	mov	r1, r7
 8006ff4:	4658      	mov	r0, fp
 8006ff6:	f000 fbab 	bl	8007750 <_Bfree>
 8006ffa:	4629      	mov	r1, r5
 8006ffc:	4658      	mov	r0, fp
 8006ffe:	f000 fba7 	bl	8007750 <_Bfree>
 8007002:	e7d0      	b.n	8006fa6 <_dtoa_r+0x65e>
 8007004:	9704      	str	r7, [sp, #16]
 8007006:	4633      	mov	r3, r6
 8007008:	461e      	mov	r6, r3
 800700a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800700e:	2a39      	cmp	r2, #57	@ 0x39
 8007010:	d107      	bne.n	8007022 <_dtoa_r+0x6da>
 8007012:	459a      	cmp	sl, r3
 8007014:	d1f8      	bne.n	8007008 <_dtoa_r+0x6c0>
 8007016:	9a04      	ldr	r2, [sp, #16]
 8007018:	3201      	adds	r2, #1
 800701a:	9204      	str	r2, [sp, #16]
 800701c:	2230      	movs	r2, #48	@ 0x30
 800701e:	f88a 2000 	strb.w	r2, [sl]
 8007022:	781a      	ldrb	r2, [r3, #0]
 8007024:	3201      	adds	r2, #1
 8007026:	701a      	strb	r2, [r3, #0]
 8007028:	e7bd      	b.n	8006fa6 <_dtoa_r+0x65e>
 800702a:	4b7b      	ldr	r3, [pc, #492]	@ (8007218 <_dtoa_r+0x8d0>)
 800702c:	2200      	movs	r2, #0
 800702e:	f7f9 faeb 	bl	8000608 <__aeabi_dmul>
 8007032:	2200      	movs	r2, #0
 8007034:	2300      	movs	r3, #0
 8007036:	4604      	mov	r4, r0
 8007038:	460d      	mov	r5, r1
 800703a:	f7f9 fd4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800703e:	2800      	cmp	r0, #0
 8007040:	f43f aebb 	beq.w	8006dba <_dtoa_r+0x472>
 8007044:	e6f0      	b.n	8006e28 <_dtoa_r+0x4e0>
 8007046:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007048:	2a00      	cmp	r2, #0
 800704a:	f000 80db 	beq.w	8007204 <_dtoa_r+0x8bc>
 800704e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007050:	2a01      	cmp	r2, #1
 8007052:	f300 80bf 	bgt.w	80071d4 <_dtoa_r+0x88c>
 8007056:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007058:	2a00      	cmp	r2, #0
 800705a:	f000 80b7 	beq.w	80071cc <_dtoa_r+0x884>
 800705e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007062:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007064:	4646      	mov	r6, r8
 8007066:	9a08      	ldr	r2, [sp, #32]
 8007068:	2101      	movs	r1, #1
 800706a:	441a      	add	r2, r3
 800706c:	4658      	mov	r0, fp
 800706e:	4498      	add	r8, r3
 8007070:	9208      	str	r2, [sp, #32]
 8007072:	f000 fc21 	bl	80078b8 <__i2b>
 8007076:	4605      	mov	r5, r0
 8007078:	b15e      	cbz	r6, 8007092 <_dtoa_r+0x74a>
 800707a:	9b08      	ldr	r3, [sp, #32]
 800707c:	2b00      	cmp	r3, #0
 800707e:	dd08      	ble.n	8007092 <_dtoa_r+0x74a>
 8007080:	42b3      	cmp	r3, r6
 8007082:	9a08      	ldr	r2, [sp, #32]
 8007084:	bfa8      	it	ge
 8007086:	4633      	movge	r3, r6
 8007088:	eba8 0803 	sub.w	r8, r8, r3
 800708c:	1af6      	subs	r6, r6, r3
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	9308      	str	r3, [sp, #32]
 8007092:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007094:	b1f3      	cbz	r3, 80070d4 <_dtoa_r+0x78c>
 8007096:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007098:	2b00      	cmp	r3, #0
 800709a:	f000 80b7 	beq.w	800720c <_dtoa_r+0x8c4>
 800709e:	b18c      	cbz	r4, 80070c4 <_dtoa_r+0x77c>
 80070a0:	4629      	mov	r1, r5
 80070a2:	4622      	mov	r2, r4
 80070a4:	4658      	mov	r0, fp
 80070a6:	f000 fcc7 	bl	8007a38 <__pow5mult>
 80070aa:	464a      	mov	r2, r9
 80070ac:	4601      	mov	r1, r0
 80070ae:	4605      	mov	r5, r0
 80070b0:	4658      	mov	r0, fp
 80070b2:	f000 fc17 	bl	80078e4 <__multiply>
 80070b6:	4649      	mov	r1, r9
 80070b8:	9004      	str	r0, [sp, #16]
 80070ba:	4658      	mov	r0, fp
 80070bc:	f000 fb48 	bl	8007750 <_Bfree>
 80070c0:	9b04      	ldr	r3, [sp, #16]
 80070c2:	4699      	mov	r9, r3
 80070c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070c6:	1b1a      	subs	r2, r3, r4
 80070c8:	d004      	beq.n	80070d4 <_dtoa_r+0x78c>
 80070ca:	4649      	mov	r1, r9
 80070cc:	4658      	mov	r0, fp
 80070ce:	f000 fcb3 	bl	8007a38 <__pow5mult>
 80070d2:	4681      	mov	r9, r0
 80070d4:	2101      	movs	r1, #1
 80070d6:	4658      	mov	r0, fp
 80070d8:	f000 fbee 	bl	80078b8 <__i2b>
 80070dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070de:	4604      	mov	r4, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f000 81cf 	beq.w	8007484 <_dtoa_r+0xb3c>
 80070e6:	461a      	mov	r2, r3
 80070e8:	4601      	mov	r1, r0
 80070ea:	4658      	mov	r0, fp
 80070ec:	f000 fca4 	bl	8007a38 <__pow5mult>
 80070f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	4604      	mov	r4, r0
 80070f6:	f300 8095 	bgt.w	8007224 <_dtoa_r+0x8dc>
 80070fa:	9b02      	ldr	r3, [sp, #8]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f040 8087 	bne.w	8007210 <_dtoa_r+0x8c8>
 8007102:	9b03      	ldr	r3, [sp, #12]
 8007104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007108:	2b00      	cmp	r3, #0
 800710a:	f040 8089 	bne.w	8007220 <_dtoa_r+0x8d8>
 800710e:	9b03      	ldr	r3, [sp, #12]
 8007110:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007114:	0d1b      	lsrs	r3, r3, #20
 8007116:	051b      	lsls	r3, r3, #20
 8007118:	b12b      	cbz	r3, 8007126 <_dtoa_r+0x7de>
 800711a:	9b08      	ldr	r3, [sp, #32]
 800711c:	3301      	adds	r3, #1
 800711e:	9308      	str	r3, [sp, #32]
 8007120:	f108 0801 	add.w	r8, r8, #1
 8007124:	2301      	movs	r3, #1
 8007126:	930a      	str	r3, [sp, #40]	@ 0x28
 8007128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 81b0 	beq.w	8007490 <_dtoa_r+0xb48>
 8007130:	6923      	ldr	r3, [r4, #16]
 8007132:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007136:	6918      	ldr	r0, [r3, #16]
 8007138:	f000 fb72 	bl	8007820 <__hi0bits>
 800713c:	f1c0 0020 	rsb	r0, r0, #32
 8007140:	9b08      	ldr	r3, [sp, #32]
 8007142:	4418      	add	r0, r3
 8007144:	f010 001f 	ands.w	r0, r0, #31
 8007148:	d077      	beq.n	800723a <_dtoa_r+0x8f2>
 800714a:	f1c0 0320 	rsb	r3, r0, #32
 800714e:	2b04      	cmp	r3, #4
 8007150:	dd6b      	ble.n	800722a <_dtoa_r+0x8e2>
 8007152:	9b08      	ldr	r3, [sp, #32]
 8007154:	f1c0 001c 	rsb	r0, r0, #28
 8007158:	4403      	add	r3, r0
 800715a:	4480      	add	r8, r0
 800715c:	4406      	add	r6, r0
 800715e:	9308      	str	r3, [sp, #32]
 8007160:	f1b8 0f00 	cmp.w	r8, #0
 8007164:	dd05      	ble.n	8007172 <_dtoa_r+0x82a>
 8007166:	4649      	mov	r1, r9
 8007168:	4642      	mov	r2, r8
 800716a:	4658      	mov	r0, fp
 800716c:	f000 fcbe 	bl	8007aec <__lshift>
 8007170:	4681      	mov	r9, r0
 8007172:	9b08      	ldr	r3, [sp, #32]
 8007174:	2b00      	cmp	r3, #0
 8007176:	dd05      	ble.n	8007184 <_dtoa_r+0x83c>
 8007178:	4621      	mov	r1, r4
 800717a:	461a      	mov	r2, r3
 800717c:	4658      	mov	r0, fp
 800717e:	f000 fcb5 	bl	8007aec <__lshift>
 8007182:	4604      	mov	r4, r0
 8007184:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007186:	2b00      	cmp	r3, #0
 8007188:	d059      	beq.n	800723e <_dtoa_r+0x8f6>
 800718a:	4621      	mov	r1, r4
 800718c:	4648      	mov	r0, r9
 800718e:	f000 fd19 	bl	8007bc4 <__mcmp>
 8007192:	2800      	cmp	r0, #0
 8007194:	da53      	bge.n	800723e <_dtoa_r+0x8f6>
 8007196:	1e7b      	subs	r3, r7, #1
 8007198:	9304      	str	r3, [sp, #16]
 800719a:	4649      	mov	r1, r9
 800719c:	2300      	movs	r3, #0
 800719e:	220a      	movs	r2, #10
 80071a0:	4658      	mov	r0, fp
 80071a2:	f000 faf7 	bl	8007794 <__multadd>
 80071a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071a8:	4681      	mov	r9, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 8172 	beq.w	8007494 <_dtoa_r+0xb4c>
 80071b0:	2300      	movs	r3, #0
 80071b2:	4629      	mov	r1, r5
 80071b4:	220a      	movs	r2, #10
 80071b6:	4658      	mov	r0, fp
 80071b8:	f000 faec 	bl	8007794 <__multadd>
 80071bc:	9b00      	ldr	r3, [sp, #0]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	4605      	mov	r5, r0
 80071c2:	dc67      	bgt.n	8007294 <_dtoa_r+0x94c>
 80071c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	dc41      	bgt.n	800724e <_dtoa_r+0x906>
 80071ca:	e063      	b.n	8007294 <_dtoa_r+0x94c>
 80071cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80071ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80071d2:	e746      	b.n	8007062 <_dtoa_r+0x71a>
 80071d4:	9b07      	ldr	r3, [sp, #28]
 80071d6:	1e5c      	subs	r4, r3, #1
 80071d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071da:	42a3      	cmp	r3, r4
 80071dc:	bfbf      	itttt	lt
 80071de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80071e0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80071e2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80071e4:	1ae3      	sublt	r3, r4, r3
 80071e6:	bfb4      	ite	lt
 80071e8:	18d2      	addlt	r2, r2, r3
 80071ea:	1b1c      	subge	r4, r3, r4
 80071ec:	9b07      	ldr	r3, [sp, #28]
 80071ee:	bfbc      	itt	lt
 80071f0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80071f2:	2400      	movlt	r4, #0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	bfb5      	itete	lt
 80071f8:	eba8 0603 	sublt.w	r6, r8, r3
 80071fc:	9b07      	ldrge	r3, [sp, #28]
 80071fe:	2300      	movlt	r3, #0
 8007200:	4646      	movge	r6, r8
 8007202:	e730      	b.n	8007066 <_dtoa_r+0x71e>
 8007204:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007206:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007208:	4646      	mov	r6, r8
 800720a:	e735      	b.n	8007078 <_dtoa_r+0x730>
 800720c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800720e:	e75c      	b.n	80070ca <_dtoa_r+0x782>
 8007210:	2300      	movs	r3, #0
 8007212:	e788      	b.n	8007126 <_dtoa_r+0x7de>
 8007214:	3fe00000 	.word	0x3fe00000
 8007218:	40240000 	.word	0x40240000
 800721c:	40140000 	.word	0x40140000
 8007220:	9b02      	ldr	r3, [sp, #8]
 8007222:	e780      	b.n	8007126 <_dtoa_r+0x7de>
 8007224:	2300      	movs	r3, #0
 8007226:	930a      	str	r3, [sp, #40]	@ 0x28
 8007228:	e782      	b.n	8007130 <_dtoa_r+0x7e8>
 800722a:	d099      	beq.n	8007160 <_dtoa_r+0x818>
 800722c:	9a08      	ldr	r2, [sp, #32]
 800722e:	331c      	adds	r3, #28
 8007230:	441a      	add	r2, r3
 8007232:	4498      	add	r8, r3
 8007234:	441e      	add	r6, r3
 8007236:	9208      	str	r2, [sp, #32]
 8007238:	e792      	b.n	8007160 <_dtoa_r+0x818>
 800723a:	4603      	mov	r3, r0
 800723c:	e7f6      	b.n	800722c <_dtoa_r+0x8e4>
 800723e:	9b07      	ldr	r3, [sp, #28]
 8007240:	9704      	str	r7, [sp, #16]
 8007242:	2b00      	cmp	r3, #0
 8007244:	dc20      	bgt.n	8007288 <_dtoa_r+0x940>
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724a:	2b02      	cmp	r3, #2
 800724c:	dd1e      	ble.n	800728c <_dtoa_r+0x944>
 800724e:	9b00      	ldr	r3, [sp, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	f47f aec0 	bne.w	8006fd6 <_dtoa_r+0x68e>
 8007256:	4621      	mov	r1, r4
 8007258:	2205      	movs	r2, #5
 800725a:	4658      	mov	r0, fp
 800725c:	f000 fa9a 	bl	8007794 <__multadd>
 8007260:	4601      	mov	r1, r0
 8007262:	4604      	mov	r4, r0
 8007264:	4648      	mov	r0, r9
 8007266:	f000 fcad 	bl	8007bc4 <__mcmp>
 800726a:	2800      	cmp	r0, #0
 800726c:	f77f aeb3 	ble.w	8006fd6 <_dtoa_r+0x68e>
 8007270:	4656      	mov	r6, sl
 8007272:	2331      	movs	r3, #49	@ 0x31
 8007274:	f806 3b01 	strb.w	r3, [r6], #1
 8007278:	9b04      	ldr	r3, [sp, #16]
 800727a:	3301      	adds	r3, #1
 800727c:	9304      	str	r3, [sp, #16]
 800727e:	e6ae      	b.n	8006fde <_dtoa_r+0x696>
 8007280:	9c07      	ldr	r4, [sp, #28]
 8007282:	9704      	str	r7, [sp, #16]
 8007284:	4625      	mov	r5, r4
 8007286:	e7f3      	b.n	8007270 <_dtoa_r+0x928>
 8007288:	9b07      	ldr	r3, [sp, #28]
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800728e:	2b00      	cmp	r3, #0
 8007290:	f000 8104 	beq.w	800749c <_dtoa_r+0xb54>
 8007294:	2e00      	cmp	r6, #0
 8007296:	dd05      	ble.n	80072a4 <_dtoa_r+0x95c>
 8007298:	4629      	mov	r1, r5
 800729a:	4632      	mov	r2, r6
 800729c:	4658      	mov	r0, fp
 800729e:	f000 fc25 	bl	8007aec <__lshift>
 80072a2:	4605      	mov	r5, r0
 80072a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d05a      	beq.n	8007360 <_dtoa_r+0xa18>
 80072aa:	6869      	ldr	r1, [r5, #4]
 80072ac:	4658      	mov	r0, fp
 80072ae:	f000 fa0f 	bl	80076d0 <_Balloc>
 80072b2:	4606      	mov	r6, r0
 80072b4:	b928      	cbnz	r0, 80072c2 <_dtoa_r+0x97a>
 80072b6:	4b84      	ldr	r3, [pc, #528]	@ (80074c8 <_dtoa_r+0xb80>)
 80072b8:	4602      	mov	r2, r0
 80072ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80072be:	f7ff bb5a 	b.w	8006976 <_dtoa_r+0x2e>
 80072c2:	692a      	ldr	r2, [r5, #16]
 80072c4:	3202      	adds	r2, #2
 80072c6:	0092      	lsls	r2, r2, #2
 80072c8:	f105 010c 	add.w	r1, r5, #12
 80072cc:	300c      	adds	r0, #12
 80072ce:	f000 fe3d 	bl	8007f4c <memcpy>
 80072d2:	2201      	movs	r2, #1
 80072d4:	4631      	mov	r1, r6
 80072d6:	4658      	mov	r0, fp
 80072d8:	f000 fc08 	bl	8007aec <__lshift>
 80072dc:	f10a 0301 	add.w	r3, sl, #1
 80072e0:	9307      	str	r3, [sp, #28]
 80072e2:	9b00      	ldr	r3, [sp, #0]
 80072e4:	4453      	add	r3, sl
 80072e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072e8:	9b02      	ldr	r3, [sp, #8]
 80072ea:	f003 0301 	and.w	r3, r3, #1
 80072ee:	462f      	mov	r7, r5
 80072f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80072f2:	4605      	mov	r5, r0
 80072f4:	9b07      	ldr	r3, [sp, #28]
 80072f6:	4621      	mov	r1, r4
 80072f8:	3b01      	subs	r3, #1
 80072fa:	4648      	mov	r0, r9
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	f7ff fa98 	bl	8006832 <quorem>
 8007302:	4639      	mov	r1, r7
 8007304:	9002      	str	r0, [sp, #8]
 8007306:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800730a:	4648      	mov	r0, r9
 800730c:	f000 fc5a 	bl	8007bc4 <__mcmp>
 8007310:	462a      	mov	r2, r5
 8007312:	9008      	str	r0, [sp, #32]
 8007314:	4621      	mov	r1, r4
 8007316:	4658      	mov	r0, fp
 8007318:	f000 fc70 	bl	8007bfc <__mdiff>
 800731c:	68c2      	ldr	r2, [r0, #12]
 800731e:	4606      	mov	r6, r0
 8007320:	bb02      	cbnz	r2, 8007364 <_dtoa_r+0xa1c>
 8007322:	4601      	mov	r1, r0
 8007324:	4648      	mov	r0, r9
 8007326:	f000 fc4d 	bl	8007bc4 <__mcmp>
 800732a:	4602      	mov	r2, r0
 800732c:	4631      	mov	r1, r6
 800732e:	4658      	mov	r0, fp
 8007330:	920e      	str	r2, [sp, #56]	@ 0x38
 8007332:	f000 fa0d 	bl	8007750 <_Bfree>
 8007336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007338:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800733a:	9e07      	ldr	r6, [sp, #28]
 800733c:	ea43 0102 	orr.w	r1, r3, r2
 8007340:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007342:	4319      	orrs	r1, r3
 8007344:	d110      	bne.n	8007368 <_dtoa_r+0xa20>
 8007346:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800734a:	d029      	beq.n	80073a0 <_dtoa_r+0xa58>
 800734c:	9b08      	ldr	r3, [sp, #32]
 800734e:	2b00      	cmp	r3, #0
 8007350:	dd02      	ble.n	8007358 <_dtoa_r+0xa10>
 8007352:	9b02      	ldr	r3, [sp, #8]
 8007354:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007358:	9b00      	ldr	r3, [sp, #0]
 800735a:	f883 8000 	strb.w	r8, [r3]
 800735e:	e63f      	b.n	8006fe0 <_dtoa_r+0x698>
 8007360:	4628      	mov	r0, r5
 8007362:	e7bb      	b.n	80072dc <_dtoa_r+0x994>
 8007364:	2201      	movs	r2, #1
 8007366:	e7e1      	b.n	800732c <_dtoa_r+0x9e4>
 8007368:	9b08      	ldr	r3, [sp, #32]
 800736a:	2b00      	cmp	r3, #0
 800736c:	db04      	blt.n	8007378 <_dtoa_r+0xa30>
 800736e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007370:	430b      	orrs	r3, r1
 8007372:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007374:	430b      	orrs	r3, r1
 8007376:	d120      	bne.n	80073ba <_dtoa_r+0xa72>
 8007378:	2a00      	cmp	r2, #0
 800737a:	dded      	ble.n	8007358 <_dtoa_r+0xa10>
 800737c:	4649      	mov	r1, r9
 800737e:	2201      	movs	r2, #1
 8007380:	4658      	mov	r0, fp
 8007382:	f000 fbb3 	bl	8007aec <__lshift>
 8007386:	4621      	mov	r1, r4
 8007388:	4681      	mov	r9, r0
 800738a:	f000 fc1b 	bl	8007bc4 <__mcmp>
 800738e:	2800      	cmp	r0, #0
 8007390:	dc03      	bgt.n	800739a <_dtoa_r+0xa52>
 8007392:	d1e1      	bne.n	8007358 <_dtoa_r+0xa10>
 8007394:	f018 0f01 	tst.w	r8, #1
 8007398:	d0de      	beq.n	8007358 <_dtoa_r+0xa10>
 800739a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800739e:	d1d8      	bne.n	8007352 <_dtoa_r+0xa0a>
 80073a0:	9a00      	ldr	r2, [sp, #0]
 80073a2:	2339      	movs	r3, #57	@ 0x39
 80073a4:	7013      	strb	r3, [r2, #0]
 80073a6:	4633      	mov	r3, r6
 80073a8:	461e      	mov	r6, r3
 80073aa:	3b01      	subs	r3, #1
 80073ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80073b0:	2a39      	cmp	r2, #57	@ 0x39
 80073b2:	d052      	beq.n	800745a <_dtoa_r+0xb12>
 80073b4:	3201      	adds	r2, #1
 80073b6:	701a      	strb	r2, [r3, #0]
 80073b8:	e612      	b.n	8006fe0 <_dtoa_r+0x698>
 80073ba:	2a00      	cmp	r2, #0
 80073bc:	dd07      	ble.n	80073ce <_dtoa_r+0xa86>
 80073be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80073c2:	d0ed      	beq.n	80073a0 <_dtoa_r+0xa58>
 80073c4:	9a00      	ldr	r2, [sp, #0]
 80073c6:	f108 0301 	add.w	r3, r8, #1
 80073ca:	7013      	strb	r3, [r2, #0]
 80073cc:	e608      	b.n	8006fe0 <_dtoa_r+0x698>
 80073ce:	9b07      	ldr	r3, [sp, #28]
 80073d0:	9a07      	ldr	r2, [sp, #28]
 80073d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80073d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073d8:	4293      	cmp	r3, r2
 80073da:	d028      	beq.n	800742e <_dtoa_r+0xae6>
 80073dc:	4649      	mov	r1, r9
 80073de:	2300      	movs	r3, #0
 80073e0:	220a      	movs	r2, #10
 80073e2:	4658      	mov	r0, fp
 80073e4:	f000 f9d6 	bl	8007794 <__multadd>
 80073e8:	42af      	cmp	r7, r5
 80073ea:	4681      	mov	r9, r0
 80073ec:	f04f 0300 	mov.w	r3, #0
 80073f0:	f04f 020a 	mov.w	r2, #10
 80073f4:	4639      	mov	r1, r7
 80073f6:	4658      	mov	r0, fp
 80073f8:	d107      	bne.n	800740a <_dtoa_r+0xac2>
 80073fa:	f000 f9cb 	bl	8007794 <__multadd>
 80073fe:	4607      	mov	r7, r0
 8007400:	4605      	mov	r5, r0
 8007402:	9b07      	ldr	r3, [sp, #28]
 8007404:	3301      	adds	r3, #1
 8007406:	9307      	str	r3, [sp, #28]
 8007408:	e774      	b.n	80072f4 <_dtoa_r+0x9ac>
 800740a:	f000 f9c3 	bl	8007794 <__multadd>
 800740e:	4629      	mov	r1, r5
 8007410:	4607      	mov	r7, r0
 8007412:	2300      	movs	r3, #0
 8007414:	220a      	movs	r2, #10
 8007416:	4658      	mov	r0, fp
 8007418:	f000 f9bc 	bl	8007794 <__multadd>
 800741c:	4605      	mov	r5, r0
 800741e:	e7f0      	b.n	8007402 <_dtoa_r+0xaba>
 8007420:	9b00      	ldr	r3, [sp, #0]
 8007422:	2b00      	cmp	r3, #0
 8007424:	bfcc      	ite	gt
 8007426:	461e      	movgt	r6, r3
 8007428:	2601      	movle	r6, #1
 800742a:	4456      	add	r6, sl
 800742c:	2700      	movs	r7, #0
 800742e:	4649      	mov	r1, r9
 8007430:	2201      	movs	r2, #1
 8007432:	4658      	mov	r0, fp
 8007434:	f000 fb5a 	bl	8007aec <__lshift>
 8007438:	4621      	mov	r1, r4
 800743a:	4681      	mov	r9, r0
 800743c:	f000 fbc2 	bl	8007bc4 <__mcmp>
 8007440:	2800      	cmp	r0, #0
 8007442:	dcb0      	bgt.n	80073a6 <_dtoa_r+0xa5e>
 8007444:	d102      	bne.n	800744c <_dtoa_r+0xb04>
 8007446:	f018 0f01 	tst.w	r8, #1
 800744a:	d1ac      	bne.n	80073a6 <_dtoa_r+0xa5e>
 800744c:	4633      	mov	r3, r6
 800744e:	461e      	mov	r6, r3
 8007450:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007454:	2a30      	cmp	r2, #48	@ 0x30
 8007456:	d0fa      	beq.n	800744e <_dtoa_r+0xb06>
 8007458:	e5c2      	b.n	8006fe0 <_dtoa_r+0x698>
 800745a:	459a      	cmp	sl, r3
 800745c:	d1a4      	bne.n	80073a8 <_dtoa_r+0xa60>
 800745e:	9b04      	ldr	r3, [sp, #16]
 8007460:	3301      	adds	r3, #1
 8007462:	9304      	str	r3, [sp, #16]
 8007464:	2331      	movs	r3, #49	@ 0x31
 8007466:	f88a 3000 	strb.w	r3, [sl]
 800746a:	e5b9      	b.n	8006fe0 <_dtoa_r+0x698>
 800746c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800746e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80074cc <_dtoa_r+0xb84>
 8007472:	b11b      	cbz	r3, 800747c <_dtoa_r+0xb34>
 8007474:	f10a 0308 	add.w	r3, sl, #8
 8007478:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800747a:	6013      	str	r3, [r2, #0]
 800747c:	4650      	mov	r0, sl
 800747e:	b019      	add	sp, #100	@ 0x64
 8007480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007486:	2b01      	cmp	r3, #1
 8007488:	f77f ae37 	ble.w	80070fa <_dtoa_r+0x7b2>
 800748c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800748e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007490:	2001      	movs	r0, #1
 8007492:	e655      	b.n	8007140 <_dtoa_r+0x7f8>
 8007494:	9b00      	ldr	r3, [sp, #0]
 8007496:	2b00      	cmp	r3, #0
 8007498:	f77f aed6 	ble.w	8007248 <_dtoa_r+0x900>
 800749c:	4656      	mov	r6, sl
 800749e:	4621      	mov	r1, r4
 80074a0:	4648      	mov	r0, r9
 80074a2:	f7ff f9c6 	bl	8006832 <quorem>
 80074a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80074aa:	f806 8b01 	strb.w	r8, [r6], #1
 80074ae:	9b00      	ldr	r3, [sp, #0]
 80074b0:	eba6 020a 	sub.w	r2, r6, sl
 80074b4:	4293      	cmp	r3, r2
 80074b6:	ddb3      	ble.n	8007420 <_dtoa_r+0xad8>
 80074b8:	4649      	mov	r1, r9
 80074ba:	2300      	movs	r3, #0
 80074bc:	220a      	movs	r2, #10
 80074be:	4658      	mov	r0, fp
 80074c0:	f000 f968 	bl	8007794 <__multadd>
 80074c4:	4681      	mov	r9, r0
 80074c6:	e7ea      	b.n	800749e <_dtoa_r+0xb56>
 80074c8:	08008edc 	.word	0x08008edc
 80074cc:	08008e60 	.word	0x08008e60

080074d0 <_free_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4605      	mov	r5, r0
 80074d4:	2900      	cmp	r1, #0
 80074d6:	d041      	beq.n	800755c <_free_r+0x8c>
 80074d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074dc:	1f0c      	subs	r4, r1, #4
 80074de:	2b00      	cmp	r3, #0
 80074e0:	bfb8      	it	lt
 80074e2:	18e4      	addlt	r4, r4, r3
 80074e4:	f000 f8e8 	bl	80076b8 <__malloc_lock>
 80074e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007560 <_free_r+0x90>)
 80074ea:	6813      	ldr	r3, [r2, #0]
 80074ec:	b933      	cbnz	r3, 80074fc <_free_r+0x2c>
 80074ee:	6063      	str	r3, [r4, #4]
 80074f0:	6014      	str	r4, [r2, #0]
 80074f2:	4628      	mov	r0, r5
 80074f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074f8:	f000 b8e4 	b.w	80076c4 <__malloc_unlock>
 80074fc:	42a3      	cmp	r3, r4
 80074fe:	d908      	bls.n	8007512 <_free_r+0x42>
 8007500:	6820      	ldr	r0, [r4, #0]
 8007502:	1821      	adds	r1, r4, r0
 8007504:	428b      	cmp	r3, r1
 8007506:	bf01      	itttt	eq
 8007508:	6819      	ldreq	r1, [r3, #0]
 800750a:	685b      	ldreq	r3, [r3, #4]
 800750c:	1809      	addeq	r1, r1, r0
 800750e:	6021      	streq	r1, [r4, #0]
 8007510:	e7ed      	b.n	80074ee <_free_r+0x1e>
 8007512:	461a      	mov	r2, r3
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	b10b      	cbz	r3, 800751c <_free_r+0x4c>
 8007518:	42a3      	cmp	r3, r4
 800751a:	d9fa      	bls.n	8007512 <_free_r+0x42>
 800751c:	6811      	ldr	r1, [r2, #0]
 800751e:	1850      	adds	r0, r2, r1
 8007520:	42a0      	cmp	r0, r4
 8007522:	d10b      	bne.n	800753c <_free_r+0x6c>
 8007524:	6820      	ldr	r0, [r4, #0]
 8007526:	4401      	add	r1, r0
 8007528:	1850      	adds	r0, r2, r1
 800752a:	4283      	cmp	r3, r0
 800752c:	6011      	str	r1, [r2, #0]
 800752e:	d1e0      	bne.n	80074f2 <_free_r+0x22>
 8007530:	6818      	ldr	r0, [r3, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	6053      	str	r3, [r2, #4]
 8007536:	4408      	add	r0, r1
 8007538:	6010      	str	r0, [r2, #0]
 800753a:	e7da      	b.n	80074f2 <_free_r+0x22>
 800753c:	d902      	bls.n	8007544 <_free_r+0x74>
 800753e:	230c      	movs	r3, #12
 8007540:	602b      	str	r3, [r5, #0]
 8007542:	e7d6      	b.n	80074f2 <_free_r+0x22>
 8007544:	6820      	ldr	r0, [r4, #0]
 8007546:	1821      	adds	r1, r4, r0
 8007548:	428b      	cmp	r3, r1
 800754a:	bf04      	itt	eq
 800754c:	6819      	ldreq	r1, [r3, #0]
 800754e:	685b      	ldreq	r3, [r3, #4]
 8007550:	6063      	str	r3, [r4, #4]
 8007552:	bf04      	itt	eq
 8007554:	1809      	addeq	r1, r1, r0
 8007556:	6021      	streq	r1, [r4, #0]
 8007558:	6054      	str	r4, [r2, #4]
 800755a:	e7ca      	b.n	80074f2 <_free_r+0x22>
 800755c:	bd38      	pop	{r3, r4, r5, pc}
 800755e:	bf00      	nop
 8007560:	20000614 	.word	0x20000614

08007564 <malloc>:
 8007564:	4b02      	ldr	r3, [pc, #8]	@ (8007570 <malloc+0xc>)
 8007566:	4601      	mov	r1, r0
 8007568:	6818      	ldr	r0, [r3, #0]
 800756a:	f000 b825 	b.w	80075b8 <_malloc_r>
 800756e:	bf00      	nop
 8007570:	20000024 	.word	0x20000024

08007574 <sbrk_aligned>:
 8007574:	b570      	push	{r4, r5, r6, lr}
 8007576:	4e0f      	ldr	r6, [pc, #60]	@ (80075b4 <sbrk_aligned+0x40>)
 8007578:	460c      	mov	r4, r1
 800757a:	6831      	ldr	r1, [r6, #0]
 800757c:	4605      	mov	r5, r0
 800757e:	b911      	cbnz	r1, 8007586 <sbrk_aligned+0x12>
 8007580:	f000 fcd4 	bl	8007f2c <_sbrk_r>
 8007584:	6030      	str	r0, [r6, #0]
 8007586:	4621      	mov	r1, r4
 8007588:	4628      	mov	r0, r5
 800758a:	f000 fccf 	bl	8007f2c <_sbrk_r>
 800758e:	1c43      	adds	r3, r0, #1
 8007590:	d103      	bne.n	800759a <sbrk_aligned+0x26>
 8007592:	f04f 34ff 	mov.w	r4, #4294967295
 8007596:	4620      	mov	r0, r4
 8007598:	bd70      	pop	{r4, r5, r6, pc}
 800759a:	1cc4      	adds	r4, r0, #3
 800759c:	f024 0403 	bic.w	r4, r4, #3
 80075a0:	42a0      	cmp	r0, r4
 80075a2:	d0f8      	beq.n	8007596 <sbrk_aligned+0x22>
 80075a4:	1a21      	subs	r1, r4, r0
 80075a6:	4628      	mov	r0, r5
 80075a8:	f000 fcc0 	bl	8007f2c <_sbrk_r>
 80075ac:	3001      	adds	r0, #1
 80075ae:	d1f2      	bne.n	8007596 <sbrk_aligned+0x22>
 80075b0:	e7ef      	b.n	8007592 <sbrk_aligned+0x1e>
 80075b2:	bf00      	nop
 80075b4:	20000610 	.word	0x20000610

080075b8 <_malloc_r>:
 80075b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075bc:	1ccd      	adds	r5, r1, #3
 80075be:	f025 0503 	bic.w	r5, r5, #3
 80075c2:	3508      	adds	r5, #8
 80075c4:	2d0c      	cmp	r5, #12
 80075c6:	bf38      	it	cc
 80075c8:	250c      	movcc	r5, #12
 80075ca:	2d00      	cmp	r5, #0
 80075cc:	4606      	mov	r6, r0
 80075ce:	db01      	blt.n	80075d4 <_malloc_r+0x1c>
 80075d0:	42a9      	cmp	r1, r5
 80075d2:	d904      	bls.n	80075de <_malloc_r+0x26>
 80075d4:	230c      	movs	r3, #12
 80075d6:	6033      	str	r3, [r6, #0]
 80075d8:	2000      	movs	r0, #0
 80075da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076b4 <_malloc_r+0xfc>
 80075e2:	f000 f869 	bl	80076b8 <__malloc_lock>
 80075e6:	f8d8 3000 	ldr.w	r3, [r8]
 80075ea:	461c      	mov	r4, r3
 80075ec:	bb44      	cbnz	r4, 8007640 <_malloc_r+0x88>
 80075ee:	4629      	mov	r1, r5
 80075f0:	4630      	mov	r0, r6
 80075f2:	f7ff ffbf 	bl	8007574 <sbrk_aligned>
 80075f6:	1c43      	adds	r3, r0, #1
 80075f8:	4604      	mov	r4, r0
 80075fa:	d158      	bne.n	80076ae <_malloc_r+0xf6>
 80075fc:	f8d8 4000 	ldr.w	r4, [r8]
 8007600:	4627      	mov	r7, r4
 8007602:	2f00      	cmp	r7, #0
 8007604:	d143      	bne.n	800768e <_malloc_r+0xd6>
 8007606:	2c00      	cmp	r4, #0
 8007608:	d04b      	beq.n	80076a2 <_malloc_r+0xea>
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	4639      	mov	r1, r7
 800760e:	4630      	mov	r0, r6
 8007610:	eb04 0903 	add.w	r9, r4, r3
 8007614:	f000 fc8a 	bl	8007f2c <_sbrk_r>
 8007618:	4581      	cmp	r9, r0
 800761a:	d142      	bne.n	80076a2 <_malloc_r+0xea>
 800761c:	6821      	ldr	r1, [r4, #0]
 800761e:	1a6d      	subs	r5, r5, r1
 8007620:	4629      	mov	r1, r5
 8007622:	4630      	mov	r0, r6
 8007624:	f7ff ffa6 	bl	8007574 <sbrk_aligned>
 8007628:	3001      	adds	r0, #1
 800762a:	d03a      	beq.n	80076a2 <_malloc_r+0xea>
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	442b      	add	r3, r5
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	f8d8 3000 	ldr.w	r3, [r8]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	bb62      	cbnz	r2, 8007694 <_malloc_r+0xdc>
 800763a:	f8c8 7000 	str.w	r7, [r8]
 800763e:	e00f      	b.n	8007660 <_malloc_r+0xa8>
 8007640:	6822      	ldr	r2, [r4, #0]
 8007642:	1b52      	subs	r2, r2, r5
 8007644:	d420      	bmi.n	8007688 <_malloc_r+0xd0>
 8007646:	2a0b      	cmp	r2, #11
 8007648:	d917      	bls.n	800767a <_malloc_r+0xc2>
 800764a:	1961      	adds	r1, r4, r5
 800764c:	42a3      	cmp	r3, r4
 800764e:	6025      	str	r5, [r4, #0]
 8007650:	bf18      	it	ne
 8007652:	6059      	strne	r1, [r3, #4]
 8007654:	6863      	ldr	r3, [r4, #4]
 8007656:	bf08      	it	eq
 8007658:	f8c8 1000 	streq.w	r1, [r8]
 800765c:	5162      	str	r2, [r4, r5]
 800765e:	604b      	str	r3, [r1, #4]
 8007660:	4630      	mov	r0, r6
 8007662:	f000 f82f 	bl	80076c4 <__malloc_unlock>
 8007666:	f104 000b 	add.w	r0, r4, #11
 800766a:	1d23      	adds	r3, r4, #4
 800766c:	f020 0007 	bic.w	r0, r0, #7
 8007670:	1ac2      	subs	r2, r0, r3
 8007672:	bf1c      	itt	ne
 8007674:	1a1b      	subne	r3, r3, r0
 8007676:	50a3      	strne	r3, [r4, r2]
 8007678:	e7af      	b.n	80075da <_malloc_r+0x22>
 800767a:	6862      	ldr	r2, [r4, #4]
 800767c:	42a3      	cmp	r3, r4
 800767e:	bf0c      	ite	eq
 8007680:	f8c8 2000 	streq.w	r2, [r8]
 8007684:	605a      	strne	r2, [r3, #4]
 8007686:	e7eb      	b.n	8007660 <_malloc_r+0xa8>
 8007688:	4623      	mov	r3, r4
 800768a:	6864      	ldr	r4, [r4, #4]
 800768c:	e7ae      	b.n	80075ec <_malloc_r+0x34>
 800768e:	463c      	mov	r4, r7
 8007690:	687f      	ldr	r7, [r7, #4]
 8007692:	e7b6      	b.n	8007602 <_malloc_r+0x4a>
 8007694:	461a      	mov	r2, r3
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	42a3      	cmp	r3, r4
 800769a:	d1fb      	bne.n	8007694 <_malloc_r+0xdc>
 800769c:	2300      	movs	r3, #0
 800769e:	6053      	str	r3, [r2, #4]
 80076a0:	e7de      	b.n	8007660 <_malloc_r+0xa8>
 80076a2:	230c      	movs	r3, #12
 80076a4:	6033      	str	r3, [r6, #0]
 80076a6:	4630      	mov	r0, r6
 80076a8:	f000 f80c 	bl	80076c4 <__malloc_unlock>
 80076ac:	e794      	b.n	80075d8 <_malloc_r+0x20>
 80076ae:	6005      	str	r5, [r0, #0]
 80076b0:	e7d6      	b.n	8007660 <_malloc_r+0xa8>
 80076b2:	bf00      	nop
 80076b4:	20000614 	.word	0x20000614

080076b8 <__malloc_lock>:
 80076b8:	4801      	ldr	r0, [pc, #4]	@ (80076c0 <__malloc_lock+0x8>)
 80076ba:	f7ff b8b8 	b.w	800682e <__retarget_lock_acquire_recursive>
 80076be:	bf00      	nop
 80076c0:	2000060c 	.word	0x2000060c

080076c4 <__malloc_unlock>:
 80076c4:	4801      	ldr	r0, [pc, #4]	@ (80076cc <__malloc_unlock+0x8>)
 80076c6:	f7ff b8b3 	b.w	8006830 <__retarget_lock_release_recursive>
 80076ca:	bf00      	nop
 80076cc:	2000060c 	.word	0x2000060c

080076d0 <_Balloc>:
 80076d0:	b570      	push	{r4, r5, r6, lr}
 80076d2:	69c6      	ldr	r6, [r0, #28]
 80076d4:	4604      	mov	r4, r0
 80076d6:	460d      	mov	r5, r1
 80076d8:	b976      	cbnz	r6, 80076f8 <_Balloc+0x28>
 80076da:	2010      	movs	r0, #16
 80076dc:	f7ff ff42 	bl	8007564 <malloc>
 80076e0:	4602      	mov	r2, r0
 80076e2:	61e0      	str	r0, [r4, #28]
 80076e4:	b920      	cbnz	r0, 80076f0 <_Balloc+0x20>
 80076e6:	4b18      	ldr	r3, [pc, #96]	@ (8007748 <_Balloc+0x78>)
 80076e8:	4818      	ldr	r0, [pc, #96]	@ (800774c <_Balloc+0x7c>)
 80076ea:	216b      	movs	r1, #107	@ 0x6b
 80076ec:	f000 fc3c 	bl	8007f68 <__assert_func>
 80076f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076f4:	6006      	str	r6, [r0, #0]
 80076f6:	60c6      	str	r6, [r0, #12]
 80076f8:	69e6      	ldr	r6, [r4, #28]
 80076fa:	68f3      	ldr	r3, [r6, #12]
 80076fc:	b183      	cbz	r3, 8007720 <_Balloc+0x50>
 80076fe:	69e3      	ldr	r3, [r4, #28]
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007706:	b9b8      	cbnz	r0, 8007738 <_Balloc+0x68>
 8007708:	2101      	movs	r1, #1
 800770a:	fa01 f605 	lsl.w	r6, r1, r5
 800770e:	1d72      	adds	r2, r6, #5
 8007710:	0092      	lsls	r2, r2, #2
 8007712:	4620      	mov	r0, r4
 8007714:	f000 fc46 	bl	8007fa4 <_calloc_r>
 8007718:	b160      	cbz	r0, 8007734 <_Balloc+0x64>
 800771a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800771e:	e00e      	b.n	800773e <_Balloc+0x6e>
 8007720:	2221      	movs	r2, #33	@ 0x21
 8007722:	2104      	movs	r1, #4
 8007724:	4620      	mov	r0, r4
 8007726:	f000 fc3d 	bl	8007fa4 <_calloc_r>
 800772a:	69e3      	ldr	r3, [r4, #28]
 800772c:	60f0      	str	r0, [r6, #12]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1e4      	bne.n	80076fe <_Balloc+0x2e>
 8007734:	2000      	movs	r0, #0
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	6802      	ldr	r2, [r0, #0]
 800773a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800773e:	2300      	movs	r3, #0
 8007740:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007744:	e7f7      	b.n	8007736 <_Balloc+0x66>
 8007746:	bf00      	nop
 8007748:	08008e6d 	.word	0x08008e6d
 800774c:	08008eed 	.word	0x08008eed

08007750 <_Bfree>:
 8007750:	b570      	push	{r4, r5, r6, lr}
 8007752:	69c6      	ldr	r6, [r0, #28]
 8007754:	4605      	mov	r5, r0
 8007756:	460c      	mov	r4, r1
 8007758:	b976      	cbnz	r6, 8007778 <_Bfree+0x28>
 800775a:	2010      	movs	r0, #16
 800775c:	f7ff ff02 	bl	8007564 <malloc>
 8007760:	4602      	mov	r2, r0
 8007762:	61e8      	str	r0, [r5, #28]
 8007764:	b920      	cbnz	r0, 8007770 <_Bfree+0x20>
 8007766:	4b09      	ldr	r3, [pc, #36]	@ (800778c <_Bfree+0x3c>)
 8007768:	4809      	ldr	r0, [pc, #36]	@ (8007790 <_Bfree+0x40>)
 800776a:	218f      	movs	r1, #143	@ 0x8f
 800776c:	f000 fbfc 	bl	8007f68 <__assert_func>
 8007770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007774:	6006      	str	r6, [r0, #0]
 8007776:	60c6      	str	r6, [r0, #12]
 8007778:	b13c      	cbz	r4, 800778a <_Bfree+0x3a>
 800777a:	69eb      	ldr	r3, [r5, #28]
 800777c:	6862      	ldr	r2, [r4, #4]
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007784:	6021      	str	r1, [r4, #0]
 8007786:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800778a:	bd70      	pop	{r4, r5, r6, pc}
 800778c:	08008e6d 	.word	0x08008e6d
 8007790:	08008eed 	.word	0x08008eed

08007794 <__multadd>:
 8007794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007798:	690d      	ldr	r5, [r1, #16]
 800779a:	4607      	mov	r7, r0
 800779c:	460c      	mov	r4, r1
 800779e:	461e      	mov	r6, r3
 80077a0:	f101 0c14 	add.w	ip, r1, #20
 80077a4:	2000      	movs	r0, #0
 80077a6:	f8dc 3000 	ldr.w	r3, [ip]
 80077aa:	b299      	uxth	r1, r3
 80077ac:	fb02 6101 	mla	r1, r2, r1, r6
 80077b0:	0c1e      	lsrs	r6, r3, #16
 80077b2:	0c0b      	lsrs	r3, r1, #16
 80077b4:	fb02 3306 	mla	r3, r2, r6, r3
 80077b8:	b289      	uxth	r1, r1
 80077ba:	3001      	adds	r0, #1
 80077bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80077c0:	4285      	cmp	r5, r0
 80077c2:	f84c 1b04 	str.w	r1, [ip], #4
 80077c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80077ca:	dcec      	bgt.n	80077a6 <__multadd+0x12>
 80077cc:	b30e      	cbz	r6, 8007812 <__multadd+0x7e>
 80077ce:	68a3      	ldr	r3, [r4, #8]
 80077d0:	42ab      	cmp	r3, r5
 80077d2:	dc19      	bgt.n	8007808 <__multadd+0x74>
 80077d4:	6861      	ldr	r1, [r4, #4]
 80077d6:	4638      	mov	r0, r7
 80077d8:	3101      	adds	r1, #1
 80077da:	f7ff ff79 	bl	80076d0 <_Balloc>
 80077de:	4680      	mov	r8, r0
 80077e0:	b928      	cbnz	r0, 80077ee <__multadd+0x5a>
 80077e2:	4602      	mov	r2, r0
 80077e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007818 <__multadd+0x84>)
 80077e6:	480d      	ldr	r0, [pc, #52]	@ (800781c <__multadd+0x88>)
 80077e8:	21ba      	movs	r1, #186	@ 0xba
 80077ea:	f000 fbbd 	bl	8007f68 <__assert_func>
 80077ee:	6922      	ldr	r2, [r4, #16]
 80077f0:	3202      	adds	r2, #2
 80077f2:	f104 010c 	add.w	r1, r4, #12
 80077f6:	0092      	lsls	r2, r2, #2
 80077f8:	300c      	adds	r0, #12
 80077fa:	f000 fba7 	bl	8007f4c <memcpy>
 80077fe:	4621      	mov	r1, r4
 8007800:	4638      	mov	r0, r7
 8007802:	f7ff ffa5 	bl	8007750 <_Bfree>
 8007806:	4644      	mov	r4, r8
 8007808:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800780c:	3501      	adds	r5, #1
 800780e:	615e      	str	r6, [r3, #20]
 8007810:	6125      	str	r5, [r4, #16]
 8007812:	4620      	mov	r0, r4
 8007814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007818:	08008edc 	.word	0x08008edc
 800781c:	08008eed 	.word	0x08008eed

08007820 <__hi0bits>:
 8007820:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007824:	4603      	mov	r3, r0
 8007826:	bf36      	itet	cc
 8007828:	0403      	lslcc	r3, r0, #16
 800782a:	2000      	movcs	r0, #0
 800782c:	2010      	movcc	r0, #16
 800782e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007832:	bf3c      	itt	cc
 8007834:	021b      	lslcc	r3, r3, #8
 8007836:	3008      	addcc	r0, #8
 8007838:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800783c:	bf3c      	itt	cc
 800783e:	011b      	lslcc	r3, r3, #4
 8007840:	3004      	addcc	r0, #4
 8007842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007846:	bf3c      	itt	cc
 8007848:	009b      	lslcc	r3, r3, #2
 800784a:	3002      	addcc	r0, #2
 800784c:	2b00      	cmp	r3, #0
 800784e:	db05      	blt.n	800785c <__hi0bits+0x3c>
 8007850:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007854:	f100 0001 	add.w	r0, r0, #1
 8007858:	bf08      	it	eq
 800785a:	2020      	moveq	r0, #32
 800785c:	4770      	bx	lr

0800785e <__lo0bits>:
 800785e:	6803      	ldr	r3, [r0, #0]
 8007860:	4602      	mov	r2, r0
 8007862:	f013 0007 	ands.w	r0, r3, #7
 8007866:	d00b      	beq.n	8007880 <__lo0bits+0x22>
 8007868:	07d9      	lsls	r1, r3, #31
 800786a:	d421      	bmi.n	80078b0 <__lo0bits+0x52>
 800786c:	0798      	lsls	r0, r3, #30
 800786e:	bf49      	itett	mi
 8007870:	085b      	lsrmi	r3, r3, #1
 8007872:	089b      	lsrpl	r3, r3, #2
 8007874:	2001      	movmi	r0, #1
 8007876:	6013      	strmi	r3, [r2, #0]
 8007878:	bf5c      	itt	pl
 800787a:	6013      	strpl	r3, [r2, #0]
 800787c:	2002      	movpl	r0, #2
 800787e:	4770      	bx	lr
 8007880:	b299      	uxth	r1, r3
 8007882:	b909      	cbnz	r1, 8007888 <__lo0bits+0x2a>
 8007884:	0c1b      	lsrs	r3, r3, #16
 8007886:	2010      	movs	r0, #16
 8007888:	b2d9      	uxtb	r1, r3
 800788a:	b909      	cbnz	r1, 8007890 <__lo0bits+0x32>
 800788c:	3008      	adds	r0, #8
 800788e:	0a1b      	lsrs	r3, r3, #8
 8007890:	0719      	lsls	r1, r3, #28
 8007892:	bf04      	itt	eq
 8007894:	091b      	lsreq	r3, r3, #4
 8007896:	3004      	addeq	r0, #4
 8007898:	0799      	lsls	r1, r3, #30
 800789a:	bf04      	itt	eq
 800789c:	089b      	lsreq	r3, r3, #2
 800789e:	3002      	addeq	r0, #2
 80078a0:	07d9      	lsls	r1, r3, #31
 80078a2:	d403      	bmi.n	80078ac <__lo0bits+0x4e>
 80078a4:	085b      	lsrs	r3, r3, #1
 80078a6:	f100 0001 	add.w	r0, r0, #1
 80078aa:	d003      	beq.n	80078b4 <__lo0bits+0x56>
 80078ac:	6013      	str	r3, [r2, #0]
 80078ae:	4770      	bx	lr
 80078b0:	2000      	movs	r0, #0
 80078b2:	4770      	bx	lr
 80078b4:	2020      	movs	r0, #32
 80078b6:	4770      	bx	lr

080078b8 <__i2b>:
 80078b8:	b510      	push	{r4, lr}
 80078ba:	460c      	mov	r4, r1
 80078bc:	2101      	movs	r1, #1
 80078be:	f7ff ff07 	bl	80076d0 <_Balloc>
 80078c2:	4602      	mov	r2, r0
 80078c4:	b928      	cbnz	r0, 80078d2 <__i2b+0x1a>
 80078c6:	4b05      	ldr	r3, [pc, #20]	@ (80078dc <__i2b+0x24>)
 80078c8:	4805      	ldr	r0, [pc, #20]	@ (80078e0 <__i2b+0x28>)
 80078ca:	f240 1145 	movw	r1, #325	@ 0x145
 80078ce:	f000 fb4b 	bl	8007f68 <__assert_func>
 80078d2:	2301      	movs	r3, #1
 80078d4:	6144      	str	r4, [r0, #20]
 80078d6:	6103      	str	r3, [r0, #16]
 80078d8:	bd10      	pop	{r4, pc}
 80078da:	bf00      	nop
 80078dc:	08008edc 	.word	0x08008edc
 80078e0:	08008eed 	.word	0x08008eed

080078e4 <__multiply>:
 80078e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e8:	4614      	mov	r4, r2
 80078ea:	690a      	ldr	r2, [r1, #16]
 80078ec:	6923      	ldr	r3, [r4, #16]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	bfa8      	it	ge
 80078f2:	4623      	movge	r3, r4
 80078f4:	460f      	mov	r7, r1
 80078f6:	bfa4      	itt	ge
 80078f8:	460c      	movge	r4, r1
 80078fa:	461f      	movge	r7, r3
 80078fc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007900:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007904:	68a3      	ldr	r3, [r4, #8]
 8007906:	6861      	ldr	r1, [r4, #4]
 8007908:	eb0a 0609 	add.w	r6, sl, r9
 800790c:	42b3      	cmp	r3, r6
 800790e:	b085      	sub	sp, #20
 8007910:	bfb8      	it	lt
 8007912:	3101      	addlt	r1, #1
 8007914:	f7ff fedc 	bl	80076d0 <_Balloc>
 8007918:	b930      	cbnz	r0, 8007928 <__multiply+0x44>
 800791a:	4602      	mov	r2, r0
 800791c:	4b44      	ldr	r3, [pc, #272]	@ (8007a30 <__multiply+0x14c>)
 800791e:	4845      	ldr	r0, [pc, #276]	@ (8007a34 <__multiply+0x150>)
 8007920:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007924:	f000 fb20 	bl	8007f68 <__assert_func>
 8007928:	f100 0514 	add.w	r5, r0, #20
 800792c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007930:	462b      	mov	r3, r5
 8007932:	2200      	movs	r2, #0
 8007934:	4543      	cmp	r3, r8
 8007936:	d321      	bcc.n	800797c <__multiply+0x98>
 8007938:	f107 0114 	add.w	r1, r7, #20
 800793c:	f104 0214 	add.w	r2, r4, #20
 8007940:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007944:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007948:	9302      	str	r3, [sp, #8]
 800794a:	1b13      	subs	r3, r2, r4
 800794c:	3b15      	subs	r3, #21
 800794e:	f023 0303 	bic.w	r3, r3, #3
 8007952:	3304      	adds	r3, #4
 8007954:	f104 0715 	add.w	r7, r4, #21
 8007958:	42ba      	cmp	r2, r7
 800795a:	bf38      	it	cc
 800795c:	2304      	movcc	r3, #4
 800795e:	9301      	str	r3, [sp, #4]
 8007960:	9b02      	ldr	r3, [sp, #8]
 8007962:	9103      	str	r1, [sp, #12]
 8007964:	428b      	cmp	r3, r1
 8007966:	d80c      	bhi.n	8007982 <__multiply+0x9e>
 8007968:	2e00      	cmp	r6, #0
 800796a:	dd03      	ble.n	8007974 <__multiply+0x90>
 800796c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007970:	2b00      	cmp	r3, #0
 8007972:	d05b      	beq.n	8007a2c <__multiply+0x148>
 8007974:	6106      	str	r6, [r0, #16]
 8007976:	b005      	add	sp, #20
 8007978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797c:	f843 2b04 	str.w	r2, [r3], #4
 8007980:	e7d8      	b.n	8007934 <__multiply+0x50>
 8007982:	f8b1 a000 	ldrh.w	sl, [r1]
 8007986:	f1ba 0f00 	cmp.w	sl, #0
 800798a:	d024      	beq.n	80079d6 <__multiply+0xf2>
 800798c:	f104 0e14 	add.w	lr, r4, #20
 8007990:	46a9      	mov	r9, r5
 8007992:	f04f 0c00 	mov.w	ip, #0
 8007996:	f85e 7b04 	ldr.w	r7, [lr], #4
 800799a:	f8d9 3000 	ldr.w	r3, [r9]
 800799e:	fa1f fb87 	uxth.w	fp, r7
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80079a8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80079ac:	f8d9 7000 	ldr.w	r7, [r9]
 80079b0:	4463      	add	r3, ip
 80079b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80079b6:	fb0a c70b 	mla	r7, sl, fp, ip
 80079ba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80079be:	b29b      	uxth	r3, r3
 80079c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80079c4:	4572      	cmp	r2, lr
 80079c6:	f849 3b04 	str.w	r3, [r9], #4
 80079ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80079ce:	d8e2      	bhi.n	8007996 <__multiply+0xb2>
 80079d0:	9b01      	ldr	r3, [sp, #4]
 80079d2:	f845 c003 	str.w	ip, [r5, r3]
 80079d6:	9b03      	ldr	r3, [sp, #12]
 80079d8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80079dc:	3104      	adds	r1, #4
 80079de:	f1b9 0f00 	cmp.w	r9, #0
 80079e2:	d021      	beq.n	8007a28 <__multiply+0x144>
 80079e4:	682b      	ldr	r3, [r5, #0]
 80079e6:	f104 0c14 	add.w	ip, r4, #20
 80079ea:	46ae      	mov	lr, r5
 80079ec:	f04f 0a00 	mov.w	sl, #0
 80079f0:	f8bc b000 	ldrh.w	fp, [ip]
 80079f4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80079f8:	fb09 770b 	mla	r7, r9, fp, r7
 80079fc:	4457      	add	r7, sl
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007a04:	f84e 3b04 	str.w	r3, [lr], #4
 8007a08:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a10:	f8be 3000 	ldrh.w	r3, [lr]
 8007a14:	fb09 330a 	mla	r3, r9, sl, r3
 8007a18:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007a1c:	4562      	cmp	r2, ip
 8007a1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a22:	d8e5      	bhi.n	80079f0 <__multiply+0x10c>
 8007a24:	9f01      	ldr	r7, [sp, #4]
 8007a26:	51eb      	str	r3, [r5, r7]
 8007a28:	3504      	adds	r5, #4
 8007a2a:	e799      	b.n	8007960 <__multiply+0x7c>
 8007a2c:	3e01      	subs	r6, #1
 8007a2e:	e79b      	b.n	8007968 <__multiply+0x84>
 8007a30:	08008edc 	.word	0x08008edc
 8007a34:	08008eed 	.word	0x08008eed

08007a38 <__pow5mult>:
 8007a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a3c:	4615      	mov	r5, r2
 8007a3e:	f012 0203 	ands.w	r2, r2, #3
 8007a42:	4607      	mov	r7, r0
 8007a44:	460e      	mov	r6, r1
 8007a46:	d007      	beq.n	8007a58 <__pow5mult+0x20>
 8007a48:	4c25      	ldr	r4, [pc, #148]	@ (8007ae0 <__pow5mult+0xa8>)
 8007a4a:	3a01      	subs	r2, #1
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a52:	f7ff fe9f 	bl	8007794 <__multadd>
 8007a56:	4606      	mov	r6, r0
 8007a58:	10ad      	asrs	r5, r5, #2
 8007a5a:	d03d      	beq.n	8007ad8 <__pow5mult+0xa0>
 8007a5c:	69fc      	ldr	r4, [r7, #28]
 8007a5e:	b97c      	cbnz	r4, 8007a80 <__pow5mult+0x48>
 8007a60:	2010      	movs	r0, #16
 8007a62:	f7ff fd7f 	bl	8007564 <malloc>
 8007a66:	4602      	mov	r2, r0
 8007a68:	61f8      	str	r0, [r7, #28]
 8007a6a:	b928      	cbnz	r0, 8007a78 <__pow5mult+0x40>
 8007a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ae4 <__pow5mult+0xac>)
 8007a6e:	481e      	ldr	r0, [pc, #120]	@ (8007ae8 <__pow5mult+0xb0>)
 8007a70:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007a74:	f000 fa78 	bl	8007f68 <__assert_func>
 8007a78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a7c:	6004      	str	r4, [r0, #0]
 8007a7e:	60c4      	str	r4, [r0, #12]
 8007a80:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007a84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a88:	b94c      	cbnz	r4, 8007a9e <__pow5mult+0x66>
 8007a8a:	f240 2171 	movw	r1, #625	@ 0x271
 8007a8e:	4638      	mov	r0, r7
 8007a90:	f7ff ff12 	bl	80078b8 <__i2b>
 8007a94:	2300      	movs	r3, #0
 8007a96:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	6003      	str	r3, [r0, #0]
 8007a9e:	f04f 0900 	mov.w	r9, #0
 8007aa2:	07eb      	lsls	r3, r5, #31
 8007aa4:	d50a      	bpl.n	8007abc <__pow5mult+0x84>
 8007aa6:	4631      	mov	r1, r6
 8007aa8:	4622      	mov	r2, r4
 8007aaa:	4638      	mov	r0, r7
 8007aac:	f7ff ff1a 	bl	80078e4 <__multiply>
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4680      	mov	r8, r0
 8007ab4:	4638      	mov	r0, r7
 8007ab6:	f7ff fe4b 	bl	8007750 <_Bfree>
 8007aba:	4646      	mov	r6, r8
 8007abc:	106d      	asrs	r5, r5, #1
 8007abe:	d00b      	beq.n	8007ad8 <__pow5mult+0xa0>
 8007ac0:	6820      	ldr	r0, [r4, #0]
 8007ac2:	b938      	cbnz	r0, 8007ad4 <__pow5mult+0x9c>
 8007ac4:	4622      	mov	r2, r4
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	4638      	mov	r0, r7
 8007aca:	f7ff ff0b 	bl	80078e4 <__multiply>
 8007ace:	6020      	str	r0, [r4, #0]
 8007ad0:	f8c0 9000 	str.w	r9, [r0]
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	e7e4      	b.n	8007aa2 <__pow5mult+0x6a>
 8007ad8:	4630      	mov	r0, r6
 8007ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ade:	bf00      	nop
 8007ae0:	08008f48 	.word	0x08008f48
 8007ae4:	08008e6d 	.word	0x08008e6d
 8007ae8:	08008eed 	.word	0x08008eed

08007aec <__lshift>:
 8007aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007af0:	460c      	mov	r4, r1
 8007af2:	6849      	ldr	r1, [r1, #4]
 8007af4:	6923      	ldr	r3, [r4, #16]
 8007af6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007afa:	68a3      	ldr	r3, [r4, #8]
 8007afc:	4607      	mov	r7, r0
 8007afe:	4691      	mov	r9, r2
 8007b00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b04:	f108 0601 	add.w	r6, r8, #1
 8007b08:	42b3      	cmp	r3, r6
 8007b0a:	db0b      	blt.n	8007b24 <__lshift+0x38>
 8007b0c:	4638      	mov	r0, r7
 8007b0e:	f7ff fddf 	bl	80076d0 <_Balloc>
 8007b12:	4605      	mov	r5, r0
 8007b14:	b948      	cbnz	r0, 8007b2a <__lshift+0x3e>
 8007b16:	4602      	mov	r2, r0
 8007b18:	4b28      	ldr	r3, [pc, #160]	@ (8007bbc <__lshift+0xd0>)
 8007b1a:	4829      	ldr	r0, [pc, #164]	@ (8007bc0 <__lshift+0xd4>)
 8007b1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b20:	f000 fa22 	bl	8007f68 <__assert_func>
 8007b24:	3101      	adds	r1, #1
 8007b26:	005b      	lsls	r3, r3, #1
 8007b28:	e7ee      	b.n	8007b08 <__lshift+0x1c>
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	f100 0114 	add.w	r1, r0, #20
 8007b30:	f100 0210 	add.w	r2, r0, #16
 8007b34:	4618      	mov	r0, r3
 8007b36:	4553      	cmp	r3, sl
 8007b38:	db33      	blt.n	8007ba2 <__lshift+0xb6>
 8007b3a:	6920      	ldr	r0, [r4, #16]
 8007b3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b40:	f104 0314 	add.w	r3, r4, #20
 8007b44:	f019 091f 	ands.w	r9, r9, #31
 8007b48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007b50:	d02b      	beq.n	8007baa <__lshift+0xbe>
 8007b52:	f1c9 0e20 	rsb	lr, r9, #32
 8007b56:	468a      	mov	sl, r1
 8007b58:	2200      	movs	r2, #0
 8007b5a:	6818      	ldr	r0, [r3, #0]
 8007b5c:	fa00 f009 	lsl.w	r0, r0, r9
 8007b60:	4310      	orrs	r0, r2
 8007b62:	f84a 0b04 	str.w	r0, [sl], #4
 8007b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b6a:	459c      	cmp	ip, r3
 8007b6c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b70:	d8f3      	bhi.n	8007b5a <__lshift+0x6e>
 8007b72:	ebac 0304 	sub.w	r3, ip, r4
 8007b76:	3b15      	subs	r3, #21
 8007b78:	f023 0303 	bic.w	r3, r3, #3
 8007b7c:	3304      	adds	r3, #4
 8007b7e:	f104 0015 	add.w	r0, r4, #21
 8007b82:	4584      	cmp	ip, r0
 8007b84:	bf38      	it	cc
 8007b86:	2304      	movcc	r3, #4
 8007b88:	50ca      	str	r2, [r1, r3]
 8007b8a:	b10a      	cbz	r2, 8007b90 <__lshift+0xa4>
 8007b8c:	f108 0602 	add.w	r6, r8, #2
 8007b90:	3e01      	subs	r6, #1
 8007b92:	4638      	mov	r0, r7
 8007b94:	612e      	str	r6, [r5, #16]
 8007b96:	4621      	mov	r1, r4
 8007b98:	f7ff fdda 	bl	8007750 <_Bfree>
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ba2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	e7c5      	b.n	8007b36 <__lshift+0x4a>
 8007baa:	3904      	subs	r1, #4
 8007bac:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007bb4:	459c      	cmp	ip, r3
 8007bb6:	d8f9      	bhi.n	8007bac <__lshift+0xc0>
 8007bb8:	e7ea      	b.n	8007b90 <__lshift+0xa4>
 8007bba:	bf00      	nop
 8007bbc:	08008edc 	.word	0x08008edc
 8007bc0:	08008eed 	.word	0x08008eed

08007bc4 <__mcmp>:
 8007bc4:	690a      	ldr	r2, [r1, #16]
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	6900      	ldr	r0, [r0, #16]
 8007bca:	1a80      	subs	r0, r0, r2
 8007bcc:	b530      	push	{r4, r5, lr}
 8007bce:	d10e      	bne.n	8007bee <__mcmp+0x2a>
 8007bd0:	3314      	adds	r3, #20
 8007bd2:	3114      	adds	r1, #20
 8007bd4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007bd8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007bdc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007be0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007be4:	4295      	cmp	r5, r2
 8007be6:	d003      	beq.n	8007bf0 <__mcmp+0x2c>
 8007be8:	d205      	bcs.n	8007bf6 <__mcmp+0x32>
 8007bea:	f04f 30ff 	mov.w	r0, #4294967295
 8007bee:	bd30      	pop	{r4, r5, pc}
 8007bf0:	42a3      	cmp	r3, r4
 8007bf2:	d3f3      	bcc.n	8007bdc <__mcmp+0x18>
 8007bf4:	e7fb      	b.n	8007bee <__mcmp+0x2a>
 8007bf6:	2001      	movs	r0, #1
 8007bf8:	e7f9      	b.n	8007bee <__mcmp+0x2a>
	...

08007bfc <__mdiff>:
 8007bfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c00:	4689      	mov	r9, r1
 8007c02:	4606      	mov	r6, r0
 8007c04:	4611      	mov	r1, r2
 8007c06:	4648      	mov	r0, r9
 8007c08:	4614      	mov	r4, r2
 8007c0a:	f7ff ffdb 	bl	8007bc4 <__mcmp>
 8007c0e:	1e05      	subs	r5, r0, #0
 8007c10:	d112      	bne.n	8007c38 <__mdiff+0x3c>
 8007c12:	4629      	mov	r1, r5
 8007c14:	4630      	mov	r0, r6
 8007c16:	f7ff fd5b 	bl	80076d0 <_Balloc>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	b928      	cbnz	r0, 8007c2a <__mdiff+0x2e>
 8007c1e:	4b3f      	ldr	r3, [pc, #252]	@ (8007d1c <__mdiff+0x120>)
 8007c20:	f240 2137 	movw	r1, #567	@ 0x237
 8007c24:	483e      	ldr	r0, [pc, #248]	@ (8007d20 <__mdiff+0x124>)
 8007c26:	f000 f99f 	bl	8007f68 <__assert_func>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c30:	4610      	mov	r0, r2
 8007c32:	b003      	add	sp, #12
 8007c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c38:	bfbc      	itt	lt
 8007c3a:	464b      	movlt	r3, r9
 8007c3c:	46a1      	movlt	r9, r4
 8007c3e:	4630      	mov	r0, r6
 8007c40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007c44:	bfba      	itte	lt
 8007c46:	461c      	movlt	r4, r3
 8007c48:	2501      	movlt	r5, #1
 8007c4a:	2500      	movge	r5, #0
 8007c4c:	f7ff fd40 	bl	80076d0 <_Balloc>
 8007c50:	4602      	mov	r2, r0
 8007c52:	b918      	cbnz	r0, 8007c5c <__mdiff+0x60>
 8007c54:	4b31      	ldr	r3, [pc, #196]	@ (8007d1c <__mdiff+0x120>)
 8007c56:	f240 2145 	movw	r1, #581	@ 0x245
 8007c5a:	e7e3      	b.n	8007c24 <__mdiff+0x28>
 8007c5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007c60:	6926      	ldr	r6, [r4, #16]
 8007c62:	60c5      	str	r5, [r0, #12]
 8007c64:	f109 0310 	add.w	r3, r9, #16
 8007c68:	f109 0514 	add.w	r5, r9, #20
 8007c6c:	f104 0e14 	add.w	lr, r4, #20
 8007c70:	f100 0b14 	add.w	fp, r0, #20
 8007c74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007c78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007c7c:	9301      	str	r3, [sp, #4]
 8007c7e:	46d9      	mov	r9, fp
 8007c80:	f04f 0c00 	mov.w	ip, #0
 8007c84:	9b01      	ldr	r3, [sp, #4]
 8007c86:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007c8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007c8e:	9301      	str	r3, [sp, #4]
 8007c90:	fa1f f38a 	uxth.w	r3, sl
 8007c94:	4619      	mov	r1, r3
 8007c96:	b283      	uxth	r3, r0
 8007c98:	1acb      	subs	r3, r1, r3
 8007c9a:	0c00      	lsrs	r0, r0, #16
 8007c9c:	4463      	add	r3, ip
 8007c9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ca2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007cac:	4576      	cmp	r6, lr
 8007cae:	f849 3b04 	str.w	r3, [r9], #4
 8007cb2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007cb6:	d8e5      	bhi.n	8007c84 <__mdiff+0x88>
 8007cb8:	1b33      	subs	r3, r6, r4
 8007cba:	3b15      	subs	r3, #21
 8007cbc:	f023 0303 	bic.w	r3, r3, #3
 8007cc0:	3415      	adds	r4, #21
 8007cc2:	3304      	adds	r3, #4
 8007cc4:	42a6      	cmp	r6, r4
 8007cc6:	bf38      	it	cc
 8007cc8:	2304      	movcc	r3, #4
 8007cca:	441d      	add	r5, r3
 8007ccc:	445b      	add	r3, fp
 8007cce:	461e      	mov	r6, r3
 8007cd0:	462c      	mov	r4, r5
 8007cd2:	4544      	cmp	r4, r8
 8007cd4:	d30e      	bcc.n	8007cf4 <__mdiff+0xf8>
 8007cd6:	f108 0103 	add.w	r1, r8, #3
 8007cda:	1b49      	subs	r1, r1, r5
 8007cdc:	f021 0103 	bic.w	r1, r1, #3
 8007ce0:	3d03      	subs	r5, #3
 8007ce2:	45a8      	cmp	r8, r5
 8007ce4:	bf38      	it	cc
 8007ce6:	2100      	movcc	r1, #0
 8007ce8:	440b      	add	r3, r1
 8007cea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007cee:	b191      	cbz	r1, 8007d16 <__mdiff+0x11a>
 8007cf0:	6117      	str	r7, [r2, #16]
 8007cf2:	e79d      	b.n	8007c30 <__mdiff+0x34>
 8007cf4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007cf8:	46e6      	mov	lr, ip
 8007cfa:	0c08      	lsrs	r0, r1, #16
 8007cfc:	fa1c fc81 	uxtah	ip, ip, r1
 8007d00:	4471      	add	r1, lr
 8007d02:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d06:	b289      	uxth	r1, r1
 8007d08:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d0c:	f846 1b04 	str.w	r1, [r6], #4
 8007d10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d14:	e7dd      	b.n	8007cd2 <__mdiff+0xd6>
 8007d16:	3f01      	subs	r7, #1
 8007d18:	e7e7      	b.n	8007cea <__mdiff+0xee>
 8007d1a:	bf00      	nop
 8007d1c:	08008edc 	.word	0x08008edc
 8007d20:	08008eed 	.word	0x08008eed

08007d24 <__d2b>:
 8007d24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d28:	460f      	mov	r7, r1
 8007d2a:	2101      	movs	r1, #1
 8007d2c:	ec59 8b10 	vmov	r8, r9, d0
 8007d30:	4616      	mov	r6, r2
 8007d32:	f7ff fccd 	bl	80076d0 <_Balloc>
 8007d36:	4604      	mov	r4, r0
 8007d38:	b930      	cbnz	r0, 8007d48 <__d2b+0x24>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	4b23      	ldr	r3, [pc, #140]	@ (8007dcc <__d2b+0xa8>)
 8007d3e:	4824      	ldr	r0, [pc, #144]	@ (8007dd0 <__d2b+0xac>)
 8007d40:	f240 310f 	movw	r1, #783	@ 0x30f
 8007d44:	f000 f910 	bl	8007f68 <__assert_func>
 8007d48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d50:	b10d      	cbz	r5, 8007d56 <__d2b+0x32>
 8007d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d56:	9301      	str	r3, [sp, #4]
 8007d58:	f1b8 0300 	subs.w	r3, r8, #0
 8007d5c:	d023      	beq.n	8007da6 <__d2b+0x82>
 8007d5e:	4668      	mov	r0, sp
 8007d60:	9300      	str	r3, [sp, #0]
 8007d62:	f7ff fd7c 	bl	800785e <__lo0bits>
 8007d66:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d6a:	b1d0      	cbz	r0, 8007da2 <__d2b+0x7e>
 8007d6c:	f1c0 0320 	rsb	r3, r0, #32
 8007d70:	fa02 f303 	lsl.w	r3, r2, r3
 8007d74:	430b      	orrs	r3, r1
 8007d76:	40c2      	lsrs	r2, r0
 8007d78:	6163      	str	r3, [r4, #20]
 8007d7a:	9201      	str	r2, [sp, #4]
 8007d7c:	9b01      	ldr	r3, [sp, #4]
 8007d7e:	61a3      	str	r3, [r4, #24]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	bf0c      	ite	eq
 8007d84:	2201      	moveq	r2, #1
 8007d86:	2202      	movne	r2, #2
 8007d88:	6122      	str	r2, [r4, #16]
 8007d8a:	b1a5      	cbz	r5, 8007db6 <__d2b+0x92>
 8007d8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007d90:	4405      	add	r5, r0
 8007d92:	603d      	str	r5, [r7, #0]
 8007d94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007d98:	6030      	str	r0, [r6, #0]
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	b003      	add	sp, #12
 8007d9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007da2:	6161      	str	r1, [r4, #20]
 8007da4:	e7ea      	b.n	8007d7c <__d2b+0x58>
 8007da6:	a801      	add	r0, sp, #4
 8007da8:	f7ff fd59 	bl	800785e <__lo0bits>
 8007dac:	9b01      	ldr	r3, [sp, #4]
 8007dae:	6163      	str	r3, [r4, #20]
 8007db0:	3020      	adds	r0, #32
 8007db2:	2201      	movs	r2, #1
 8007db4:	e7e8      	b.n	8007d88 <__d2b+0x64>
 8007db6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007dba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007dbe:	6038      	str	r0, [r7, #0]
 8007dc0:	6918      	ldr	r0, [r3, #16]
 8007dc2:	f7ff fd2d 	bl	8007820 <__hi0bits>
 8007dc6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007dca:	e7e5      	b.n	8007d98 <__d2b+0x74>
 8007dcc:	08008edc 	.word	0x08008edc
 8007dd0:	08008eed 	.word	0x08008eed

08007dd4 <__sflush_r>:
 8007dd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ddc:	0716      	lsls	r6, r2, #28
 8007dde:	4605      	mov	r5, r0
 8007de0:	460c      	mov	r4, r1
 8007de2:	d454      	bmi.n	8007e8e <__sflush_r+0xba>
 8007de4:	684b      	ldr	r3, [r1, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	dc02      	bgt.n	8007df0 <__sflush_r+0x1c>
 8007dea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	dd48      	ble.n	8007e82 <__sflush_r+0xae>
 8007df0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007df2:	2e00      	cmp	r6, #0
 8007df4:	d045      	beq.n	8007e82 <__sflush_r+0xae>
 8007df6:	2300      	movs	r3, #0
 8007df8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007dfc:	682f      	ldr	r7, [r5, #0]
 8007dfe:	6a21      	ldr	r1, [r4, #32]
 8007e00:	602b      	str	r3, [r5, #0]
 8007e02:	d030      	beq.n	8007e66 <__sflush_r+0x92>
 8007e04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e06:	89a3      	ldrh	r3, [r4, #12]
 8007e08:	0759      	lsls	r1, r3, #29
 8007e0a:	d505      	bpl.n	8007e18 <__sflush_r+0x44>
 8007e0c:	6863      	ldr	r3, [r4, #4]
 8007e0e:	1ad2      	subs	r2, r2, r3
 8007e10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e12:	b10b      	cbz	r3, 8007e18 <__sflush_r+0x44>
 8007e14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e16:	1ad2      	subs	r2, r2, r3
 8007e18:	2300      	movs	r3, #0
 8007e1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e1c:	6a21      	ldr	r1, [r4, #32]
 8007e1e:	4628      	mov	r0, r5
 8007e20:	47b0      	blx	r6
 8007e22:	1c43      	adds	r3, r0, #1
 8007e24:	89a3      	ldrh	r3, [r4, #12]
 8007e26:	d106      	bne.n	8007e36 <__sflush_r+0x62>
 8007e28:	6829      	ldr	r1, [r5, #0]
 8007e2a:	291d      	cmp	r1, #29
 8007e2c:	d82b      	bhi.n	8007e86 <__sflush_r+0xb2>
 8007e2e:	4a2a      	ldr	r2, [pc, #168]	@ (8007ed8 <__sflush_r+0x104>)
 8007e30:	410a      	asrs	r2, r1
 8007e32:	07d6      	lsls	r6, r2, #31
 8007e34:	d427      	bmi.n	8007e86 <__sflush_r+0xb2>
 8007e36:	2200      	movs	r2, #0
 8007e38:	6062      	str	r2, [r4, #4]
 8007e3a:	04d9      	lsls	r1, r3, #19
 8007e3c:	6922      	ldr	r2, [r4, #16]
 8007e3e:	6022      	str	r2, [r4, #0]
 8007e40:	d504      	bpl.n	8007e4c <__sflush_r+0x78>
 8007e42:	1c42      	adds	r2, r0, #1
 8007e44:	d101      	bne.n	8007e4a <__sflush_r+0x76>
 8007e46:	682b      	ldr	r3, [r5, #0]
 8007e48:	b903      	cbnz	r3, 8007e4c <__sflush_r+0x78>
 8007e4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e4e:	602f      	str	r7, [r5, #0]
 8007e50:	b1b9      	cbz	r1, 8007e82 <__sflush_r+0xae>
 8007e52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e56:	4299      	cmp	r1, r3
 8007e58:	d002      	beq.n	8007e60 <__sflush_r+0x8c>
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	f7ff fb38 	bl	80074d0 <_free_r>
 8007e60:	2300      	movs	r3, #0
 8007e62:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e64:	e00d      	b.n	8007e82 <__sflush_r+0xae>
 8007e66:	2301      	movs	r3, #1
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b0      	blx	r6
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	1c50      	adds	r0, r2, #1
 8007e70:	d1c9      	bne.n	8007e06 <__sflush_r+0x32>
 8007e72:	682b      	ldr	r3, [r5, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d0c6      	beq.n	8007e06 <__sflush_r+0x32>
 8007e78:	2b1d      	cmp	r3, #29
 8007e7a:	d001      	beq.n	8007e80 <__sflush_r+0xac>
 8007e7c:	2b16      	cmp	r3, #22
 8007e7e:	d11e      	bne.n	8007ebe <__sflush_r+0xea>
 8007e80:	602f      	str	r7, [r5, #0]
 8007e82:	2000      	movs	r0, #0
 8007e84:	e022      	b.n	8007ecc <__sflush_r+0xf8>
 8007e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e8a:	b21b      	sxth	r3, r3
 8007e8c:	e01b      	b.n	8007ec6 <__sflush_r+0xf2>
 8007e8e:	690f      	ldr	r7, [r1, #16]
 8007e90:	2f00      	cmp	r7, #0
 8007e92:	d0f6      	beq.n	8007e82 <__sflush_r+0xae>
 8007e94:	0793      	lsls	r3, r2, #30
 8007e96:	680e      	ldr	r6, [r1, #0]
 8007e98:	bf08      	it	eq
 8007e9a:	694b      	ldreq	r3, [r1, #20]
 8007e9c:	600f      	str	r7, [r1, #0]
 8007e9e:	bf18      	it	ne
 8007ea0:	2300      	movne	r3, #0
 8007ea2:	eba6 0807 	sub.w	r8, r6, r7
 8007ea6:	608b      	str	r3, [r1, #8]
 8007ea8:	f1b8 0f00 	cmp.w	r8, #0
 8007eac:	dde9      	ble.n	8007e82 <__sflush_r+0xae>
 8007eae:	6a21      	ldr	r1, [r4, #32]
 8007eb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007eb2:	4643      	mov	r3, r8
 8007eb4:	463a      	mov	r2, r7
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	47b0      	blx	r6
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	dc08      	bgt.n	8007ed0 <__sflush_r+0xfc>
 8007ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ec2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ec6:	81a3      	strh	r3, [r4, #12]
 8007ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ed0:	4407      	add	r7, r0
 8007ed2:	eba8 0800 	sub.w	r8, r8, r0
 8007ed6:	e7e7      	b.n	8007ea8 <__sflush_r+0xd4>
 8007ed8:	dfbffffe 	.word	0xdfbffffe

08007edc <_fflush_r>:
 8007edc:	b538      	push	{r3, r4, r5, lr}
 8007ede:	690b      	ldr	r3, [r1, #16]
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	b913      	cbnz	r3, 8007eec <_fflush_r+0x10>
 8007ee6:	2500      	movs	r5, #0
 8007ee8:	4628      	mov	r0, r5
 8007eea:	bd38      	pop	{r3, r4, r5, pc}
 8007eec:	b118      	cbz	r0, 8007ef6 <_fflush_r+0x1a>
 8007eee:	6a03      	ldr	r3, [r0, #32]
 8007ef0:	b90b      	cbnz	r3, 8007ef6 <_fflush_r+0x1a>
 8007ef2:	f7fe fba5 	bl	8006640 <__sinit>
 8007ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d0f3      	beq.n	8007ee6 <_fflush_r+0xa>
 8007efe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f00:	07d0      	lsls	r0, r2, #31
 8007f02:	d404      	bmi.n	8007f0e <_fflush_r+0x32>
 8007f04:	0599      	lsls	r1, r3, #22
 8007f06:	d402      	bmi.n	8007f0e <_fflush_r+0x32>
 8007f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f0a:	f7fe fc90 	bl	800682e <__retarget_lock_acquire_recursive>
 8007f0e:	4628      	mov	r0, r5
 8007f10:	4621      	mov	r1, r4
 8007f12:	f7ff ff5f 	bl	8007dd4 <__sflush_r>
 8007f16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f18:	07da      	lsls	r2, r3, #31
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	d4e4      	bmi.n	8007ee8 <_fflush_r+0xc>
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	059b      	lsls	r3, r3, #22
 8007f22:	d4e1      	bmi.n	8007ee8 <_fflush_r+0xc>
 8007f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f26:	f7fe fc83 	bl	8006830 <__retarget_lock_release_recursive>
 8007f2a:	e7dd      	b.n	8007ee8 <_fflush_r+0xc>

08007f2c <_sbrk_r>:
 8007f2c:	b538      	push	{r3, r4, r5, lr}
 8007f2e:	4d06      	ldr	r5, [pc, #24]	@ (8007f48 <_sbrk_r+0x1c>)
 8007f30:	2300      	movs	r3, #0
 8007f32:	4604      	mov	r4, r0
 8007f34:	4608      	mov	r0, r1
 8007f36:	602b      	str	r3, [r5, #0]
 8007f38:	f7fa fba2 	bl	8002680 <_sbrk>
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	d102      	bne.n	8007f46 <_sbrk_r+0x1a>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	b103      	cbz	r3, 8007f46 <_sbrk_r+0x1a>
 8007f44:	6023      	str	r3, [r4, #0]
 8007f46:	bd38      	pop	{r3, r4, r5, pc}
 8007f48:	20000608 	.word	0x20000608

08007f4c <memcpy>:
 8007f4c:	440a      	add	r2, r1
 8007f4e:	4291      	cmp	r1, r2
 8007f50:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f54:	d100      	bne.n	8007f58 <memcpy+0xc>
 8007f56:	4770      	bx	lr
 8007f58:	b510      	push	{r4, lr}
 8007f5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f62:	4291      	cmp	r1, r2
 8007f64:	d1f9      	bne.n	8007f5a <memcpy+0xe>
 8007f66:	bd10      	pop	{r4, pc}

08007f68 <__assert_func>:
 8007f68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f6a:	4614      	mov	r4, r2
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	4b09      	ldr	r3, [pc, #36]	@ (8007f94 <__assert_func+0x2c>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4605      	mov	r5, r0
 8007f74:	68d8      	ldr	r0, [r3, #12]
 8007f76:	b954      	cbnz	r4, 8007f8e <__assert_func+0x26>
 8007f78:	4b07      	ldr	r3, [pc, #28]	@ (8007f98 <__assert_func+0x30>)
 8007f7a:	461c      	mov	r4, r3
 8007f7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f80:	9100      	str	r1, [sp, #0]
 8007f82:	462b      	mov	r3, r5
 8007f84:	4905      	ldr	r1, [pc, #20]	@ (8007f9c <__assert_func+0x34>)
 8007f86:	f000 f841 	bl	800800c <fiprintf>
 8007f8a:	f000 f851 	bl	8008030 <abort>
 8007f8e:	4b04      	ldr	r3, [pc, #16]	@ (8007fa0 <__assert_func+0x38>)
 8007f90:	e7f4      	b.n	8007f7c <__assert_func+0x14>
 8007f92:	bf00      	nop
 8007f94:	20000024 	.word	0x20000024
 8007f98:	0800908d 	.word	0x0800908d
 8007f9c:	0800905f 	.word	0x0800905f
 8007fa0:	08009052 	.word	0x08009052

08007fa4 <_calloc_r>:
 8007fa4:	b570      	push	{r4, r5, r6, lr}
 8007fa6:	fba1 5402 	umull	r5, r4, r1, r2
 8007faa:	b93c      	cbnz	r4, 8007fbc <_calloc_r+0x18>
 8007fac:	4629      	mov	r1, r5
 8007fae:	f7ff fb03 	bl	80075b8 <_malloc_r>
 8007fb2:	4606      	mov	r6, r0
 8007fb4:	b928      	cbnz	r0, 8007fc2 <_calloc_r+0x1e>
 8007fb6:	2600      	movs	r6, #0
 8007fb8:	4630      	mov	r0, r6
 8007fba:	bd70      	pop	{r4, r5, r6, pc}
 8007fbc:	220c      	movs	r2, #12
 8007fbe:	6002      	str	r2, [r0, #0]
 8007fc0:	e7f9      	b.n	8007fb6 <_calloc_r+0x12>
 8007fc2:	462a      	mov	r2, r5
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	f7fe fbb4 	bl	8006732 <memset>
 8007fca:	e7f5      	b.n	8007fb8 <_calloc_r+0x14>

08007fcc <__ascii_mbtowc>:
 8007fcc:	b082      	sub	sp, #8
 8007fce:	b901      	cbnz	r1, 8007fd2 <__ascii_mbtowc+0x6>
 8007fd0:	a901      	add	r1, sp, #4
 8007fd2:	b142      	cbz	r2, 8007fe6 <__ascii_mbtowc+0x1a>
 8007fd4:	b14b      	cbz	r3, 8007fea <__ascii_mbtowc+0x1e>
 8007fd6:	7813      	ldrb	r3, [r2, #0]
 8007fd8:	600b      	str	r3, [r1, #0]
 8007fda:	7812      	ldrb	r2, [r2, #0]
 8007fdc:	1e10      	subs	r0, r2, #0
 8007fde:	bf18      	it	ne
 8007fe0:	2001      	movne	r0, #1
 8007fe2:	b002      	add	sp, #8
 8007fe4:	4770      	bx	lr
 8007fe6:	4610      	mov	r0, r2
 8007fe8:	e7fb      	b.n	8007fe2 <__ascii_mbtowc+0x16>
 8007fea:	f06f 0001 	mvn.w	r0, #1
 8007fee:	e7f8      	b.n	8007fe2 <__ascii_mbtowc+0x16>

08007ff0 <__ascii_wctomb>:
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	4608      	mov	r0, r1
 8007ff4:	b141      	cbz	r1, 8008008 <__ascii_wctomb+0x18>
 8007ff6:	2aff      	cmp	r2, #255	@ 0xff
 8007ff8:	d904      	bls.n	8008004 <__ascii_wctomb+0x14>
 8007ffa:	228a      	movs	r2, #138	@ 0x8a
 8007ffc:	601a      	str	r2, [r3, #0]
 8007ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8008002:	4770      	bx	lr
 8008004:	700a      	strb	r2, [r1, #0]
 8008006:	2001      	movs	r0, #1
 8008008:	4770      	bx	lr
	...

0800800c <fiprintf>:
 800800c:	b40e      	push	{r1, r2, r3}
 800800e:	b503      	push	{r0, r1, lr}
 8008010:	4601      	mov	r1, r0
 8008012:	ab03      	add	r3, sp, #12
 8008014:	4805      	ldr	r0, [pc, #20]	@ (800802c <fiprintf+0x20>)
 8008016:	f853 2b04 	ldr.w	r2, [r3], #4
 800801a:	6800      	ldr	r0, [r0, #0]
 800801c:	9301      	str	r3, [sp, #4]
 800801e:	f000 f837 	bl	8008090 <_vfiprintf_r>
 8008022:	b002      	add	sp, #8
 8008024:	f85d eb04 	ldr.w	lr, [sp], #4
 8008028:	b003      	add	sp, #12
 800802a:	4770      	bx	lr
 800802c:	20000024 	.word	0x20000024

08008030 <abort>:
 8008030:	b508      	push	{r3, lr}
 8008032:	2006      	movs	r0, #6
 8008034:	f000 fa00 	bl	8008438 <raise>
 8008038:	2001      	movs	r0, #1
 800803a:	f7fa faa9 	bl	8002590 <_exit>

0800803e <__sfputc_r>:
 800803e:	6893      	ldr	r3, [r2, #8]
 8008040:	3b01      	subs	r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	b410      	push	{r4}
 8008046:	6093      	str	r3, [r2, #8]
 8008048:	da08      	bge.n	800805c <__sfputc_r+0x1e>
 800804a:	6994      	ldr	r4, [r2, #24]
 800804c:	42a3      	cmp	r3, r4
 800804e:	db01      	blt.n	8008054 <__sfputc_r+0x16>
 8008050:	290a      	cmp	r1, #10
 8008052:	d103      	bne.n	800805c <__sfputc_r+0x1e>
 8008054:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008058:	f000 b932 	b.w	80082c0 <__swbuf_r>
 800805c:	6813      	ldr	r3, [r2, #0]
 800805e:	1c58      	adds	r0, r3, #1
 8008060:	6010      	str	r0, [r2, #0]
 8008062:	7019      	strb	r1, [r3, #0]
 8008064:	4608      	mov	r0, r1
 8008066:	f85d 4b04 	ldr.w	r4, [sp], #4
 800806a:	4770      	bx	lr

0800806c <__sfputs_r>:
 800806c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800806e:	4606      	mov	r6, r0
 8008070:	460f      	mov	r7, r1
 8008072:	4614      	mov	r4, r2
 8008074:	18d5      	adds	r5, r2, r3
 8008076:	42ac      	cmp	r4, r5
 8008078:	d101      	bne.n	800807e <__sfputs_r+0x12>
 800807a:	2000      	movs	r0, #0
 800807c:	e007      	b.n	800808e <__sfputs_r+0x22>
 800807e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008082:	463a      	mov	r2, r7
 8008084:	4630      	mov	r0, r6
 8008086:	f7ff ffda 	bl	800803e <__sfputc_r>
 800808a:	1c43      	adds	r3, r0, #1
 800808c:	d1f3      	bne.n	8008076 <__sfputs_r+0xa>
 800808e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008090 <_vfiprintf_r>:
 8008090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008094:	460d      	mov	r5, r1
 8008096:	b09d      	sub	sp, #116	@ 0x74
 8008098:	4614      	mov	r4, r2
 800809a:	4698      	mov	r8, r3
 800809c:	4606      	mov	r6, r0
 800809e:	b118      	cbz	r0, 80080a8 <_vfiprintf_r+0x18>
 80080a0:	6a03      	ldr	r3, [r0, #32]
 80080a2:	b90b      	cbnz	r3, 80080a8 <_vfiprintf_r+0x18>
 80080a4:	f7fe facc 	bl	8006640 <__sinit>
 80080a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080aa:	07d9      	lsls	r1, r3, #31
 80080ac:	d405      	bmi.n	80080ba <_vfiprintf_r+0x2a>
 80080ae:	89ab      	ldrh	r3, [r5, #12]
 80080b0:	059a      	lsls	r2, r3, #22
 80080b2:	d402      	bmi.n	80080ba <_vfiprintf_r+0x2a>
 80080b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080b6:	f7fe fbba 	bl	800682e <__retarget_lock_acquire_recursive>
 80080ba:	89ab      	ldrh	r3, [r5, #12]
 80080bc:	071b      	lsls	r3, r3, #28
 80080be:	d501      	bpl.n	80080c4 <_vfiprintf_r+0x34>
 80080c0:	692b      	ldr	r3, [r5, #16]
 80080c2:	b99b      	cbnz	r3, 80080ec <_vfiprintf_r+0x5c>
 80080c4:	4629      	mov	r1, r5
 80080c6:	4630      	mov	r0, r6
 80080c8:	f000 f938 	bl	800833c <__swsetup_r>
 80080cc:	b170      	cbz	r0, 80080ec <_vfiprintf_r+0x5c>
 80080ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080d0:	07dc      	lsls	r4, r3, #31
 80080d2:	d504      	bpl.n	80080de <_vfiprintf_r+0x4e>
 80080d4:	f04f 30ff 	mov.w	r0, #4294967295
 80080d8:	b01d      	add	sp, #116	@ 0x74
 80080da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080de:	89ab      	ldrh	r3, [r5, #12]
 80080e0:	0598      	lsls	r0, r3, #22
 80080e2:	d4f7      	bmi.n	80080d4 <_vfiprintf_r+0x44>
 80080e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080e6:	f7fe fba3 	bl	8006830 <__retarget_lock_release_recursive>
 80080ea:	e7f3      	b.n	80080d4 <_vfiprintf_r+0x44>
 80080ec:	2300      	movs	r3, #0
 80080ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80080f0:	2320      	movs	r3, #32
 80080f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80080fa:	2330      	movs	r3, #48	@ 0x30
 80080fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80082ac <_vfiprintf_r+0x21c>
 8008100:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008104:	f04f 0901 	mov.w	r9, #1
 8008108:	4623      	mov	r3, r4
 800810a:	469a      	mov	sl, r3
 800810c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008110:	b10a      	cbz	r2, 8008116 <_vfiprintf_r+0x86>
 8008112:	2a25      	cmp	r2, #37	@ 0x25
 8008114:	d1f9      	bne.n	800810a <_vfiprintf_r+0x7a>
 8008116:	ebba 0b04 	subs.w	fp, sl, r4
 800811a:	d00b      	beq.n	8008134 <_vfiprintf_r+0xa4>
 800811c:	465b      	mov	r3, fp
 800811e:	4622      	mov	r2, r4
 8008120:	4629      	mov	r1, r5
 8008122:	4630      	mov	r0, r6
 8008124:	f7ff ffa2 	bl	800806c <__sfputs_r>
 8008128:	3001      	adds	r0, #1
 800812a:	f000 80a7 	beq.w	800827c <_vfiprintf_r+0x1ec>
 800812e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008130:	445a      	add	r2, fp
 8008132:	9209      	str	r2, [sp, #36]	@ 0x24
 8008134:	f89a 3000 	ldrb.w	r3, [sl]
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 809f 	beq.w	800827c <_vfiprintf_r+0x1ec>
 800813e:	2300      	movs	r3, #0
 8008140:	f04f 32ff 	mov.w	r2, #4294967295
 8008144:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008148:	f10a 0a01 	add.w	sl, sl, #1
 800814c:	9304      	str	r3, [sp, #16]
 800814e:	9307      	str	r3, [sp, #28]
 8008150:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008154:	931a      	str	r3, [sp, #104]	@ 0x68
 8008156:	4654      	mov	r4, sl
 8008158:	2205      	movs	r2, #5
 800815a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800815e:	4853      	ldr	r0, [pc, #332]	@ (80082ac <_vfiprintf_r+0x21c>)
 8008160:	f7f8 f83e 	bl	80001e0 <memchr>
 8008164:	9a04      	ldr	r2, [sp, #16]
 8008166:	b9d8      	cbnz	r0, 80081a0 <_vfiprintf_r+0x110>
 8008168:	06d1      	lsls	r1, r2, #27
 800816a:	bf44      	itt	mi
 800816c:	2320      	movmi	r3, #32
 800816e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008172:	0713      	lsls	r3, r2, #28
 8008174:	bf44      	itt	mi
 8008176:	232b      	movmi	r3, #43	@ 0x2b
 8008178:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800817c:	f89a 3000 	ldrb.w	r3, [sl]
 8008180:	2b2a      	cmp	r3, #42	@ 0x2a
 8008182:	d015      	beq.n	80081b0 <_vfiprintf_r+0x120>
 8008184:	9a07      	ldr	r2, [sp, #28]
 8008186:	4654      	mov	r4, sl
 8008188:	2000      	movs	r0, #0
 800818a:	f04f 0c0a 	mov.w	ip, #10
 800818e:	4621      	mov	r1, r4
 8008190:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008194:	3b30      	subs	r3, #48	@ 0x30
 8008196:	2b09      	cmp	r3, #9
 8008198:	d94b      	bls.n	8008232 <_vfiprintf_r+0x1a2>
 800819a:	b1b0      	cbz	r0, 80081ca <_vfiprintf_r+0x13a>
 800819c:	9207      	str	r2, [sp, #28]
 800819e:	e014      	b.n	80081ca <_vfiprintf_r+0x13a>
 80081a0:	eba0 0308 	sub.w	r3, r0, r8
 80081a4:	fa09 f303 	lsl.w	r3, r9, r3
 80081a8:	4313      	orrs	r3, r2
 80081aa:	9304      	str	r3, [sp, #16]
 80081ac:	46a2      	mov	sl, r4
 80081ae:	e7d2      	b.n	8008156 <_vfiprintf_r+0xc6>
 80081b0:	9b03      	ldr	r3, [sp, #12]
 80081b2:	1d19      	adds	r1, r3, #4
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	9103      	str	r1, [sp, #12]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	bfbb      	ittet	lt
 80081bc:	425b      	neglt	r3, r3
 80081be:	f042 0202 	orrlt.w	r2, r2, #2
 80081c2:	9307      	strge	r3, [sp, #28]
 80081c4:	9307      	strlt	r3, [sp, #28]
 80081c6:	bfb8      	it	lt
 80081c8:	9204      	strlt	r2, [sp, #16]
 80081ca:	7823      	ldrb	r3, [r4, #0]
 80081cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80081ce:	d10a      	bne.n	80081e6 <_vfiprintf_r+0x156>
 80081d0:	7863      	ldrb	r3, [r4, #1]
 80081d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80081d4:	d132      	bne.n	800823c <_vfiprintf_r+0x1ac>
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	1d1a      	adds	r2, r3, #4
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	9203      	str	r2, [sp, #12]
 80081de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081e2:	3402      	adds	r4, #2
 80081e4:	9305      	str	r3, [sp, #20]
 80081e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082bc <_vfiprintf_r+0x22c>
 80081ea:	7821      	ldrb	r1, [r4, #0]
 80081ec:	2203      	movs	r2, #3
 80081ee:	4650      	mov	r0, sl
 80081f0:	f7f7 fff6 	bl	80001e0 <memchr>
 80081f4:	b138      	cbz	r0, 8008206 <_vfiprintf_r+0x176>
 80081f6:	9b04      	ldr	r3, [sp, #16]
 80081f8:	eba0 000a 	sub.w	r0, r0, sl
 80081fc:	2240      	movs	r2, #64	@ 0x40
 80081fe:	4082      	lsls	r2, r0
 8008200:	4313      	orrs	r3, r2
 8008202:	3401      	adds	r4, #1
 8008204:	9304      	str	r3, [sp, #16]
 8008206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800820a:	4829      	ldr	r0, [pc, #164]	@ (80082b0 <_vfiprintf_r+0x220>)
 800820c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008210:	2206      	movs	r2, #6
 8008212:	f7f7 ffe5 	bl	80001e0 <memchr>
 8008216:	2800      	cmp	r0, #0
 8008218:	d03f      	beq.n	800829a <_vfiprintf_r+0x20a>
 800821a:	4b26      	ldr	r3, [pc, #152]	@ (80082b4 <_vfiprintf_r+0x224>)
 800821c:	bb1b      	cbnz	r3, 8008266 <_vfiprintf_r+0x1d6>
 800821e:	9b03      	ldr	r3, [sp, #12]
 8008220:	3307      	adds	r3, #7
 8008222:	f023 0307 	bic.w	r3, r3, #7
 8008226:	3308      	adds	r3, #8
 8008228:	9303      	str	r3, [sp, #12]
 800822a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800822c:	443b      	add	r3, r7
 800822e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008230:	e76a      	b.n	8008108 <_vfiprintf_r+0x78>
 8008232:	fb0c 3202 	mla	r2, ip, r2, r3
 8008236:	460c      	mov	r4, r1
 8008238:	2001      	movs	r0, #1
 800823a:	e7a8      	b.n	800818e <_vfiprintf_r+0xfe>
 800823c:	2300      	movs	r3, #0
 800823e:	3401      	adds	r4, #1
 8008240:	9305      	str	r3, [sp, #20]
 8008242:	4619      	mov	r1, r3
 8008244:	f04f 0c0a 	mov.w	ip, #10
 8008248:	4620      	mov	r0, r4
 800824a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800824e:	3a30      	subs	r2, #48	@ 0x30
 8008250:	2a09      	cmp	r2, #9
 8008252:	d903      	bls.n	800825c <_vfiprintf_r+0x1cc>
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0c6      	beq.n	80081e6 <_vfiprintf_r+0x156>
 8008258:	9105      	str	r1, [sp, #20]
 800825a:	e7c4      	b.n	80081e6 <_vfiprintf_r+0x156>
 800825c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008260:	4604      	mov	r4, r0
 8008262:	2301      	movs	r3, #1
 8008264:	e7f0      	b.n	8008248 <_vfiprintf_r+0x1b8>
 8008266:	ab03      	add	r3, sp, #12
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	462a      	mov	r2, r5
 800826c:	4b12      	ldr	r3, [pc, #72]	@ (80082b8 <_vfiprintf_r+0x228>)
 800826e:	a904      	add	r1, sp, #16
 8008270:	4630      	mov	r0, r6
 8008272:	f7fd fda1 	bl	8005db8 <_printf_float>
 8008276:	4607      	mov	r7, r0
 8008278:	1c78      	adds	r0, r7, #1
 800827a:	d1d6      	bne.n	800822a <_vfiprintf_r+0x19a>
 800827c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800827e:	07d9      	lsls	r1, r3, #31
 8008280:	d405      	bmi.n	800828e <_vfiprintf_r+0x1fe>
 8008282:	89ab      	ldrh	r3, [r5, #12]
 8008284:	059a      	lsls	r2, r3, #22
 8008286:	d402      	bmi.n	800828e <_vfiprintf_r+0x1fe>
 8008288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800828a:	f7fe fad1 	bl	8006830 <__retarget_lock_release_recursive>
 800828e:	89ab      	ldrh	r3, [r5, #12]
 8008290:	065b      	lsls	r3, r3, #25
 8008292:	f53f af1f 	bmi.w	80080d4 <_vfiprintf_r+0x44>
 8008296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008298:	e71e      	b.n	80080d8 <_vfiprintf_r+0x48>
 800829a:	ab03      	add	r3, sp, #12
 800829c:	9300      	str	r3, [sp, #0]
 800829e:	462a      	mov	r2, r5
 80082a0:	4b05      	ldr	r3, [pc, #20]	@ (80082b8 <_vfiprintf_r+0x228>)
 80082a2:	a904      	add	r1, sp, #16
 80082a4:	4630      	mov	r0, r6
 80082a6:	f7fe f81f 	bl	80062e8 <_printf_i>
 80082aa:	e7e4      	b.n	8008276 <_vfiprintf_r+0x1e6>
 80082ac:	0800918f 	.word	0x0800918f
 80082b0:	08009199 	.word	0x08009199
 80082b4:	08005db9 	.word	0x08005db9
 80082b8:	0800806d 	.word	0x0800806d
 80082bc:	08009195 	.word	0x08009195

080082c0 <__swbuf_r>:
 80082c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c2:	460e      	mov	r6, r1
 80082c4:	4614      	mov	r4, r2
 80082c6:	4605      	mov	r5, r0
 80082c8:	b118      	cbz	r0, 80082d2 <__swbuf_r+0x12>
 80082ca:	6a03      	ldr	r3, [r0, #32]
 80082cc:	b90b      	cbnz	r3, 80082d2 <__swbuf_r+0x12>
 80082ce:	f7fe f9b7 	bl	8006640 <__sinit>
 80082d2:	69a3      	ldr	r3, [r4, #24]
 80082d4:	60a3      	str	r3, [r4, #8]
 80082d6:	89a3      	ldrh	r3, [r4, #12]
 80082d8:	071a      	lsls	r2, r3, #28
 80082da:	d501      	bpl.n	80082e0 <__swbuf_r+0x20>
 80082dc:	6923      	ldr	r3, [r4, #16]
 80082de:	b943      	cbnz	r3, 80082f2 <__swbuf_r+0x32>
 80082e0:	4621      	mov	r1, r4
 80082e2:	4628      	mov	r0, r5
 80082e4:	f000 f82a 	bl	800833c <__swsetup_r>
 80082e8:	b118      	cbz	r0, 80082f2 <__swbuf_r+0x32>
 80082ea:	f04f 37ff 	mov.w	r7, #4294967295
 80082ee:	4638      	mov	r0, r7
 80082f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082f2:	6823      	ldr	r3, [r4, #0]
 80082f4:	6922      	ldr	r2, [r4, #16]
 80082f6:	1a98      	subs	r0, r3, r2
 80082f8:	6963      	ldr	r3, [r4, #20]
 80082fa:	b2f6      	uxtb	r6, r6
 80082fc:	4283      	cmp	r3, r0
 80082fe:	4637      	mov	r7, r6
 8008300:	dc05      	bgt.n	800830e <__swbuf_r+0x4e>
 8008302:	4621      	mov	r1, r4
 8008304:	4628      	mov	r0, r5
 8008306:	f7ff fde9 	bl	8007edc <_fflush_r>
 800830a:	2800      	cmp	r0, #0
 800830c:	d1ed      	bne.n	80082ea <__swbuf_r+0x2a>
 800830e:	68a3      	ldr	r3, [r4, #8]
 8008310:	3b01      	subs	r3, #1
 8008312:	60a3      	str	r3, [r4, #8]
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	1c5a      	adds	r2, r3, #1
 8008318:	6022      	str	r2, [r4, #0]
 800831a:	701e      	strb	r6, [r3, #0]
 800831c:	6962      	ldr	r2, [r4, #20]
 800831e:	1c43      	adds	r3, r0, #1
 8008320:	429a      	cmp	r2, r3
 8008322:	d004      	beq.n	800832e <__swbuf_r+0x6e>
 8008324:	89a3      	ldrh	r3, [r4, #12]
 8008326:	07db      	lsls	r3, r3, #31
 8008328:	d5e1      	bpl.n	80082ee <__swbuf_r+0x2e>
 800832a:	2e0a      	cmp	r6, #10
 800832c:	d1df      	bne.n	80082ee <__swbuf_r+0x2e>
 800832e:	4621      	mov	r1, r4
 8008330:	4628      	mov	r0, r5
 8008332:	f7ff fdd3 	bl	8007edc <_fflush_r>
 8008336:	2800      	cmp	r0, #0
 8008338:	d0d9      	beq.n	80082ee <__swbuf_r+0x2e>
 800833a:	e7d6      	b.n	80082ea <__swbuf_r+0x2a>

0800833c <__swsetup_r>:
 800833c:	b538      	push	{r3, r4, r5, lr}
 800833e:	4b29      	ldr	r3, [pc, #164]	@ (80083e4 <__swsetup_r+0xa8>)
 8008340:	4605      	mov	r5, r0
 8008342:	6818      	ldr	r0, [r3, #0]
 8008344:	460c      	mov	r4, r1
 8008346:	b118      	cbz	r0, 8008350 <__swsetup_r+0x14>
 8008348:	6a03      	ldr	r3, [r0, #32]
 800834a:	b90b      	cbnz	r3, 8008350 <__swsetup_r+0x14>
 800834c:	f7fe f978 	bl	8006640 <__sinit>
 8008350:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008354:	0719      	lsls	r1, r3, #28
 8008356:	d422      	bmi.n	800839e <__swsetup_r+0x62>
 8008358:	06da      	lsls	r2, r3, #27
 800835a:	d407      	bmi.n	800836c <__swsetup_r+0x30>
 800835c:	2209      	movs	r2, #9
 800835e:	602a      	str	r2, [r5, #0]
 8008360:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008364:	81a3      	strh	r3, [r4, #12]
 8008366:	f04f 30ff 	mov.w	r0, #4294967295
 800836a:	e033      	b.n	80083d4 <__swsetup_r+0x98>
 800836c:	0758      	lsls	r0, r3, #29
 800836e:	d512      	bpl.n	8008396 <__swsetup_r+0x5a>
 8008370:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008372:	b141      	cbz	r1, 8008386 <__swsetup_r+0x4a>
 8008374:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008378:	4299      	cmp	r1, r3
 800837a:	d002      	beq.n	8008382 <__swsetup_r+0x46>
 800837c:	4628      	mov	r0, r5
 800837e:	f7ff f8a7 	bl	80074d0 <_free_r>
 8008382:	2300      	movs	r3, #0
 8008384:	6363      	str	r3, [r4, #52]	@ 0x34
 8008386:	89a3      	ldrh	r3, [r4, #12]
 8008388:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800838c:	81a3      	strh	r3, [r4, #12]
 800838e:	2300      	movs	r3, #0
 8008390:	6063      	str	r3, [r4, #4]
 8008392:	6923      	ldr	r3, [r4, #16]
 8008394:	6023      	str	r3, [r4, #0]
 8008396:	89a3      	ldrh	r3, [r4, #12]
 8008398:	f043 0308 	orr.w	r3, r3, #8
 800839c:	81a3      	strh	r3, [r4, #12]
 800839e:	6923      	ldr	r3, [r4, #16]
 80083a0:	b94b      	cbnz	r3, 80083b6 <__swsetup_r+0x7a>
 80083a2:	89a3      	ldrh	r3, [r4, #12]
 80083a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80083a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083ac:	d003      	beq.n	80083b6 <__swsetup_r+0x7a>
 80083ae:	4621      	mov	r1, r4
 80083b0:	4628      	mov	r0, r5
 80083b2:	f000 f883 	bl	80084bc <__smakebuf_r>
 80083b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083ba:	f013 0201 	ands.w	r2, r3, #1
 80083be:	d00a      	beq.n	80083d6 <__swsetup_r+0x9a>
 80083c0:	2200      	movs	r2, #0
 80083c2:	60a2      	str	r2, [r4, #8]
 80083c4:	6962      	ldr	r2, [r4, #20]
 80083c6:	4252      	negs	r2, r2
 80083c8:	61a2      	str	r2, [r4, #24]
 80083ca:	6922      	ldr	r2, [r4, #16]
 80083cc:	b942      	cbnz	r2, 80083e0 <__swsetup_r+0xa4>
 80083ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80083d2:	d1c5      	bne.n	8008360 <__swsetup_r+0x24>
 80083d4:	bd38      	pop	{r3, r4, r5, pc}
 80083d6:	0799      	lsls	r1, r3, #30
 80083d8:	bf58      	it	pl
 80083da:	6962      	ldrpl	r2, [r4, #20]
 80083dc:	60a2      	str	r2, [r4, #8]
 80083de:	e7f4      	b.n	80083ca <__swsetup_r+0x8e>
 80083e0:	2000      	movs	r0, #0
 80083e2:	e7f7      	b.n	80083d4 <__swsetup_r+0x98>
 80083e4:	20000024 	.word	0x20000024

080083e8 <_raise_r>:
 80083e8:	291f      	cmp	r1, #31
 80083ea:	b538      	push	{r3, r4, r5, lr}
 80083ec:	4605      	mov	r5, r0
 80083ee:	460c      	mov	r4, r1
 80083f0:	d904      	bls.n	80083fc <_raise_r+0x14>
 80083f2:	2316      	movs	r3, #22
 80083f4:	6003      	str	r3, [r0, #0]
 80083f6:	f04f 30ff 	mov.w	r0, #4294967295
 80083fa:	bd38      	pop	{r3, r4, r5, pc}
 80083fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80083fe:	b112      	cbz	r2, 8008406 <_raise_r+0x1e>
 8008400:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008404:	b94b      	cbnz	r3, 800841a <_raise_r+0x32>
 8008406:	4628      	mov	r0, r5
 8008408:	f000 f830 	bl	800846c <_getpid_r>
 800840c:	4622      	mov	r2, r4
 800840e:	4601      	mov	r1, r0
 8008410:	4628      	mov	r0, r5
 8008412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008416:	f000 b817 	b.w	8008448 <_kill_r>
 800841a:	2b01      	cmp	r3, #1
 800841c:	d00a      	beq.n	8008434 <_raise_r+0x4c>
 800841e:	1c59      	adds	r1, r3, #1
 8008420:	d103      	bne.n	800842a <_raise_r+0x42>
 8008422:	2316      	movs	r3, #22
 8008424:	6003      	str	r3, [r0, #0]
 8008426:	2001      	movs	r0, #1
 8008428:	e7e7      	b.n	80083fa <_raise_r+0x12>
 800842a:	2100      	movs	r1, #0
 800842c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008430:	4620      	mov	r0, r4
 8008432:	4798      	blx	r3
 8008434:	2000      	movs	r0, #0
 8008436:	e7e0      	b.n	80083fa <_raise_r+0x12>

08008438 <raise>:
 8008438:	4b02      	ldr	r3, [pc, #8]	@ (8008444 <raise+0xc>)
 800843a:	4601      	mov	r1, r0
 800843c:	6818      	ldr	r0, [r3, #0]
 800843e:	f7ff bfd3 	b.w	80083e8 <_raise_r>
 8008442:	bf00      	nop
 8008444:	20000024 	.word	0x20000024

08008448 <_kill_r>:
 8008448:	b538      	push	{r3, r4, r5, lr}
 800844a:	4d07      	ldr	r5, [pc, #28]	@ (8008468 <_kill_r+0x20>)
 800844c:	2300      	movs	r3, #0
 800844e:	4604      	mov	r4, r0
 8008450:	4608      	mov	r0, r1
 8008452:	4611      	mov	r1, r2
 8008454:	602b      	str	r3, [r5, #0]
 8008456:	f7fa f88b 	bl	8002570 <_kill>
 800845a:	1c43      	adds	r3, r0, #1
 800845c:	d102      	bne.n	8008464 <_kill_r+0x1c>
 800845e:	682b      	ldr	r3, [r5, #0]
 8008460:	b103      	cbz	r3, 8008464 <_kill_r+0x1c>
 8008462:	6023      	str	r3, [r4, #0]
 8008464:	bd38      	pop	{r3, r4, r5, pc}
 8008466:	bf00      	nop
 8008468:	20000608 	.word	0x20000608

0800846c <_getpid_r>:
 800846c:	f7fa b878 	b.w	8002560 <_getpid>

08008470 <__swhatbuf_r>:
 8008470:	b570      	push	{r4, r5, r6, lr}
 8008472:	460c      	mov	r4, r1
 8008474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008478:	2900      	cmp	r1, #0
 800847a:	b096      	sub	sp, #88	@ 0x58
 800847c:	4615      	mov	r5, r2
 800847e:	461e      	mov	r6, r3
 8008480:	da0d      	bge.n	800849e <__swhatbuf_r+0x2e>
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008488:	f04f 0100 	mov.w	r1, #0
 800848c:	bf14      	ite	ne
 800848e:	2340      	movne	r3, #64	@ 0x40
 8008490:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008494:	2000      	movs	r0, #0
 8008496:	6031      	str	r1, [r6, #0]
 8008498:	602b      	str	r3, [r5, #0]
 800849a:	b016      	add	sp, #88	@ 0x58
 800849c:	bd70      	pop	{r4, r5, r6, pc}
 800849e:	466a      	mov	r2, sp
 80084a0:	f000 f848 	bl	8008534 <_fstat_r>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	dbec      	blt.n	8008482 <__swhatbuf_r+0x12>
 80084a8:	9901      	ldr	r1, [sp, #4]
 80084aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80084ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80084b2:	4259      	negs	r1, r3
 80084b4:	4159      	adcs	r1, r3
 80084b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084ba:	e7eb      	b.n	8008494 <__swhatbuf_r+0x24>

080084bc <__smakebuf_r>:
 80084bc:	898b      	ldrh	r3, [r1, #12]
 80084be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084c0:	079d      	lsls	r5, r3, #30
 80084c2:	4606      	mov	r6, r0
 80084c4:	460c      	mov	r4, r1
 80084c6:	d507      	bpl.n	80084d8 <__smakebuf_r+0x1c>
 80084c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	6123      	str	r3, [r4, #16]
 80084d0:	2301      	movs	r3, #1
 80084d2:	6163      	str	r3, [r4, #20]
 80084d4:	b003      	add	sp, #12
 80084d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084d8:	ab01      	add	r3, sp, #4
 80084da:	466a      	mov	r2, sp
 80084dc:	f7ff ffc8 	bl	8008470 <__swhatbuf_r>
 80084e0:	9f00      	ldr	r7, [sp, #0]
 80084e2:	4605      	mov	r5, r0
 80084e4:	4639      	mov	r1, r7
 80084e6:	4630      	mov	r0, r6
 80084e8:	f7ff f866 	bl	80075b8 <_malloc_r>
 80084ec:	b948      	cbnz	r0, 8008502 <__smakebuf_r+0x46>
 80084ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084f2:	059a      	lsls	r2, r3, #22
 80084f4:	d4ee      	bmi.n	80084d4 <__smakebuf_r+0x18>
 80084f6:	f023 0303 	bic.w	r3, r3, #3
 80084fa:	f043 0302 	orr.w	r3, r3, #2
 80084fe:	81a3      	strh	r3, [r4, #12]
 8008500:	e7e2      	b.n	80084c8 <__smakebuf_r+0xc>
 8008502:	89a3      	ldrh	r3, [r4, #12]
 8008504:	6020      	str	r0, [r4, #0]
 8008506:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	9b01      	ldr	r3, [sp, #4]
 800850e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008512:	b15b      	cbz	r3, 800852c <__smakebuf_r+0x70>
 8008514:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008518:	4630      	mov	r0, r6
 800851a:	f000 f81d 	bl	8008558 <_isatty_r>
 800851e:	b128      	cbz	r0, 800852c <__smakebuf_r+0x70>
 8008520:	89a3      	ldrh	r3, [r4, #12]
 8008522:	f023 0303 	bic.w	r3, r3, #3
 8008526:	f043 0301 	orr.w	r3, r3, #1
 800852a:	81a3      	strh	r3, [r4, #12]
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	431d      	orrs	r5, r3
 8008530:	81a5      	strh	r5, [r4, #12]
 8008532:	e7cf      	b.n	80084d4 <__smakebuf_r+0x18>

08008534 <_fstat_r>:
 8008534:	b538      	push	{r3, r4, r5, lr}
 8008536:	4d07      	ldr	r5, [pc, #28]	@ (8008554 <_fstat_r+0x20>)
 8008538:	2300      	movs	r3, #0
 800853a:	4604      	mov	r4, r0
 800853c:	4608      	mov	r0, r1
 800853e:	4611      	mov	r1, r2
 8008540:	602b      	str	r3, [r5, #0]
 8008542:	f7fa f875 	bl	8002630 <_fstat>
 8008546:	1c43      	adds	r3, r0, #1
 8008548:	d102      	bne.n	8008550 <_fstat_r+0x1c>
 800854a:	682b      	ldr	r3, [r5, #0]
 800854c:	b103      	cbz	r3, 8008550 <_fstat_r+0x1c>
 800854e:	6023      	str	r3, [r4, #0]
 8008550:	bd38      	pop	{r3, r4, r5, pc}
 8008552:	bf00      	nop
 8008554:	20000608 	.word	0x20000608

08008558 <_isatty_r>:
 8008558:	b538      	push	{r3, r4, r5, lr}
 800855a:	4d06      	ldr	r5, [pc, #24]	@ (8008574 <_isatty_r+0x1c>)
 800855c:	2300      	movs	r3, #0
 800855e:	4604      	mov	r4, r0
 8008560:	4608      	mov	r0, r1
 8008562:	602b      	str	r3, [r5, #0]
 8008564:	f7fa f874 	bl	8002650 <_isatty>
 8008568:	1c43      	adds	r3, r0, #1
 800856a:	d102      	bne.n	8008572 <_isatty_r+0x1a>
 800856c:	682b      	ldr	r3, [r5, #0]
 800856e:	b103      	cbz	r3, 8008572 <_isatty_r+0x1a>
 8008570:	6023      	str	r3, [r4, #0]
 8008572:	bd38      	pop	{r3, r4, r5, pc}
 8008574:	20000608 	.word	0x20000608

08008578 <trunc>:
 8008578:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800857c:	ec5c bb10 	vmov	fp, ip, d0
 8008580:	f3cc 500a 	ubfx	r0, ip, #20, #11
 8008584:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8008588:	2913      	cmp	r1, #19
 800858a:	4664      	mov	r4, ip
 800858c:	dc14      	bgt.n	80085b8 <trunc+0x40>
 800858e:	2900      	cmp	r1, #0
 8008590:	bfa4      	itt	ge
 8008592:	4b15      	ldrge	r3, [pc, #84]	@ (80085e8 <trunc+0x70>)
 8008594:	fa43 f101 	asrge.w	r1, r3, r1
 8008598:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800859c:	bfad      	iteet	ge
 800859e:	4021      	andge	r1, r4
 80085a0:	2200      	movlt	r2, #0
 80085a2:	4603      	movlt	r3, r0
 80085a4:	2200      	movge	r2, #0
 80085a6:	bfa8      	it	ge
 80085a8:	ea41 0300 	orrge.w	r3, r1, r0
 80085ac:	4693      	mov	fp, r2
 80085ae:	469c      	mov	ip, r3
 80085b0:	ec4c bb10 	vmov	d0, fp, ip
 80085b4:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 80085b8:	2933      	cmp	r1, #51	@ 0x33
 80085ba:	dd0b      	ble.n	80085d4 <trunc+0x5c>
 80085bc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80085c0:	d1f6      	bne.n	80085b0 <trunc+0x38>
 80085c2:	465a      	mov	r2, fp
 80085c4:	4663      	mov	r3, ip
 80085c6:	4658      	mov	r0, fp
 80085c8:	4621      	mov	r1, r4
 80085ca:	f7f7 fe67 	bl	800029c <__adddf3>
 80085ce:	4683      	mov	fp, r0
 80085d0:	468c      	mov	ip, r1
 80085d2:	e7ed      	b.n	80085b0 <trunc+0x38>
 80085d4:	f2a0 4013 	subw	r0, r0, #1043	@ 0x413
 80085d8:	f04f 33ff 	mov.w	r3, #4294967295
 80085dc:	40c3      	lsrs	r3, r0
 80085de:	ea2b 0603 	bic.w	r6, fp, r3
 80085e2:	46b3      	mov	fp, r6
 80085e4:	46a4      	mov	ip, r4
 80085e6:	e7e3      	b.n	80085b0 <trunc+0x38>
 80085e8:	fff00000 	.word	0xfff00000

080085ec <_init>:
 80085ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ee:	bf00      	nop
 80085f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085f2:	bc08      	pop	{r3}
 80085f4:	469e      	mov	lr, r3
 80085f6:	4770      	bx	lr

080085f8 <_fini>:
 80085f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085fa:	bf00      	nop
 80085fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085fe:	bc08      	pop	{r3}
 8008600:	469e      	mov	lr, r3
 8008602:	4770      	bx	lr
