--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
INPUT_DATA<0>|    0.536(R)|      FAST  |    0.342(R)|      SLOW  |CLK_BUFGP         |   0.000|
INPUT_DATA<1>|    0.674(R)|      SLOW  |    0.184(R)|      SLOW  |CLK_BUFGP         |   0.000|
INPUT_DATA<2>|    0.568(R)|      SLOW  |    0.283(R)|      SLOW  |CLK_BUFGP         |   0.000|
INPUT_DATA<3>|    0.399(R)|      FAST  |    0.500(R)|      SLOW  |CLK_BUFGP         |   0.000|
INPUT_DATA<4>|    0.926(R)|      SLOW  |   -0.038(R)|      SLOW  |CLK_BUFGP         |   0.000|
INPUT_DATA<5>|    0.922(R)|      SLOW  |   -0.036(R)|      SLOW  |CLK_BUFGP         |   0.000|
INPUT_DATA<6>|    0.878(R)|      SLOW  |    0.008(R)|      SLOW  |CLK_BUFGP         |   0.000|
INPUT_DATA<7>|    0.810(R)|      SLOW  |    0.070(R)|      SLOW  |CLK_BUFGP         |   0.000|
RX           |    1.673(R)|      SLOW  |   -0.721(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_EN        |    3.127(R)|      SLOW  |   -1.215(R)|      SLOW  |CLK_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
OUTPUT_DATA<0>|         6.579(R)|      SLOW  |         3.278(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         6.554(R)|      SLOW  |         3.250(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         6.579(R)|      SLOW  |         3.278(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         6.554(R)|      SLOW  |         3.250(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         6.620(R)|      SLOW  |         3.319(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         6.550(R)|      SLOW  |         3.246(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         6.581(R)|      SLOW  |         3.280(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         6.554(R)|      SLOW  |         3.250(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         9.075(R)|      SLOW  |         4.830(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         9.640(R)|      SLOW  |         5.176(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         7.718(R)|      SLOW  |         4.050(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         7.584(R)|      SLOW  |         3.923(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.100|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 09 22:00:36 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



