{"Source Block": ["hdl/library/common/up_gt.v@306:316@HdlIdDef", "  reg             es_start_m1 = 'd0;\n  reg             es_start_m2 = 'd0;\n  reg             es_start_m3 = 'd0;\n  reg             es_stop_m1 = 'd0;\n  reg             es_stop_m2 = 'd0;\n  reg             es_stop_m3 = 'd0;\n  reg             es_start = 'd0;\n  reg             es_stop = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@305:315", "  reg             drp_ready_int = 'd0;\n  reg             es_start_m1 = 'd0;\n  reg             es_start_m2 = 'd0;\n  reg             es_start_m3 = 'd0;\n  reg             es_stop_m1 = 'd0;\n  reg             es_stop_m2 = 'd0;\n  reg             es_stop_m3 = 'd0;\n  reg             es_start = 'd0;\n  reg             es_stop = 'd0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[311, "  reg             es_stop_m3 = 'd0;\n"]], "Add": [[311, "  reg             es_start_d1 = 'd0;\n"], [311, "  reg             es_start_d2 = 'd0;\n"], [311, "  reg             es_stop_d1 = 'd0;\n"], [311, "  reg             es_stop_d2 = 'd0;\n"]]}}