# UART-RX_TX-simulation-by-verilog
Simulation state transmit and receive data by UART protocol. We're working on updating the implementation images and videos as fast as possible
