$date
	Mon Jun 24 14:45:50 2024
$end

$version
	Synopsys VCS version T-2022.06-SP2_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 4df47c7750d31b64 $end


$scope module tb_full_adder $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var wire 1 $ sum $end
$var wire 1 % cout $end

$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ sum $end
$var wire 1 % cout $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
0"
0#
x$
x%
$end
0$
0%
#10
1#
1$
#20
1"
0#
#30
1#
0$
1%
#40
1!
0"
0#
1$
0%
#50
1#
0$
1%
#60
1"
0#
#70
1#
1$
