HASH             = a7e24b44266b87ea00929c07619a47aaa93c9a1a
IMPROVEMENTS     = wires cells memories
CELLS            =
WIRES            = 
PERCENT_WIRES    = 
PERCENT_CELLS    =    
PERCENT_MEMORIES = 
SIM              = icarus
TOPLEVEL_LANG    = verilog
VERILOG_SOURCES  = /code/rtl/sigma_delta_audio.sv
TOPLEVEL         = sigma_delta_audio
MODULE           = test_sigma_delta_audio
PYTHONPATH       = /src