
*** Running vivado
    with args -log ram_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_memory.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ram_memory.tcl -notrace
Command: synth_design -top ram_memory -part xc7z030iffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 355.879 ; gain = 99.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_memory' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_sram' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/decode_sram.v:23]
WARNING: [Synth 8-3848] Net Word4 in module/entity decode_sram does not have driver. [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/decode_sram.v:30]
INFO: [Synth 8-6155] done synthesizing module 'decode_sram' (1#1) [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/decode_sram.v:23]
WARNING: [Synth 8-350] instance 'd1' of module 'decode_sram' requires 7 connections, but only 6 given [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:63]
INFO: [Synth 8-6157] synthesizing module 'static_ram' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/static_ram.v:23]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/static_ram.v:30]
INFO: [Synth 8-6155] done synthesizing module 'static_ram' (2#1) [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/static_ram.v:23]
WARNING: [Synth 8-567] referenced signal 't_output_1' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_5' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_9' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_13' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_2' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_6' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_10' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_14' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_3' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_7' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_11' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_15' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_4' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_8' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_12' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
WARNING: [Synth 8-567] referenced signal 't_output_16' should be on the sensitivity list [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:86]
INFO: [Synth 8-6155] done synthesizing module 'ram_memory' (3#1) [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/ram_memory.v:23]
WARNING: [Synth 8-3331] design decode_sram has unconnected port Word4
WARNING: [Synth 8-3331] design ram_memory has unconnected port enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.766 ; gain = 153.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.766 ; gain = 153.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.766 ; gain = 153.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030iffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/constrs_1/new/t1.xdc]
CRITICAL WARNING: [Constraints 18-515] set_max_delay: Path segmentation by forcing 's4/memory_reg/D' to be timing startpoint. [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/constrs_1/new/t1.xdc:26]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
WARNING: [Constraints 18-613] set_max_delay: There will be no hold timing paths from this pin 's4/memory_reg/D' unless set_min_delay is used to constrain the paths. [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/constrs_1/new/t1.xdc:26]
Resolution: Use set_min_delay constraint to manually define the constraint for hold check.
Finished Parsing XDC File [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/constrs_1/new/t1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/constrs_1/new/t1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ram_memory_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ram_memory_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 791.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030iffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Word0_reg' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/decode_sram.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'Word1_reg' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/decode_sram.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'Word2_reg' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/decode_sram.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Word3_reg' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/decode_sram.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'output_1_reg' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/static_ram.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg' [E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.srcs/sources_1/new/static_ram.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 's1' (static_ram) to 's5'
INFO: [Synth 8-223] decloning instance 's1' (static_ram) to 's9'
INFO: [Synth 8-223] decloning instance 's1' (static_ram) to 's10'
INFO: [Synth 8-223] decloning instance 's1' (static_ram) to 's11'
INFO: [Synth 8-223] decloning instance 's1' (static_ram) to 's12'
INFO: [Synth 8-223] decloning instance 's1' (static_ram) to 's13'
INFO: [Synth 8-223] decloning instance 's2' (static_ram) to 's6'
INFO: [Synth 8-223] decloning instance 's3' (static_ram) to 's7'
INFO: [Synth 8-223] decloning instance 's4' (static_ram) to 's8'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decode_sram 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ram_memory has unconnected port enable
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d1/Word3_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d1/Word2_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d1/Word1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d1/Word0_reg )
INFO: [Synth 8-3886] merging instance 's16/memory_reg' (LD) to 's15/memory_reg'
INFO: [Synth 8-3886] merging instance 's15/memory_reg' (LD) to 's1/memory_reg'
INFO: [Synth 8-3886] merging instance 's14/memory_reg' (LD) to 's1/memory_reg'
INFO: [Synth 8-3886] merging instance 's16/output_1_reg' (LD) to 's14/output_1_reg'
INFO: [Synth 8-3886] merging instance 's15/output_1_reg' (LD) to 's14/output_1_reg'
INFO: [Synth 8-3886] merging instance 's14/output_1_reg' (LD) to 's1/output_1_reg'
WARNING: [Synth 8-3332] Sequential element (d1/Word0_reg) is unused and will be removed from module ram_memory.
WARNING: [Synth 8-3332] Sequential element (d1/Word1_reg) is unused and will be removed from module ram_memory.
WARNING: [Synth 8-3332] Sequential element (d1/Word2_reg) is unused and will be removed from module ram_memory.
WARNING: [Synth 8-3332] Sequential element (d1/Word3_reg) is unused and will be removed from module ram_memory.
WARNING: [Synth 8-3332] Sequential element (s1/output_1_reg) is unused and will be removed from module ram_memory.
WARNING: [Synth 8-3332] Sequential element (s2/output_1_reg) is unused and will be removed from module ram_memory.
WARNING: [Synth 8-3332] Sequential element (s3/output_1_reg) is unused and will be removed from module ram_memory.
WARNING: [Synth 8-3332] Sequential element (s4/output_1_reg) is unused and will be removed from module ram_memory.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LD   |     4|
|5     |IBUF |     5|
|6     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    18|
|2     |  s1     |static_ram   |     1|
|3     |  s2     |static_ram_0 |     2|
|4     |  s3     |static_ram_1 |     2|
|5     |  s4     |static_ram_2 |     3|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 791.625 ; gain = 153.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 791.625 ; gain = 534.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE (inverted pins: G): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 37 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 806.805 ; gain = 562.996
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/previous assignments/DigitalSystemsAndMicroprocessors/assignment2_revised/demos/Solutions/Solution3b/Solution3b.runs/synth_1/ram_memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ram_memory_utilization_synth.rpt -pb ram_memory_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 806.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 17 01:26:17 2021...
