library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;


entity Add4 is
    port (  
        Data1,Data2 : in std_logic_vector (3 downto 0);
        Cin         : in std_logic;
        Cout        : in std_logic;
        Sum         : out std_logic_vector (3 downto 0)
    );
end Add4;

architecture rtl of Add4 is
    signal Out5bit  :   std_logic_vector(4 downto 0);

begin
    Out5bit <= ('0' & Data1)    +   ('0' & Data2)   +   Cin;
    Sum     <=  Out5bit(3 downto 0); --4bits
    Cout    <=  Out5bit(4);     --5th bit
end architecture;