#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0095C9E8 .scope module, "teste_mem14" "teste_mem14" 2 3;
 .timescale 0 0;
v0032CD18_0 .var "addr", 0 0;
v0032CD70_0 .var "clear", 0 0;
v0032CDC8_0 .var "clk", 0 0;
v0032CE20 .array "entrada", 3 0, 0 0;
v0032CE78 .array "q", 3 0;
v0032CE78_0 .net v0032CE78 0, 0 0, v0032C920_0; 1 drivers
v0032CE78_1 .net v0032CE78 1, 0 0, v0032C450_0; 1 drivers
v0032CE78_2 .net v0032CE78 2, 0 0, v0032BF80_0; 1 drivers
v0032CE78_3 .net v0032CE78 3, 0 0, v0095E660_0; 1 drivers
v0032CED0 .array "qnot", 3 0;
v0032CED0_0 .net v0032CED0 0, 0 0, v0032C978_0; 1 drivers
v0032CED0_1 .net v0032CED0 1, 0 0, v0032C4A8_0; 1 drivers
v0032CED0_2 .net v0032CED0 2, 0 0, v0032BFD8_0; 1 drivers
v0032CED0_3 .net v0032CED0 3, 0 0, v00953020_0; 1 drivers
v0032CF28_0 .var "rw", 0 0;
v0032CF80 .array "saida", 3 0;
v0032CF80_0 .net v0032CF80 0, 0 0, L_002F5738; 1 drivers
v0032CF80_1 .net v0032CF80 1, 0 0, L_002F5818; 1 drivers
v0032CF80_2 .net v0032CF80 2, 0 0, L_002F58F8; 1 drivers
v0032CF80_3 .net v0032CF80 3, 0 0, L_002F59D8; 1 drivers
E_002F0E00 .event edge, v0032BC10_0;
S_0095C630 .scope module, "mem1" "mem_1por1" 2 7, 3 2, S_0095C9E8;
 .timescale 0 0;
L_002F56C8 .functor AND 1, v0032CDC8_0, C4<z>, v0032CD18_0, C4<1>;
L_002F5738 .functor AND 1, v0032C920_0, v0032CD18_0, C4<1>, C4<1>;
v0032C9D0_0 .net "addr", 0 0, v0032CD18_0; 1 drivers
v0032CA28_0 .net "clear", 0 0, v0032CD70_0; 1 drivers
v0032CA80_0 .net "clk", 0 0, v0032CDC8_0; 1 drivers
v0032CAD8_0 .net "clk_s", 0 0, L_002F56C8; 1 drivers
v0032CE20_0 .array/port v0032CE20, 0;
v0032CB30_0 .net "entrada", 0 0, v0032CE20_0; 1 drivers
v0032CB88_0 .alias "q", 0 0, v0032CE78_0;
v0032CC10_0 .alias "qnot", 0 0, v0032CED0_0;
v0032CC68_0 .net "rw", 0 0, C4<z>; 0 drivers
v0032CCC0_0 .alias "saida", 0 0, v0032CF80_0;
S_0095C5A8 .scope module, "jk1" "jkff" 3 5, 4 1, S_0095C630;
 .timescale 0 0;
v0032C818_0 .alias "clk", 0 0, v0032CAD8_0;
v0032C870_0 .alias "j", 0 0, v0032CB30_0;
v0032C8C8_0 .alias "k", 0 0, v0032CB30_0;
v0032C920_0 .var "q", 0 0;
v0032C978_0 .var "qnot", 0 0;
E_002F0B40 .event posedge, v0032C818_0;
S_0095C740 .scope module, "mem2" "mem_1por1" 2 8, 3 2, S_0095C9E8;
 .timescale 0 0;
L_002F57A8 .functor AND 1, v0032CDC8_0, C4<z>, v0032CD18_0, C4<1>;
L_002F5818 .functor AND 1, v0032C450_0, v0032CD18_0, C4<1>, C4<1>;
v0032C500_0 .alias "addr", 0 0, v0032C9D0_0;
v0032C558_0 .alias "clear", 0 0, v0032CA28_0;
v0032C5B0_0 .alias "clk", 0 0, v0032CA80_0;
v0032C608_0 .net "clk_s", 0 0, L_002F57A8; 1 drivers
v0032CE20_1 .array/port v0032CE20, 1;
v0032C660_0 .net "entrada", 0 0, v0032CE20_1; 1 drivers
v0032C6B8_0 .alias "q", 0 0, v0032CE78_1;
v0032C710_0 .alias "qnot", 0 0, v0032CED0_1;
v0032C768_0 .net "rw", 0 0, C4<z>; 0 drivers
v0032C7C0_0 .alias "saida", 0 0, v0032CF80_1;
S_0095C6B8 .scope module, "jk1" "jkff" 3 5, 4 1, S_0095C740;
 .timescale 0 0;
v0032C348_0 .alias "clk", 0 0, v0032C608_0;
v0032C3A0_0 .alias "j", 0 0, v0032C660_0;
v0032C3F8_0 .alias "k", 0 0, v0032C660_0;
v0032C450_0 .var "q", 0 0;
v0032C4A8_0 .var "qnot", 0 0;
E_002F0880 .event posedge, v0032C348_0;
S_0095C850 .scope module, "mem3" "mem_1por1" 2 9, 3 2, S_0095C9E8;
 .timescale 0 0;
L_002F5888 .functor AND 1, v0032CDC8_0, C4<z>, v0032CD18_0, C4<1>;
L_002F58F8 .functor AND 1, v0032BF80_0, v0032CD18_0, C4<1>, C4<1>;
v0032C030_0 .alias "addr", 0 0, v0032C9D0_0;
v0032C088_0 .alias "clear", 0 0, v0032CA28_0;
v0032C0E0_0 .alias "clk", 0 0, v0032CA80_0;
v0032C138_0 .net "clk_s", 0 0, L_002F5888; 1 drivers
v0032CE20_2 .array/port v0032CE20, 2;
v0032C190_0 .net "entrada", 0 0, v0032CE20_2; 1 drivers
v0032C1E8_0 .alias "q", 0 0, v0032CE78_2;
v0032C240_0 .alias "qnot", 0 0, v0032CED0_2;
v0032C298_0 .net "rw", 0 0, C4<z>; 0 drivers
v0032C2F0_0 .alias "saida", 0 0, v0032CF80_2;
S_0095C7C8 .scope module, "jk1" "jkff" 3 5, 4 1, S_0095C850;
 .timescale 0 0;
v0032BE78_0 .alias "clk", 0 0, v0032C138_0;
v0032BED0_0 .alias "j", 0 0, v0032C190_0;
v0032BF28_0 .alias "k", 0 0, v0032C190_0;
v0032BF80_0 .var "q", 0 0;
v0032BFD8_0 .var "qnot", 0 0;
E_002F0B60 .event posedge, v0032BE78_0;
S_0095C960 .scope module, "mem4" "mem_1por1" 2 10, 3 2, S_0095C9E8;
 .timescale 0 0;
L_002F5968 .functor AND 1, v0032CDC8_0, C4<z>, v0032CD18_0, C4<1>;
L_002F59D8 .functor AND 1, v0095E660_0, v0032CD18_0, C4<1>, C4<1>;
v00953078_0 .alias "addr", 0 0, v0032C9D0_0;
v009530D0_0 .alias "clear", 0 0, v0032CA28_0;
v0032BC10_0 .alias "clk", 0 0, v0032CA80_0;
v0032BC68_0 .net "clk_s", 0 0, L_002F5968; 1 drivers
v0032CE20_3 .array/port v0032CE20, 3;
v0032BCC0_0 .net "entrada", 0 0, v0032CE20_3; 1 drivers
v0032BD18_0 .alias "q", 0 0, v0032CE78_3;
v0032BD70_0 .alias "qnot", 0 0, v0032CED0_3;
v0032BDC8_0 .net "rw", 0 0, C4<z>; 0 drivers
v0032BE20_0 .alias "saida", 0 0, v0032CF80_3;
S_0095C8D8 .scope module, "jk1" "jkff" 3 5, 4 1, S_0095C960;
 .timescale 0 0;
v0095E5B0_0 .alias "clk", 0 0, v0032BC68_0;
v00300788_0 .alias "j", 0 0, v0032BCC0_0;
v0095E608_0 .alias "k", 0 0, v0032BCC0_0;
v0095E660_0 .var "q", 0 0;
v00953020_0 .var "qnot", 0 0;
E_002F0E20 .event posedge, v0095E5B0_0;
    .scope S_0095C5A8;
T_0 ;
    %wait E_002F0B40;
    %load/v 8, v0032C870_0, 1;
    %load/v 9, v0032C8C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C920_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C978_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0032C870_0, 1;
    %inv 8, 1;
    %load/v 9, v0032C8C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C978_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0032C870_0, 1;
    %load/v 9, v0032C8C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v0032C920_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C920_0, 0, 8;
    %load/v 8, v0032C978_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C978_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0095C5A8;
T_1 ;
    %set/v v0032C920_0, 0, 1;
    %set/v v0032C978_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_0095C6B8;
T_2 ;
    %wait E_002F0880;
    %load/v 8, v0032C3A0_0, 1;
    %load/v 9, v0032C3F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C450_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C4A8_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0032C3A0_0, 1;
    %inv 8, 1;
    %load/v 9, v0032C3F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C4A8_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0032C3A0_0, 1;
    %load/v 9, v0032C3F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0032C450_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C450_0, 0, 8;
    %load/v 8, v0032C4A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032C4A8_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0095C6B8;
T_3 ;
    %set/v v0032C450_0, 0, 1;
    %set/v v0032C4A8_0, 1, 1;
    %end;
    .thread T_3;
    .scope S_0095C7C8;
T_4 ;
    %wait E_002F0B60;
    %load/v 8, v0032BED0_0, 1;
    %load/v 9, v0032BF28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032BF80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032BFD8_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0032BED0_0, 1;
    %inv 8, 1;
    %load/v 9, v0032BF28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032BF80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032BFD8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0032BED0_0, 1;
    %load/v 9, v0032BF28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0032BF80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032BF80_0, 0, 8;
    %load/v 8, v0032BFD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032BFD8_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0095C7C8;
T_5 ;
    %set/v v0032BF80_0, 0, 1;
    %set/v v0032BFD8_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0095C8D8;
T_6 ;
    %wait E_002F0E20;
    %load/v 8, v00300788_0, 1;
    %load/v 9, v0095E608_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0095E660_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00953020_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00300788_0, 1;
    %inv 8, 1;
    %load/v 9, v0095E608_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0095E660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00953020_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00300788_0, 1;
    %load/v 9, v0095E608_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0095E660_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0095E660_0, 0, 8;
    %load/v 8, v00953020_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00953020_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0095C8D8;
T_7 ;
    %set/v v0095E660_0, 0, 1;
    %set/v v00953020_0, 1, 1;
    %end;
    .thread T_7;
    .scope S_0095C9E8;
T_8 ;
    %set/v v0032CDC8_0, 0, 1;
    %set/v v0032CD18_0, 0, 1;
    %set/v v0032CD70_0, 0, 1;
    %set/v v0032CF28_0, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0032CE20, 1, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0032CE20, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0032CE20, 1, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0032CE20, 0, 1;
    %vpi_call 2 25 "$display", "Mem\363ria 1x4 com Flip Flop JK";
    %vpi_call 2 26 "$display", "entrada\011clock\011ADDR\011Clear\011RW\011sa\355da";
    %set/v v0032CD18_0, 1, 1;
    %set/v v0032CF28_0, 1, 1;
    %set/v v0032CDC8_0, 1, 1;
    %delay 25, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_8;
    .scope S_0095C9E8;
T_9 ;
    %delay 5, 0;
    %load/v 8, v0032CDC8_0, 1;
    %inv 8, 1;
    %set/v v0032CDC8_0, 8, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0095C9E8;
T_10 ;
    %wait E_002F0E00;
    %vpi_call 2 43 "$display", "%b%b%b%b\011%1b\011%1b\011%1b\011%1b\011%b%b%b%b", &A<v0032CE20, 0>, &A<v0032CE20, 1>, &A<v0032CE20, 2>, &A<v0032CE20, 3>, v0032CDC8_0, v0032CD18_0, v0032CD70_0, v0032CF28_0, v0032CF80_0, v0032CF80_1, v0032CF80_2, v0032CF80_3;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "G:\PenDrive\PUC\2periodo\AC\Guia10\1x4.v";
    "./1x1.v";
    "./FFJK.V";
