{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487993800695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487993800695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 10:36:40 2017 " "Processing started: Sat Feb 25 10:36:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487993800695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487993800695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off human_detector -c human_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off human_detector -c human_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487993800695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487993800895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "human_detector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file human_detector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 human_detector " "Found entity 1: human_detector" {  } { { "human_detector.bdf" "" { Schematic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/human_detector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gethistogram.v 1 1 " "Found 1 design units, including 1 entities, in source file gethistogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 getHistogram " "Found entity 1: getHistogram" {  } { { "getHistogram.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/getHistogram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqr.v(33) " "Verilog HDL information at sqr.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqr.v 1 1 " "Found 1 design units, including 1 entities, in source file sqr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqr " "Found entity 1: sqr" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit root_sqr.v(10) " "Verilog HDL Declaration warning at root_sqr.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "root_sqr.v(13) " "Verilog HDL information at root_sqr.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "root_sqr.v 1 1 " "Found 1 design units, including 1 entities, in source file root_sqr.v" { { "Info" "ISGN_ENTITY_NAME" "1 root_sqr " "Found entity 1: root_sqr" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file isqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt " "Found entity 1: isqrt" {  } { { "isqrt.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "magtan.v(19) " "Verilog HDL information at magtan.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magtan.v 1 1 " "Found 1 design units, including 1 entities, in source file magtan.v" { { "Info" "ISGN_ENTITY_NAME" "1 magtan " "Found entity 1: magtan" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487993800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixedpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file fixedpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixedpoint " "Found entity 1: fixedpoint" {  } { { "fixedpoint.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/fixedpoint.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487993800935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487993800935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "root_sqr " "Elaborating entity \"root_sqr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487993800945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 root_sqr.v(17) " "Verilog HDL assignment warning at root_sqr.v(17): truncated value with size 32 to match size of target (17)" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487993800945 "|root_sqr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 root_sqr.v(42) " "Verilog HDL assignment warning at root_sqr.v(42): truncated value with size 17 to match size of target (11)" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487993800945 "|root_sqr"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1487993804362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.map.smsg " "Generated suppressed messages file C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1487993805166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487993805267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487993805267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487993805317 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487993805317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1012 " "Implemented 1012 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487993805317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487993805317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487993805330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 10:36:45 2017 " "Processing ended: Sat Feb 25 10:36:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487993805330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487993805330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487993805330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487993805330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487993806195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487993806195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 10:36:45 2017 " "Processing started: Sat Feb 25 10:36:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487993806195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1487993806195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off human_detector -c human_detector " "Command: quartus_fit --read_settings_files=off --write_settings_files=off human_detector -c human_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1487993806195 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1487993806235 ""}
{ "Info" "0" "" "Project  = human_detector" {  } {  } 0 0 "Project  = human_detector" 0 0 "Fitter" 0 0 1487993806236 ""}
{ "Info" "0" "" "Revision = human_detector" {  } {  } 0 0 "Revision = human_detector" 0 0 "Fitter" 0 0 1487993806236 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1487993806305 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "human_detector EP4CGX150DF27C7 " "Selected device EP4CGX150DF27C7 for design \"human_detector\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487993806314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487993806370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487993806371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487993806371 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487993806513 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1487993806522 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C7 " "Device EP4CGX75DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27I7 " "Device EP4CGX75DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27C7 " "Device EP4CGX50DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27I7 " "Device EP4CGX50DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7 " "Device EP4CGX150DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7AF " "Device EP4CGX150DF27I7AF is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27C7 " "Device EP4CGX110DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27I7 " "Device EP4CGX110DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487993807006 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487993807006 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AC7 " "Pin ~ALTERA_NCEO~ is reserved at location AC7" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487993807009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ D6 " "Pin ~ALTERA_DATA0~ is reserved at location D6" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 1613 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487993807009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ E6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location E6" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 1615 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487993807009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ D5 " "Pin ~ALTERA_NCSO~ is reserved at location D5" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 1617 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487993807009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ F6 " "Pin ~ALTERA_DCLK~ is reserved at location F6" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 1619 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487993807009 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1487993807009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487993807010 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[0\] " "Pin magnitude\[0\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[0] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[1\] " "Pin magnitude\[1\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[1] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[2\] " "Pin magnitude\[2\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[2] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[3\] " "Pin magnitude\[3\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[3] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[4\] " "Pin magnitude\[4\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[4] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[5\] " "Pin magnitude\[5\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[5] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[6\] " "Pin magnitude\[6\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[6] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[7\] " "Pin magnitude\[7\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[7] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[8\] " "Pin magnitude\[8\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[8] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[9\] " "Pin magnitude\[9\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[9] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magnitude\[10\] " "Pin magnitude\[10\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { magnitude[10] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magnitude[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 2 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[10\] " "Pin sqry\[10\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[10] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[10\] " "Pin sqrx\[10\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[10] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[9\] " "Pin sqry\[9\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[9] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[9\] " "Pin sqrx\[9\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[9] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[8\] " "Pin sqry\[8\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[8] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[8\] " "Pin sqrx\[8\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[8] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[7\] " "Pin sqry\[7\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[7] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[7\] " "Pin sqrx\[7\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[7] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[6\] " "Pin sqry\[6\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[6] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[6\] " "Pin sqrx\[6\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[6] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[5\] " "Pin sqry\[5\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[5] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[5\] " "Pin sqrx\[5\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[5] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[4\] " "Pin sqry\[4\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[4] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[4\] " "Pin sqrx\[4\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[4] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[3\] " "Pin sqry\[3\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[3] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[3\] " "Pin sqrx\[3\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[3] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[2\] " "Pin sqry\[2\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[2] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[2\] " "Pin sqrx\[2\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[2] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[1\] " "Pin sqry\[1\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[1] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[1\] " "Pin sqrx\[1\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[1] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[0\] " "Pin sqry\[0\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[0] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[0\] " "Pin sqrx\[0\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[0] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[11\] " "Pin sqry\[11\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[11] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[11\] " "Pin sqrx\[11\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[11] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[12\] " "Pin sqry\[12\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[12] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[12\] " "Pin sqrx\[12\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[12] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[13\] " "Pin sqry\[13\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[13] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[13\] " "Pin sqrx\[13\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[13] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[14\] " "Pin sqry\[14\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[14] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[14\] " "Pin sqrx\[14\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[14] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[15\] " "Pin sqry\[15\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[15] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[15\] " "Pin sqrx\[15\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[15] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqry\[16\] " "Pin sqry\[16\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqry[16] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 4 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqry[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sqrx\[16\] " "Pin sqrx\[16\] not assigned to an exact location on the device" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sqrx[16] } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 3 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sqrx[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1487993808480 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1487993808480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "human_detector.sdc " "Synopsys Design Constraints File file not found: 'human_detector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1487993808810 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1487993808811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1487993808816 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1487993808816 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1487993808816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN T15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487993808871 ""}  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 2 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 1572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487993808871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487993809260 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487993809260 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487993809260 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487993809261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487993809262 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1487993809262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1487993809262 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487993809263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487993809275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1487993809276 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487993809276 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 34 11 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 34 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1487993809279 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1487993809279 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1487993809279 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 67 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 65 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 55 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 62 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1487993809281 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1487993809281 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1487993809281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487993809335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487993815351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487993815784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487993815797 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487993817020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487993817020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487993817499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X59_Y34 X69_Y45 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X59_Y34 to location X69_Y45" {  } { { "loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X59_Y34 to location X69_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X59_Y34 to location X69_Y45"} 59 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1487993821303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487993821303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487993821757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1487993821759 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1487993821759 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1487993821759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1487993821800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487993821869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487993822371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487993822438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487993822926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487993823362 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V T15 " "Pin clk uses I/O standard 2.5 V at T15" {  } { { "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 2 0 0 } } { "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487993824293 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1487993824293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.fit.smsg " "Generated suppressed messages file C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487993824449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "992 " "Peak virtual memory: 992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487993824872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 10:37:04 2017 " "Processing ended: Sat Feb 25 10:37:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487993824872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487993824872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487993824872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487993824872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1487993825695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487993825696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 10:37:05 2017 " "Processing started: Sat Feb 25 10:37:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487993825696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1487993825696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off human_detector -c human_detector " "Command: quartus_asm --read_settings_files=off --write_settings_files=off human_detector -c human_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1487993825696 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1487993829774 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1487993829896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487993831553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 10:37:11 2017 " "Processing ended: Sat Feb 25 10:37:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487993831553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487993831553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487993831553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1487993831553 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1487993832138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1487993832438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487993832439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 10:37:12 2017 " "Processing started: Sat Feb 25 10:37:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487993832439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487993832439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta human_detector -c human_detector " "Command: quartus_sta human_detector -c human_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487993832439 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1487993832483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487993832593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487993832594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487993832650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487993832650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "human_detector.sdc " "Synopsys Design Constraints File file not found: 'human_detector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1487993832984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1487993832985 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1487993832986 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1487993832986 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1487993832989 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1487993832989 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1487993832989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1487993832996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993832996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993832999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993833001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993833002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993833003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1487993833003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487993833003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993833005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993833005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.500 clk  " "   -3.000       -19.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993833005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487993833005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1487993833035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1487993833068 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1487993834083 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1487993834169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1487993834176 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487993834176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993834178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993834178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.500 clk  " "   -3.000       -19.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993834178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487993834178 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1487993834201 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1487993834372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487993834379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1487993834379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487993834379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993834380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993834380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.126 clk  " "   -3.000       -14.126 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487993834380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487993834380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487993834755 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487993834756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487993834806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 10:37:14 2017 " "Processing ended: Sat Feb 25 10:37:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487993834806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487993834806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487993834806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487993834806 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487993835422 ""}
