Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 02:50:01 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                            Path #1                                                                                            | WorstPath from Dst |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                                        15.090 |              0.470 |
| Logic Delay               | 1.011(21%)                              | 4.064(27%)                                                                                                                                                                                    | 0.135(29%)         |
| Net Delay                 | 3.957(79%)                              | 11.026(73%)                                                                                                                                                                                   | 0.335(71%)         |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                                         0.005 |             -0.232 |
| Slack                     |                                   7.400 |                                                                                                                                                                                        -2.593 |             11.789 |
| Timing Exception          |                                         |                                                                                                                                                                                               |                    |
| Bounding Box Size         | 3% x 3%                                 | 4% x 5%                                                                                                                                                                                       | 1% x 0%            |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                                           225 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                            36 |                  1 |
| Routes                    |                                       6 |                                                                                                                                                                                            36 |                  1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                           | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                          | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                          | None               |
| IO Crossings              |                                       0 |                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                                      20 |                                                                                                                                                                                            16 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                                             | roi_ret_672/C      |
| End Point Pin             | pt_ret_870_fast/D                       | roi_ret_672/D                                                                                                                                                                                 | sr_2_13.roi[1]/D   |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                     Path #2                                                                                    | WorstPath from Dst |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                         14.986 |              0.509 |
| Logic Delay               | 1.011(21%)                              | 4.232(29%)                                                                                                                                                                     | 0.194(39%)         |
| Net Delay                 | 3.957(79%)                              | 10.754(71%)                                                                                                                                                                    | 0.315(61%)         |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                         -0.099 |             -0.058 |
| Slack                     |                                   7.400 |                                                                                                                                                                         -2.593 |             11.924 |
| Timing Exception          |                                         |                                                                                                                                                                                |                    |
| Bounding Box Size         | 3% x 3%                                 | 6% x 5%                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                            233 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                             33 |                  1 |
| Routes                    |                                       6 |                                                                                                                                                                             33 |                  1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                            | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                            | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                           | None               |
| BRAM                      | None                                    | None                                                                                                                                                                           | None               |
| IO Crossings              |                                       0 |                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                              0 |                  0 |
| High Fanout               |                                      20 |                                                                                                                                                                             16 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                              | roi_ret_685/C      |
| End Point Pin             | pt_ret_870_fast/D                       | roi_ret_685/D                                                                                                                                                                  | sr_2_13.roi[0]/D   |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                        Path #3                                                                                        |         WorstPath from Dst         |
+---------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                                12.500 |                             12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                                14.976 |                              0.542 |
| Logic Delay               | 1.011(21%)                              | 4.034(27%)                                                                                                                                                                            | 0.473(88%)                         |
| Net Delay                 | 3.957(79%)                              | 10.942(73%)                                                                                                                                                                           | 0.069(12%)                         |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                                -0.023 |                             -0.193 |
| Slack                     |                                   7.400 |                                                                                                                                                                                -2.590 |                             11.757 |
| Timing Exception          |                                         |                                                                                                                                                                                       |                                    |
| Bounding Box Size         | 3% x 3%                                 | 6% x 5%                                                                                                                                                                               | 0% x 0%                            |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                                | (0, 0)                             |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                                   224 |                                  1 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                          | Safely Timed                       |
| Logic Levels              |                                       6 |                                                                                                                                                                                    34 |                                  0 |
| Routes                    |                                       6 |                                                                                                                                                                                    35 |                                  0 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                        |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                   | clk                                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                   | clk                                |
| DSP Block                 | None                                    | None                                                                                                                                                                                  | None                               |
| BRAM                      | None                                    | None                                                                                                                                                                                  | None                               |
| IO Crossings              |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| High Fanout               |                                      20 |                                                                                                                                                                                    16 |                                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                     0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                | SRL16E/CLK                         |
| End Point Pin Primitive   | FDRE/D                                  | SRL16E/D                                                                                                                                                                              | FDRE/D                             |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                                     | sr_3_12.roi_1_5_sr_3_8.roi_1_1/CLK |
| End Point Pin             | pt_ret_870_fast/D                       | sr_3_12.roi_1_5_sr_3_8.roi_1_1/D                                                                                                                                                      | sr_3_12.roi_1_5_DOUT[0]/D          |
+---------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                       Path #4                                                                                       | WorstPath from Dst |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                              14.997 |              1.197 |
| Logic Delay               | 1.011(21%)                              | 3.992(27%)                                                                                                                                                                          | 0.158(14%)         |
| Net Delay                 | 3.957(79%)                              | 11.005(73%)                                                                                                                                                                         | 1.039(86%)         |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                              -0.068 |             -0.102 |
| Slack                     |                                   7.400 |                                                                                                                                                                              -2.573 |             11.193 |
| Timing Exception          |                                         |                                                                                                                                                                                     |                    |
| Bounding Box Size         | 3% x 3%                                 | 4% x 5%                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                                 215 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                  34 |                  1 |
| Routes                    |                                       6 |                                                                                                                                                                                  34 |                  1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                 | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                | None               |
| IO Crossings              |                                       0 |                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                                      20 |                                                                                                                                                                                  16 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                                   | pt_ret_1366/C      |
| End Point Pin             | pt_ret_870_fast/D                       | pt_ret_1366/D                                                                                                                                                                       | sr_2_13.pt_1[0]/D  |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                     Path #5                                                                                    |  WorstPath from Dst |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                         12.500 |              12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                         15.075 |               0.826 |
| Logic Delay               | 1.011(21%)                              | 4.235(29%)                                                                                                                                                                     | 0.267(33%)          |
| Net Delay                 | 3.957(79%)                              | 10.840(71%)                                                                                                                                                                    | 0.559(67%)          |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                          0.011 |              -0.263 |
| Slack                     |                                   7.400 |                                                                                                                                                                         -2.572 |              11.402 |
| Timing Exception          |                                         |                                                                                                                                                                                |                     |
| Bounding Box Size         | 3% x 3%                                 | 6% x 5%                                                                                                                                                                        | 0% x 0%             |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                         | (0, 0)              |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                            233 |                   3 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                              0 |                   0 |
| Fixed Route               |                                       0 |                                                                                                                                                                              0 |                   0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                              0 |                   0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                              0 |                   0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                   | Safely Timed        |
| Logic Levels              |                                       6 |                                                                                                                                                                             33 |                   1 |
| Routes                    |                                       6 |                                                                                                                                                                             33 |                   1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 FDRE      |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                            | clk                 |
| End Point Clock           | clk                                     | clk                                                                                                                                                                            | clk                 |
| DSP Block                 | None                                    | None                                                                                                                                                                           | None                |
| BRAM                      | None                                    | None                                                                                                                                                                           | None                |
| IO Crossings              |                                       0 |                                                                                                                                                                              0 |                   0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                              0 |                   0 |
| PBlocks                   |                                       0 |                                                                                                                                                                              0 |                   0 |
| High Fanout               |                                      20 |                                                                                                                                                                             16 |                   2 |
| Dont Touch                |                                       0 |                                                                                                                                                                              0 |                   0 |
| Mark Debug                |                                       0 |                                                                                                                                                                              0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                         | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                         | FDRE/D              |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                              | pt_ret_1354/C       |
| End Point Pin             | pt_ret_870_fast/D                       | pt_ret_1354/D                                                                                                                                                                  | sr_2_13.pt_1_1[3]/D |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                            Path #6                                                                                            |  WorstPath from Dst |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                                        12.500 |              12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                                        15.067 |               0.572 |
| Logic Delay               | 1.011(21%)                              | 3.954(27%)                                                                                                                                                                                    | 0.197(35%)          |
| Net Delay                 | 3.957(79%)                              | 11.113(73%)                                                                                                                                                                                   | 0.375(65%)          |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                                         0.004 |              -0.233 |
| Slack                     |                                   7.400 |                                                                                                                                                                                        -2.571 |              11.686 |
| Timing Exception          |                                         |                                                                                                                                                                                               |                     |
| Bounding Box Size         | 3% x 3%                                 | 4% x 5%                                                                                                                                                                                       | 1% x 0%             |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                                        | (0, 0)              |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                                           225 |                   2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                             0 |                   0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                             0 |                   0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                             0 |                   0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                             0 |                   0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                  | Safely Timed        |
| Logic Levels              |                                       6 |                                                                                                                                                                                            36 |                   1 |
| Routes                    |                                       6 |                                                                                                                                                                                            36 |                   1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE      |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                           | clk                 |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                           | clk                 |
| DSP Block                 | None                                    | None                                                                                                                                                                                          | None                |
| BRAM                      | None                                    | None                                                                                                                                                                                          | None                |
| IO Crossings              |                                       0 |                                                                                                                                                                                             0 |                   0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                             0 |                   0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                             0 |                   0 |
| High Fanout               |                                      20 |                                                                                                                                                                                            16 |                   1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                             0 |                   0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                             0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                        | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                        | FDRE/D              |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                                             | sector_ret_400/C    |
| End Point Pin             | pt_ret_870_fast/D                       | sector_ret_400/D                                                                                                                                                                              | sr_2_13.sector[0]/D |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                     Path #7                                                                                    |            WorstPath from Dst           |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                         12.500 |                                  12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                         14.950 |                                   4.822 |
| Logic Delay               | 1.011(21%)                              | 3.894(27%)                                                                                                                                                                     | 0.879(19%)                              |
| Net Delay                 | 3.957(79%)                              | 11.056(73%)                                                                                                                                                                    | 3.943(81%)                              |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                         -0.105 |                                  -0.037 |
| Slack                     |                                   7.400 |                                                                                                                                                                         -2.563 |                                   7.632 |
| Timing Exception          |                                         |                                                                                                                                                                                |                                         |
| Bounding Box Size         | 3% x 3%                                 | 6% x 5%                                                                                                                                                                        | 4% x 2%                                 |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                         | (0, 0)                                  |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                            214 |                                      40 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                              0 |                                       0 |
| Fixed Route               |                                       0 |                                                                                                                                                                              0 |                                       0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                              0 |                                       0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                              0 |                                       0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                   | Safely Timed                            |
| Logic Levels              |                                       6 |                                                                                                                                                                             33 |                                       6 |
| Routes                    |                                       6 |                                                                                                                                                                             33 |                                       6 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT3 FDRE | FDRE LUT6 LUT3 LUT5 LUT5 LUT6 LUT3 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                            | clk                                     |
| End Point Clock           | clk                                     | clk                                                                                                                                                                            | clk                                     |
| DSP Block                 | None                                    | None                                                                                                                                                                           | None                                    |
| BRAM                      | None                                    | None                                                                                                                                                                           | None                                    |
| IO Crossings              |                                       0 |                                                                                                                                                                              0 |                                       6 |
| SLR Crossings             |                                       0 |                                                                                                                                                                              0 |                                       0 |
| PBlocks                   |                                       0 |                                                                                                                                                                              0 |                                       0 |
| High Fanout               |                                      20 |                                                                                                                                                                             16 |                                      15 |
| Dont Touch                |                                       0 |                                                                                                                                                                              0 |                                       0 |
| Mark Debug                |                                       0 |                                                                                                                                                                              0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                         | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                         | FDRE/D                                  |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                              | roi_ret_421/C                           |
| End Point Pin             | pt_ret_870_fast/D                       | roi_ret_421/D                                                                                                                                                                  | sr_2_15.pt[3]/D                         |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |          WorstPath to Src          |                                                                                       Path #8                                                                                       |            WorstPath from Dst           |
+---------------------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                             12.500 |                                                                                                                                                                              12.500 |                                  12.500 |
| Path Delay                |                              4.991 |                                                                                                                                                                              15.173 |                                   4.480 |
| Logic Delay               | 0.763(16%)                         | 4.308(29%)                                                                                                                                                                          | 0.587(14%)                              |
| Net Delay                 | 4.228(84%)                         | 10.865(71%)                                                                                                                                                                         | 3.893(86%)                              |
| Clock Skew                |                             -0.267 |                                                                                                                                                                               0.119 |                                  -0.345 |
| Slack                     |                              7.234 |                                                                                                                                                                              -2.562 |                                   7.667 |
| Timing Exception          |                                    |                                                                                                                                                                                     |                                         |
| Bounding Box Size         | 3% x 4%                            | 6% x 5%                                                                                                                                                                             | 0% x 2%                                 |
| Clock Region Distance     | (0, 1)                             | (0, 1)                                                                                                                                                                              | (0, 0)                                  |
| Cumulative Fanout         |                                 45 |                                                                                                                                                                                 205 |                                      40 |
| Fixed Loc                 |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| Fixed Route               |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| Hold Fix Detour           |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| Combined LUT Pairs        |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| Clock Relationship        | Safely Timed                       | Safely Timed                                                                                                                                                                        | Safely Timed                            |
| Logic Levels              |                                  5 |                                                                                                                                                                                  34 |                                       6 |
| Routes                    |                                  5 |                                                                                                                                                                                  34 |                                       6 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 FDRE |
| Start Point Clock         | clk                                | clk                                                                                                                                                                                 | clk                                     |
| End Point Clock           | clk                                | clk                                                                                                                                                                                 | clk                                     |
| DSP Block                 | None                               | None                                                                                                                                                                                | None                                    |
| BRAM                      | None                               | None                                                                                                                                                                                | None                                    |
| IO Crossings              |                                  0 |                                                                                                                                                                                   0 |                                       9 |
| SLR Crossings             |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| PBlocks                   |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| High Fanout               |                                 21 |                                                                                                                                                                                  15 |                                      16 |
| Dont Touch                |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| Mark Debug                |                                  0 |                                                                                                                                                                                   0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                             | FDRE/C                                                                                                                                                                              | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                             | FDRE/D                                                                                                                                                                              | FDRE/D                                  |
| Start Point Pin           | sr_2_14.pt_1[2]/C                  | pt_ret_1192_fast/C                                                                                                                                                                  | pt_ret_1178/C                           |
| End Point Pin             | pt_ret_1192_fast/D                 | pt_ret_1178/D                                                                                                                                                                       | sr_2_15.pt[3]/D                         |
+---------------------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                       Path #9                                                                                       | WorstPath from Dst |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                              15.057 |              0.672 |
| Logic Delay               | 1.011(21%)                              | 4.020(27%)                                                                                                                                                                          | 0.211(32%)         |
| Net Delay                 | 3.957(79%)                              | 11.037(73%)                                                                                                                                                                         | 0.461(68%)         |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                               0.004 |             -0.254 |
| Slack                     |                                   7.400 |                                                                                                                                                                              -2.561 |             11.566 |
| Timing Exception          |                                         |                                                                                                                                                                                     |                    |
| Bounding Box Size         | 3% x 3%                                 | 4% x 5%                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                                 215 |                  3 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                  34 |                  1 |
| Routes                    |                                       6 |                                                                                                                                                                                  34 |                  1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                 | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                | None               |
| IO Crossings              |                                       0 |                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                                      20 |                                                                                                                                                                                  16 |                  2 |
| Dont Touch                |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                                   | pt_ret_1356/C      |
| End Point Pin             | pt_ret_870_fast/D                       | pt_ret_1356/D                                                                                                                                                                       | sr_2_13.pt_1[3]/D  |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                       Path #10                                                                                      | WorstPath from Dst |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                  12.500 |                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                                   4.968 |                                                                                                                                                                              15.157 |              0.455 |
| Logic Delay               | 1.011(21%)                              | 4.049(27%)                                                                                                                                                                          | 0.240(53%)         |
| Net Delay                 | 3.957(79%)                              | 11.108(73%)                                                                                                                                                                         | 0.215(47%)         |
| Clock Skew                |                                  -0.123 |                                                                                                                                                                               0.110 |             -0.314 |
| Slack                     |                                   7.400 |                                                                                                                                                                              -2.555 |             11.723 |
| Timing Exception          |                                         |                                                                                                                                                                                     |                    |
| Bounding Box Size         | 3% x 3%                                 | 5% x 5%                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                  | (0, 1)                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                                      58 |                                                                                                                                                                                 215 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                  34 |                  1 |
| Routes                    |                                       6 |                                                                                                                                                                                  34 |                  1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT4 LUT3 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                 | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                | None               |
| IO Crossings              |                                       0 |                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                                      20 |                                                                                                                                                                                  16 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_2_11.pt_1[3]/C                       | pt_ret_870_fast/C                                                                                                                                                                   | pt_ret_1351/C      |
| End Point Pin             | pt_ret_870_fast/D                       | pt_ret_1351/D                                                                                                                                                                       | sr_2_13.pt_1[1]/D  |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 21 | 23 | 24 | 25 | 26 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 219 | 5 | 34 | 29 | 41 | 59 | 48 | 64 | 78 | 20 |  2 |  4 |  4 |  2 | 10 |  3 |  8 |  5 |  1 |  4 | 12 | 12 |  3 |  4 | 12 | 10 | 24 | 41 | 78 | 51 | 51 | 48 |  5 |  9 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.56 |           3.43 |           11473 | 0(0.0%) | 64(1.0%) | 217(3.4%) | 746(11.8%) | 1302(20.6%) | 4005(63.2%) |        156 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq80retfan16_rev_1 | 0.83 |           4.70 |            7460 | 0(0.0%) | 64(1.0%) | 217(3.5%) | 661(10.6%) | 1302(20.8%) | 4005(64.1%) |        156 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       131% | (CLEM_X67Y467,CLEL_R_X67Y468)   | wrapper(100%) |            0% |        5.8125 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       102% | (CLEL_R_X65Y461,CLEL_R_X68Y468) | wrapper(100%) |            0% |       5.77344 | 99%          | 0%         |  16% |   0% | 0%   | NA   | NA  |    0% |  0% |
| South     |                3 |       110% | (CLEM_X63Y464,CLEL_R_X66Y471)   | wrapper(100%) |            0% |       5.97321 | 99%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                1 |       118% | (CLEL_R_X63Y504,CLEM_X64Y505)   | wrapper(100%) |            0% |       5.90625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.140% | (CLEM_X64Y504,CLEM_X67Y511)   | wrapper(100%) |            0% |       5.58333 | 96%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                2 |           0.009% | (CLEM_X66Y464,CLEM_X67Y467)   | wrapper(100%) |            0% |       6.07292 | 100%         | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.071% | (CLEM_X64Y460,CLEM_X67Y467)   | wrapper(100%) |            0% |        5.6849 | 96%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                1 |           0.015% | (CLEM_X64Y469,CLEM_X65Y472)   | wrapper(100%) |            0% |        6.0625 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.008% | (CLEM_X70Y488,CLEM_X71Y490)   | wrapper(100%) |            0% |         3.375 | 56%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% | 33% |
| South     | Long   |                1 |           0.002% | (CLEM_X67Y465,CLEM_X69Y465)   | wrapper(100%) |            0% |       5.65625 | 100%         | 0%         |  21% |   0% | 0%   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.236% | (CLEM_X60Y460,CLEM_X67Y515)   | wrapper(100%) |            0% |       3.73196 | 64%          | 0%         |   5% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.043% | (CLEM_X64Y464,CLEM_X67Y467)   | wrapper(100%) |            0% |        6.0625 | 100%         | 0%         |   5% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.195% | (CLEL_R_X62Y460,CLEM_X69Y511) | wrapper(100%) |            0% |       4.88762 | 83%          | 0%         |   7% |   0% | 0%   | NA   | 0%  |    0% |  2% |
| West      | Short  |                3 |           0.135% | (CLEM_X64Y464,CLEM_X67Y483)   | wrapper(100%) |            0% |       5.80625 | 96%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X70Y475 | 408             | 440          | 65%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y474 | 408             | 441          | 65%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y484 | 408             | 430          | 63%                  | wrapper(100%) | N                   |
| CLEL_R_X70Y478 | 408             | 437          | 63%                  | wrapper(100%) | N                   |
| CLEL_R_X70Y483 | 408             | 431          | 63%                  | wrapper(100%) | N                   |
| CLEL_R_X70Y477 | 408             | 438          | 62%                  | wrapper(100%) | N                   |
| CLEL_R_X70Y482 | 408             | 432          | 62%                  | wrapper(100%) | N                   |
| CLEL_R_X70Y476 | 408             | 439          | 61%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y486 | 408             | 428          | 61%                  | wrapper(100%) | N                   |
| CLEL_R_X70Y485 | 408             | 429          | 61%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X68Y462 | 399             | 453          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X68Y463 | 399             | 452          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X67Y463   | 393             | 452          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y464 | 391             | 451          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y462 | 395             | 453          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X67Y462   | 393             | 453          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y463 | 395             | 452          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y463 | 391             | 452          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X67Y464   | 393             | 451          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X67Y461   | 393             | 454          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


