###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL4.kletech.ac.in)
#  Generated on:      Wed Apr  9 12:16:14 2025
#  Design:            cpu_sys_emep_top
#  Command:           report_clocks > clocks.rpt
###############################################################
      --------------------------------------------------------------------------------------  
                                           Clock Descriptions                                       
      --------------------------------------------------------------------------------------  
                                                                           Attributes          
      --------------------------------------------------------------------------------------  
        Clock Name          Source         Period    Lead    Trail   Generated   Propagated   
      --------------------------------------------------------------------------------------  
       DBG_CLK        io_in_bus[36]      16.000   0.000    8.000       n           n        
       GPIO_CLK_VIR           -             8.000   0.000    4.000       n           n        
        HPC_CLK_VIR           -             8.000   0.000    4.000       n           n        
       JTAG_CLK       io_in_bus[28]      20.000   0.000   10.000       n           n        
       JTAG_CLK_C2C   ext_die_jtag_tck_i   20.000   0.000   10.000       n           n        
       LIFE_CLK      pll0_cmu_life_clk   10.000   0.000    5.000       n           n        
        MCUCLK       pll0_cmu_ck_aux      3.003   0.000    1.502       n           n        
      MII_RXCLK       io_in_bus[22]      16.000   0.000    8.000       n           n        
      MII_TXCLK       io_in_bus[21]      16.000   0.000    8.000       n           n        
       REFCLK0       pll0_cmu_ck_ref      8.000   0.000    4.000       n           n        
      SPI_CLK_IN      io_in_bus[65]      16.000   0.000    8.000       n           n        
        SWCLK        pll0_cmu_ck_soc      1.000   0.000    0.500       n           n        
      --------------------------------------------------------------------------------------  
      --------------------------------------------------------------------------------------------------------------------------------------------------------------  
                                                                                Generated-Clock Descriptions                                                                            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------  
          Name          Generated Source(pin)              Master Source(pin)         Master-clock   Source   Invert     Freq.      Duty-Cycle   Edges   Edge-Shift   
                                                                                                     Invert            Multiplier                                     
      --------------------------------------------------------------------------------------------------------------------------------------------------------------  
      APB_CLK     U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_apb_clkdivby2_reg/U_clk_dff/Q                                   
                                                   U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_00/Y                               
                                                                                      CPU_CLK        n        n         1/2           0          -         -        
      CPU_CLK     U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_00/Y                                   
                                                   U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_1_reg/U_clk_dff/Q                               
                                                                                     SWCLK_DIV4      n        n         1/1           0          -         -        
      DSP_PCLK    U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/i_pcie_sw_clk_dff/U_clk_dff/Q                                   
                                                          pll0_cmu_ck_soc              SWCLK         n        n         1/2           0          -         -        
      EEP_PCLK    U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/i_pcie_sw_clk_dff/U_clk_dff/Q                                   
                                                          pll0_cmu_ck_soc              SWCLK         n        n         1/2           0          -         -        
      EEP_TCLK    U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/i_pcie_sw_clk_dff/U_clk_dff/Q                                   
                                                          pll0_cmu_ck_soc              SWCLK         n        n         1/2           0          -         -        
      FUSE_CLK    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_04/Y                                   
                                                         pll0_cmu_life_clk            LIFE_CLK       n        n         1/8           0          -         -        
      MII_CLK     U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_mii_clkdivby2_reg/U_clk_dff/Q                                   
                                                   U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_rmii_clkdivby2_reg/U_clk_dff/Q                               
                                                                                      RMII_CLK       n        n         1/2           0          -         -        
      RMII_CLK    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_rmii_clkdivby2_reg/U_clk_dff/Q                                   
                                                          pll0_cmu_ck_ref             REFCLK0        n        n         1/2           0          -         -        
      RTC_ECLK    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_rtc_eclkdivby2_reg/U_clk_dff/Q                                   
                                                   U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_mii_clkdivby2_reg/U_clk_dff/Q                               
                                                                                      MII_CLK        n        n         1/2           0          -         -        
      SPI_CLK     U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_spi_clkdivby2_reg/U_clk_dff/Q                                   
                                                          pll0_cmu_ck_soc              SWCLK         n        n         1/8           0          -         -        
       SWCLK_DIV2   U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_0_reg/U_clk_dff/Q                                   
                                                          pll0_cmu_ck_soc              SWCLK         n        n         1/2           0          -         -        
       SWCLK_DIV4   U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_1_reg/U_clk_dff/Q                                   
                                                   U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_0_reg/U_clk_dff/Q                               
                                                                                     SWCLK_DIV2      n        n         1/2           0          -         -        
      --------------------------------------------------------------------------------------------------------------------------------------------------------------  
