Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Thu Nov 10 17:08:58 2022
| Host         : DESKTOP-UK1IBPM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SistemaComplessivo_timing_summary_routed.rpt -pb SistemaComplessivo_timing_summary_routed.pb -rpx SistemaComplessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : SistemaComplessivo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.170        0.000                      0                  202        0.264        0.000                      0                  202        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.170        0.000                      0                  202        0.264        0.000                      0                  202        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 ModoClear/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.058ns (24.374%)  route 3.283ns (75.626%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  ModoClear/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.617    ModoClear/count[28]
    SLICE_X2Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  ModoClear/deb.count[31]_i_8/O
                         net (fo=2, routed)           0.604     7.345    ModoClear/deb.count[31]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     7.495 f  ModoClear/deb.count[31]_i_4/O
                         net (fo=2, routed)           0.974     8.469    ModoClear/deb.count[31]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.328     8.797 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     9.668    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[29]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    ModoClear/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 ModoClear/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.058ns (24.374%)  route 3.283ns (75.626%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  ModoClear/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.617    ModoClear/count[28]
    SLICE_X2Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  ModoClear/deb.count[31]_i_8/O
                         net (fo=2, routed)           0.604     7.345    ModoClear/deb.count[31]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     7.495 f  ModoClear/deb.count[31]_i_4/O
                         net (fo=2, routed)           0.974     8.469    ModoClear/deb.count[31]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.328     8.797 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     9.668    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    ModoClear/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 ModoClear/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.058ns (24.374%)  route 3.283ns (75.626%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  ModoClear/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.617    ModoClear/count[28]
    SLICE_X2Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  ModoClear/deb.count[31]_i_8/O
                         net (fo=2, routed)           0.604     7.345    ModoClear/deb.count[31]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     7.495 f  ModoClear/deb.count[31]_i_4/O
                         net (fo=2, routed)           0.974     8.469    ModoClear/deb.count[31]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.328     8.797 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     9.668    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[31]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    ModoClear/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 IngressoClear/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IngressoClear/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.146%)  route 3.497ns (80.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  IngressoClear/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  IngressoClear/deb.count_reg[20]/Q
                         net (fo=2, routed)           1.140     6.924    IngressoClear/deb.count_reg_n_0_[20]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  IngressoClear/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.679     7.727    IngressoClear/deb.count[31]_i_7__0_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.851 f  IngressoClear/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.809     8.660    IngressoClear/deb.count[31]_i_3__0_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.784 r  IngressoClear/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.868     9.652    IngressoClear/deb.count[31]_i_1__0_n_0
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    IngressoClear/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 IngressoClear/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IngressoClear/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.146%)  route 3.497ns (80.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  IngressoClear/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  IngressoClear/deb.count_reg[20]/Q
                         net (fo=2, routed)           1.140     6.924    IngressoClear/deb.count_reg_n_0_[20]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  IngressoClear/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.679     7.727    IngressoClear/deb.count[31]_i_7__0_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.851 f  IngressoClear/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.809     8.660    IngressoClear/deb.count[31]_i_3__0_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.784 r  IngressoClear/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.868     9.652    IngressoClear/deb.count[31]_i_1__0_n_0
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    IngressoClear/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 IngressoClear/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IngressoClear/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.146%)  route 3.497ns (80.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  IngressoClear/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  IngressoClear/deb.count_reg[20]/Q
                         net (fo=2, routed)           1.140     6.924    IngressoClear/deb.count_reg_n_0_[20]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  IngressoClear/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.679     7.727    IngressoClear/deb.count[31]_i_7__0_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.851 f  IngressoClear/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.809     8.660    IngressoClear/deb.count[31]_i_3__0_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.784 r  IngressoClear/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.868     9.652    IngressoClear/deb.count[31]_i_1__0_n_0
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    IngressoClear/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 IngressoClear/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IngressoClear/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.146%)  route 3.497ns (80.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  IngressoClear/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  IngressoClear/deb.count_reg[20]/Q
                         net (fo=2, routed)           1.140     6.924    IngressoClear/deb.count_reg_n_0_[20]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  IngressoClear/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.679     7.727    IngressoClear/deb.count[31]_i_7__0_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.851 f  IngressoClear/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.809     8.660    IngressoClear/deb.count[31]_i_3__0_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.784 r  IngressoClear/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.868     9.652    IngressoClear/deb.count[31]_i_1__0_n_0
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  IngressoClear/deb.count_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    IngressoClear/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 ModoClear/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.058ns (25.198%)  route 3.141ns (74.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  ModoClear/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.617    ModoClear/count[28]
    SLICE_X2Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  ModoClear/deb.count[31]_i_8/O
                         net (fo=2, routed)           0.604     7.345    ModoClear/deb.count[31]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     7.495 f  ModoClear/deb.count[31]_i_4/O
                         net (fo=2, routed)           0.974     8.469    ModoClear/deb.count[31]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.328     8.797 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.729     9.526    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[25]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.863    ModoClear/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 ModoClear/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.058ns (25.198%)  route 3.141ns (74.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  ModoClear/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.617    ModoClear/count[28]
    SLICE_X2Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  ModoClear/deb.count[31]_i_8/O
                         net (fo=2, routed)           0.604     7.345    ModoClear/deb.count[31]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     7.495 f  ModoClear/deb.count[31]_i_4/O
                         net (fo=2, routed)           0.974     8.469    ModoClear/deb.count[31]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.328     8.797 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.729     9.526    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[26]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.863    ModoClear/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 ModoClear/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.058ns (25.198%)  route 3.141ns (74.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  ModoClear/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.617    ModoClear/count[28]
    SLICE_X2Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  ModoClear/deb.count[31]_i_8/O
                         net (fo=2, routed)           0.604     7.345    ModoClear/deb.count[31]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.150     7.495 f  ModoClear/deb.count[31]_i_4/O
                         net (fo=2, routed)           0.974     8.469    ModoClear/deb.count[31]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.328     8.797 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.729     9.526    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[27]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.863    ModoClear/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ModoClear/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ModoClear/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.784    ModoClear/count[12]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ModoClear/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.892    ModoClear/data0[12]
    SLICE_X3Y91          FDRE                                         r  ModoClear/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ModoClear/deb.count_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ModoClear/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ModoClear/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ModoClear/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.784    ModoClear/count[8]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ModoClear/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.892    ModoClear/data0[8]
    SLICE_X3Y90          FDRE                                         r  ModoClear/deb.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ModoClear/deb.count_reg[8]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ModoClear/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.602     1.521    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ModoClear/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ModoClear/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.783    ModoClear/count[4]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  ModoClear/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.891    ModoClear/data0[4]
    SLICE_X3Y89          FDRE                                         r  ModoClear/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ModoClear/deb.count_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ModoClear/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  ModoClear/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ModoClear/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.785    ModoClear/count[20]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  ModoClear/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.893    ModoClear/data0[20]
    SLICE_X3Y93          FDRE                                         r  ModoClear/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  ModoClear/deb.count_reg[20]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    ModoClear/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ModoClear/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.785    ModoClear/count[28]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  ModoClear/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.893    ModoClear/data0[28]
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[28]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    ModoClear/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ModoClear/deb.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ModoClear/deb.count_reg[16]/Q
                         net (fo=3, routed)           0.120     1.784    ModoClear/count[16]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ModoClear/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.892    ModoClear/data0[16]
    SLICE_X3Y92          FDRE                                         r  ModoClear/deb.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ModoClear/deb.count_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    ModoClear/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  ModoClear/deb.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ModoClear/deb.count_reg[24]/Q
                         net (fo=3, routed)           0.120     1.785    ModoClear/count[24]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  ModoClear/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.893    ModoClear/data0[24]
    SLICE_X3Y94          FDRE                                         r  ModoClear/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  ModoClear/deb.count_reg[24]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    ModoClear/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RiconoscitoreSeq/statoCorrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiconoscitoreSeq/Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.800%)  route 0.187ns (50.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RiconoscitoreSeq/statoCorrente_reg[1]/Q
                         net (fo=7, routed)           0.187     1.852    RiconoscitoreSeq/statoCorrente_reg_n_0_[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.045     1.897 r  RiconoscitoreSeq/Y_i_1/O
                         net (fo=1, routed)           0.000     1.897    RiconoscitoreSeq/Y_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  RiconoscitoreSeq/Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  RiconoscitoreSeq/Y_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.630    RiconoscitoreSeq/Y_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ModoClear/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ModoClear/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.780    ModoClear/count[13]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  ModoClear/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.895    ModoClear/data0[13]
    SLICE_X3Y92          FDRE                                         r  ModoClear/deb.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ModoClear/deb.count_reg[13]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    ModoClear/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ModoClear/deb.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModoClear/deb.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ModoClear/deb.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ModoClear/deb.count_reg[5]/Q
                         net (fo=2, routed)           0.116     1.780    ModoClear/count[5]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  ModoClear/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.895    ModoClear/data0[5]
    SLICE_X3Y90          FDRE                                         r  ModoClear/deb.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ModoClear/deb.count_reg[5]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ModoClear/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     IngressoClear/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     IngressoClear/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     IngressoClear/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     IngressoClear/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     IngressoClear/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     IngressoClear/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     IngressoClear/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     IngressoClear/deb.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     IngressoClear/deb.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     IngressoClear/BTN_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     IngressoClear/BTN_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     IngressoClear/BTN_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     IngressoClear/BTN_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     IngressoClear/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     IngressoClear/deb.count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RiconoscitoreSeq/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uscita
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 3.976ns (63.906%)  route 2.246ns (36.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  RiconoscitoreSeq/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  RiconoscitoreSeq/Y_reg/Q
                         net (fo=1, routed)           2.246     8.030    Uscita_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.550 r  Uscita_OBUF_inst/O
                         net (fo=0)                   0.000    11.550    Uscita
    H17                                                               r  Uscita (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RiconoscitoreSeq/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uscita
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.362ns (70.145%)  route 0.580ns (29.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  RiconoscitoreSeq/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RiconoscitoreSeq/Y_reg/Q
                         net (fo=1, routed)           0.580     2.244    Uscita_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.466 r  Uscita_OBUF_inst/O
                         net (fo=0)                   0.000     3.466    Uscita
    H17                                                               r  Uscita (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ModoClear/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.790ns  (logic 1.601ns (33.414%)  route 3.190ns (66.586%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           2.318     3.795    ModoClear/Rst_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.919 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     4.790    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[29]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ModoClear/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.790ns  (logic 1.601ns (33.414%)  route 3.190ns (66.586%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           2.318     3.795    ModoClear/Rst_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.919 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     4.790    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[30]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ModoClear/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.790ns  (logic 1.601ns (33.414%)  route 3.190ns (66.586%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           2.318     3.795    ModoClear/Rst_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.919 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     4.790    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  ModoClear/deb.count_reg[31]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            IngressoClear/deb.count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.629ns (34.952%)  route 3.031ns (65.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           1.874     3.351    IngressoClear/Rst_IBUF
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.152     3.503 r  IngressoClear/deb.count[31]_i_2/O
                         net (fo=32, routed)          1.157     4.659    IngressoClear/deb.count[31]_i_2_n_0
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[21]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            IngressoClear/deb.count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.629ns (34.952%)  route 3.031ns (65.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           1.874     3.351    IngressoClear/Rst_IBUF
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.152     3.503 r  IngressoClear/deb.count[31]_i_2/O
                         net (fo=32, routed)          1.157     4.659    IngressoClear/deb.count[31]_i_2_n_0
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[22]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            IngressoClear/deb.count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.629ns (34.952%)  route 3.031ns (65.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           1.874     3.351    IngressoClear/Rst_IBUF
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.152     3.503 r  IngressoClear/deb.count[31]_i_2/O
                         net (fo=32, routed)          1.157     4.659    IngressoClear/deb.count[31]_i_2_n_0
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[23]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            IngressoClear/deb.count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.629ns (34.952%)  route 3.031ns (65.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           1.874     3.351    IngressoClear/Rst_IBUF
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.152     3.503 r  IngressoClear/deb.count[31]_i_2/O
                         net (fo=32, routed)          1.157     4.659    IngressoClear/deb.count[31]_i_2_n_0
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  IngressoClear/deb.count_reg[24]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ModoClear/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 1.601ns (34.434%)  route 3.048ns (65.566%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           2.318     3.795    ModoClear/Rst_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.919 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.729     4.648    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[25]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ModoClear/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 1.601ns (34.434%)  route 3.048ns (65.566%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           2.318     3.795    ModoClear/Rst_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.919 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.729     4.648    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[26]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ModoClear/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 1.601ns (34.434%)  route 3.048ns (65.566%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           2.318     3.795    ModoClear/Rst_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.919 r  ModoClear/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.729     4.648    ModoClear/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605     5.028    ModoClear/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ModoClear/deb.count_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Modo
                            (input port)
  Destination:            RiconoscitoreSeq/statoCorrente_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.292ns (40.524%)  route 0.429ns (59.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Modo (IN)
                         net (fo=0)                   0.000     0.000    Modo
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Modo_IBUF_inst/O
                         net (fo=3, routed)           0.429     0.677    RiconoscitoreSeq/Modo_IBUF
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  RiconoscitoreSeq/statoCorrente[3]_i_2/O
                         net (fo=1, routed)           0.000     0.722    RiconoscitoreSeq/statoCorrente[3]
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[3]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ModoClear/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.289ns (38.545%)  route 0.462ns (61.455%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Rst_IBUF_inst/O
                         net (fo=9, routed)           0.462     0.706    ModoClear/Rst_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.751 r  ModoClear/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.751    ModoClear/deb.count[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  ModoClear/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    ModoClear/Clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ModoClear/deb.count_reg[0]/C

Slack:                    inf
  Source:                 Ingresso
                            (input port)
  Destination:            RiconoscitoreSeq/statoCorrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.290ns (36.173%)  route 0.512ns (63.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Ingresso (IN)
                         net (fo=0)                   0.000     0.000    Ingresso
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Ingresso_IBUF_inst/O
                         net (fo=5, routed)           0.512     0.758    RiconoscitoreSeq/Ingresso_IBUF
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  RiconoscitoreSeq/statoCorrente[2]_i_1/O
                         net (fo=1, routed)           0.000     0.803    RiconoscitoreSeq/statoCorrente[2]
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[2]/C

Slack:                    inf
  Source:                 Ingresso
                            (input port)
  Destination:            RiconoscitoreSeq/statoCorrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.290ns (36.128%)  route 0.513ns (63.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Ingresso (IN)
                         net (fo=0)                   0.000     0.000    Ingresso
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Ingresso_IBUF_inst/O
                         net (fo=5, routed)           0.513     0.759    RiconoscitoreSeq/Ingresso_IBUF
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.804 r  RiconoscitoreSeq/statoCorrente[1]_i_1/O
                         net (fo=1, routed)           0.000     0.804    RiconoscitoreSeq/statoCorrente[1]
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[1]/C

Slack:                    inf
  Source:                 Modo
                            (input port)
  Destination:            RiconoscitoreSeq/statoCorrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.292ns (34.916%)  route 0.545ns (65.084%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  Modo (IN)
                         net (fo=0)                   0.000     0.000    Modo
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  Modo_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.792    RiconoscitoreSeq/Modo_IBUF
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.045     0.837 r  RiconoscitoreSeq/statoCorrente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.837    RiconoscitoreSeq/statoCorrente[0]
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  RiconoscitoreSeq/statoCorrente_reg[0]/C

Slack:                    inf
  Source:                 Btn_Modo
                            (input port)
  Destination:            ModoClear/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.301ns (34.670%)  route 0.567ns (65.330%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Btn_Modo (IN)
                         net (fo=0)                   0.000     0.000    Btn_Modo
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Btn_Modo_IBUF_inst/O
                         net (fo=1, routed)           0.567     0.822    ModoClear/Btn_Modo_IBUF
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.867 r  ModoClear/BTN_state_i_1/O
                         net (fo=1, routed)           0.000     0.867    ModoClear/BTN_state_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  ModoClear/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    ModoClear/Clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  ModoClear/BTN_state_reg/C

Slack:                    inf
  Source:                 Ingresso
                            (input port)
  Destination:            RiconoscitoreSeq/Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.290ns (33.088%)  route 0.587ns (66.912%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Ingresso (IN)
                         net (fo=0)                   0.000     0.000    Ingresso
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Ingresso_IBUF_inst/O
                         net (fo=5, routed)           0.587     0.833    RiconoscitoreSeq/Ingresso_IBUF
    SLICE_X1Y96          LUT5 (Prop_lut5_I2_O)        0.045     0.878 r  RiconoscitoreSeq/Y_i_1/O
                         net (fo=1, routed)           0.000     0.878    RiconoscitoreSeq/Y_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  RiconoscitoreSeq/Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    RiconoscitoreSeq/Clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  RiconoscitoreSeq/Y_reg/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            IngressoClear/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.289ns (31.041%)  route 0.643ns (68.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           0.643     0.888    IngressoClear/Rst_IBUF
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.933 r  IngressoClear/BTN_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    IngressoClear/BTN_state_i_1__0_n_0
    SLICE_X1Y91          FDRE                                         r  IngressoClear/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    IngressoClear/Clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  IngressoClear/BTN_state_reg/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            IngressoClear/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.289ns (27.112%)  route 0.778ns (72.888%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           0.621     0.866    IngressoClear/Rst_IBUF
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.911 r  IngressoClear/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.157     1.068    IngressoClear/deb.count[31]_i_1__0_n_0
    SLICE_X0Y93          FDRE                                         r  IngressoClear/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  IngressoClear/deb.count_reg[13]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            IngressoClear/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.289ns (27.112%)  route 0.778ns (72.888%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Rst_IBUF_inst/O
                         net (fo=9, routed)           0.621     0.866    IngressoClear/Rst_IBUF
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.911 r  IngressoClear/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.157     1.068    IngressoClear/deb.count[31]_i_1__0_n_0
    SLICE_X0Y93          FDRE                                         r  IngressoClear/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    IngressoClear/Clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  IngressoClear/deb.count_reg[14]/C





