Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  2 14:23:20 2022
| Host         : DESKTOP-CDFLI62 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLeDriver_timing_summary_routed.rpt -pb FourDigitLeDriver_timing_summary_routed.pb -rpx FourDigitLeDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLeDriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.873        0.000                      0                    4        0.265        0.000                      0                    4        3.000        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  clkfbout  {0.000 25.000}       50.000          20.000          
  clkout    {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                     48.751        0.000                       0                     2  
  clkout          197.873        0.000                      0                    4        0.265        0.000                      0                    4       13.360        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout
  To Clock:  clkout

Setup :            0  Failing Endpoints,  Worst Slack      197.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.873ns  (required time - arrival time)
  Source:                 counter_ins/count_result_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clkout rise@200.000ns - clkout rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.716ns (40.440%)  route 1.055ns (59.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 205.975 - 200.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.709     6.327    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.419     6.746 r  counter_ins/count_result_reg[1]/Q
                         net (fo=7, routed)           0.717     7.463    counter_ins/count_result_reg__0[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.297     7.760 r  counter_ins/count_result[2]_i_1/O
                         net (fo=1, routed)           0.338     8.098    counter_ins/count_result[2]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.589   205.975    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[2]/C
                         clock pessimism              0.352   206.327    
                         clock uncertainty           -0.289   206.038    
    SLICE_X0Y103         FDPE (Setup_fdpe_C_D)       -0.067   205.971    counter_ins/count_result_reg[2]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                197.873    

Slack (MET) :             198.257ns  (required time - arrival time)
  Source:                 counter_ins/count_result_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clkout rise@200.000ns - clkout rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.608ns (40.509%)  route 0.893ns (59.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 205.975 - 200.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.709     6.327    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  counter_ins/count_result_reg[0]/Q
                         net (fo=8, routed)           0.893     7.676    counter_ins/count_result_reg__0[0]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.152     7.828 r  counter_ins/count_result[3]_i_1/O
                         net (fo=1, routed)           0.000     7.828    counter_ins/count_result[3]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.589   205.975    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[3]/C
                         clock pessimism              0.352   206.327    
                         clock uncertainty           -0.289   206.038    
    SLICE_X0Y103         FDPE (Setup_fdpe_C_D)        0.047   206.085    counter_ins/count_result_reg[3]
  -------------------------------------------------------------------
                         required time                        206.085    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                198.257    

Slack (MET) :             198.324ns  (required time - arrival time)
  Source:                 counter_ins/count_result_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clkout rise@200.000ns - clkout rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.746ns (51.043%)  route 0.716ns (48.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 205.975 - 200.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.709     6.327    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.419     6.746 r  counter_ins/count_result_reg[1]/Q
                         net (fo=7, routed)           0.716     7.462    counter_ins/count_result_reg__0[1]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.327     7.789 r  counter_ins/count_result[1]_i_1/O
                         net (fo=1, routed)           0.000     7.789    counter_ins/count_result[1]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.589   205.975    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[1]/C
                         clock pessimism              0.352   206.327    
                         clock uncertainty           -0.289   206.038    
    SLICE_X0Y103         FDPE (Setup_fdpe_C_D)        0.075   206.113    counter_ins/count_result_reg[1]
  -------------------------------------------------------------------
                         required time                        206.113    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                198.324    

Slack (MET) :             198.473ns  (required time - arrival time)
  Source:                 counter_ins/count_result_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clkout rise@200.000ns - clkout rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.729%)  route 0.688ns (54.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 205.975 - 200.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.709     6.327    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.456     6.783 f  counter_ins/count_result_reg[0]/Q
                         net (fo=8, routed)           0.688     7.472    counter_ins/count_result_reg__0[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     7.596 r  counter_ins/count_result[0]_i_1/O
                         net (fo=1, routed)           0.000     7.596    counter_ins/count_result[0]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           1.589   205.975    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/C
                         clock pessimism              0.352   206.327    
                         clock uncertainty           -0.289   206.038    
    SLICE_X0Y103         FDPE (Setup_fdpe_C_D)        0.031   206.069    counter_ins/count_result_reg[0]
  -------------------------------------------------------------------
                         required time                        206.069    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                198.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_ins/count_result_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.598     1.862    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  counter_ins/count_result_reg[2]/Q
                         net (fo=6, routed)           0.185     2.188    counter_ins/count_result_reg__0[2]
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.043     2.231 r  counter_ins/count_result[3]_i_1/O
                         net (fo=1, routed)           0.000     2.231    counter_ins/count_result[3]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.871     2.414    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[3]/C
                         clock pessimism             -0.551     1.862    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.104     1.966    counter_ins/count_result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 counter_ins/count_result_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.184ns (42.169%)  route 0.252ns (57.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.598     1.862    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  counter_ins/count_result_reg[0]/Q
                         net (fo=8, routed)           0.252     2.256    counter_ins/count_result_reg__0[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.043     2.299 r  counter_ins/count_result[1]_i_1/O
                         net (fo=1, routed)           0.000     2.299    counter_ins/count_result[1]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.871     2.414    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[1]/C
                         clock pessimism             -0.551     1.862    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.107     1.969    counter_ins/count_result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 counter_ins/count_result_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.598     1.862    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     2.003 f  counter_ins/count_result_reg[0]/Q
                         net (fo=8, routed)           0.252     2.256    counter_ins/count_result_reg__0[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.045     2.301 r  counter_ins/count_result[0]_i_1/O
                         net (fo=1, routed)           0.000     2.301    counter_ins/count_result[0]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.871     2.414    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[0]/C
                         clock pessimism             -0.551     1.862    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.092     1.954    counter_ins/count_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 counter_ins/count_result_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_ins/count_result_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.340%)  route 0.356ns (65.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.598     1.862    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  counter_ins/count_result_reg[2]/Q
                         net (fo=6, routed)           0.238     2.241    counter_ins/count_result_reg__0[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.045     2.286 r  counter_ins/count_result[2]_i_1/O
                         net (fo=1, routed)           0.118     2.404    counter_ins/count_result[2]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkout_BUFG_inst/O
                         net (fo=4, routed)           0.871     2.414    counter_ins/CLK
    SLICE_X0Y103         FDPE                                         r  counter_ins/count_result_reg[2]/C
                         clock pessimism             -0.551     1.862    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.070     1.932    counter_ins/count_result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.472    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clkout_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     counter_ins/count_result_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     counter_ins/count_result_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     counter_ins/count_result_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     counter_ins/count_result_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     counter_ins/count_result_reg[3]/C



