

#emit
struct TableResourceAlloc;
#end
#emit_impl
#include "bf-p4c/mau/resource.h"
#end

#emit_impl
#include "extensions/bf-p4c/mau/resource.h"
#end


#emit
namespace IR {
namespace MAU {
enum class DataAggregation { NONE, PACKETS, BYTES, BOTH };
}
}

inline std::ostream& operator<<(std::ostream &out, IR::MAU::DataAggregation d) {
    switch (d) {
        case IR::MAU::DataAggregation::NONE:
            out << "NONE";
            break;
        case IR::MAU::DataAggregation::PACKETS:
            out << "PACKETS";
            break;
        case IR::MAU::DataAggregation::BYTES:
            out << "BYTES";
            break;
        case IR::MAU::DataAggregation::BOTH:
            out << "BOTH";
            break;
        default:
            BUG("Unhandled case");
    }
    return out;
}

inline bool operator>>(cstring s, IR::MAU::DataAggregation &d) {
    if (!s || s == "" || s == "NONE") d = IR::MAU::DataAggregation::NONE;
    else if (s == "PACKETS") d = IR::MAU::DataAggregation::PACKETS;
    else if (s == "BYTES") d = IR::MAU::DataAggregation::BYTES;
    else if (s == "BOTH") d = IR::MAU::DataAggregation::BOTH;
    else return false;
    return true;
}
#end

namespace MAU {

/** A Tofino logical table (group) -- a gateway and/or match table
 * along with whatever attached tables are run.  The basic scheduling
 * unit for tofino; there are 16 such 'logical' tables available in
 * each stage, which will run simultaneously and have their results
 * predicated by the predicate mask calculated from the next tables */
class Table : BFN::Unit {
    cstring                                     name;
    gress_t                                     gress;
    cstring                                     gateway_name;
    /** Each stage has 16 slots for tables.  Logical IDs are numbered from 0
     * (Stage 0, Slot 0) to N * 16 + 15 (Stage N, Slot 15).  The @logical_id is
     * where this table has been assigned, or -1 if it has not yet been
     * assigned.
     *
     * If @logical_id is not -1, the stage this table is assigned to is
     * `(int)(logical_id/16)`.
     */
    int                                         logical_id = -1;
    // The split within the stage for an atcam table
    int                                         atcam_logical_split = -1;
    safe_vector<std::pair<Expression, cstring>> gateway_rows;
    /** each gateway_row is a an expression for a single row of the gateway,
     * with the string being a tag to run in 'next' for next table, or null
     * if the match_table should run.  The last row (only) may have a NULL
     * expression for 'always' -- corresponding to the gateway miss action
     * (taken if no gateway rows match).  If this last row NULL expression
     * is not present, the default action is to run the table. */
    NullOK Action                               gateway_payload;
    // match_table never visited, keys are in match_key, default action also in action
    NullOK IR::P4Table                          match_table;
    inline Vector<BackendAttached>              attached;
    inline NameMap<Action, ordered_map>         actions;
    inline NameMap<TableSeq>                    next;
    inline Vector<InputXBarRead>                match_key;

    class Layout {
        /* POD type */
        int             entries = 0;
        bool            pre_classifier = false;
        bool            gateway = false;
        bool            ternary = false;
        bool            hash_action = false;
        bool            atcam = false;
        bool            alpm = false;
        bool            has_range = false;
        int             ixbar_bytes = 0;
        int             match_bytes = 0;
        int             match_width_bits = 0;
        int             ghost_bytes = 0;
        int             action_data_bytes = 0;
        int             action_data_bytes_in_table = 0;
        int             action_data_bytes_in_overhead = 0;
        int             overhead_bits = 0;
        int             meter_addr_bits = 0;
        int             meter_type_bits = 0;
        int             counter_addr_bits = 0;
        int             indirect_action_addr_bits = 0;
        int             partition_bits = 0;
        int             partition_count = 0;
        int             pre_classifer_number_entries = 0;
        int             subtrees_per_partition = 0;
        Layout() { memset(this, 0, sizeof(*this)); }
        operator== { return memcmp(this, &a, sizeof(Layout)) == 0; }
        toJSON {
            json << json.indent << "\"entries\" : " << entries << ",\n"
                 << json.indent << "\"gateway\" : " << gateway << ",\n"
                 << json.indent << "\"ternary\" : " << ternary << ",\n"
                 << json.indent << "\"ixbar_bytes\" : " << ixbar_bytes << ",\n"
                 << json.indent << "\"match_width_bits\" : " << match_width_bits << ",\n"
                 << json.indent << "\"action_data_bytes\" : " << action_data_bytes << ",\n"
                 << json.indent << "\"action_data_bytes_in_overhead\" : "
                                << action_data_bytes_in_overhead << ",\n"
                 << json.indent << "\"overhead_bits\" : " << overhead_bits; }
        fromJSON {
            if (!json.json) return nullptr;
            Layout *rv = new Layout();
            json.load("entries", rv->entries);
            json.load("gateway", rv->gateway);
            json.load("ternary", rv->ternary);
            json.load("ixbar_bytes", rv->ixbar_bytes);
            json.load("match_width_bits", rv->match_width_bits);
            json.load("action_data_bytes", rv->action_data_bytes);
            json.load("action_data_bytes_in_overhead", rv->action_data_bytes_in_overhead);
            json.load("overhead_bits", rv->overhead_bits);
            return rv; }

        bool direct_ad_required() const {
            if (indirect_action_addr_bits > 0)
                return false;
            if (action_data_bytes == 0)
                return false;
            return action_data_bytes_in_table > 0;
        }
        bool ternary_indirect_required() const { return ternary; }
        bool no_match_data() const {
            return match_width_bits == 0;
        }
        /** Currently hash action tables and default action tables that cannot be adapted by
         *  runtime go through the hit pathway in Glass, so allocating accordingly.
         */
        bool no_match_hit_path() const {
            return no_match_data() && ((overhead_bits == 0 && action_data_bytes == 0)
                                       || hash_action);
        }
        /** Any keyless table that has parameters that can be adjusted during runtime, such
         *  as action or action data must go through the miss pathway, as those are the registers
         *  configured by the driver when the control plane requests a change
         */
        bool no_match_miss_path() const {
            return no_match_data() && !no_match_hit_path();
        }
#emit
        Layout &operator+=(const Layout &a);
#end
    }
#emit
    Layout layout;  // need Layout operator<< or dbprint to remove #emit here.
#end
    class Way {
        /* POD type */
        int             match_groups = 0;
        int             entries = 0;
        int             width = 0;
        Way() { memset(this, 0, sizeof(*this)); }
        operator== { return memcmp(this, &a, sizeof(Way)) == 0; }
        toJSON {
            json << json.indent << "\"match_groups\" : " << match_groups << ",\n"
                 << json.indent << "\"entries\" : " << entries << ",\n"
                 << json.indent << "\"width\" : " << width; }
        fromJSON {
            if (!json.json) return nullptr;
            Way* way = new Way();
            json.load("match_groups", way->match_groups);
            json.load("entries", way->entries);
            json.load("width", way->width);
            return way; }
    }
    safe_vector<Way>    ways;
    const TableResourceAlloc            *resources = nullptr;
    bool is_placed() const { return resources != nullptr; }
    bool action_chain() const;
    bool has_default_path() const;
    int action_next_paths() const;

#emit
    static constexpr int TIND_NAME = 1;
    static constexpr int AD_NAME = 2;
#end
    cstring get_use_name(const IR::MAU::AttachedMemory *at = nullptr, bool is_gw = false,
                         int type = 0, int logical_table = -1) const;

#noconstructor
    Table(cstring n, gress_t gr) : name(n), gress(gr) {}
    Table(cstring n, gress_t gr, IR::P4Table t)
    : BFN::Unit(t->srcInfo), name(n), gress(gr), match_table(t) {}
#emit
    Table(cstring n, gress_t gr, const Expression *gw)
    : BFN::Unit(gw->srcInfo), name(n), gress(gr),
      gateway_rows{ std::make_pair(gw, "$true"), std::make_pair(nullptr, "$false") } {}
    // ir-generator can't parse {}-initializer (thinks it is the ctor body
#end

    int logical_order() const { return logical_id + gress * 4096; }
    Table *clone_rename(cstring ext) const {
        Table *rv = clone();
        rv->name += ext;
        return rv; }
#nooperator==
#emit
    bool operator==(const Table &a) const override;
#end
    bool uses_gateway() const { return !gateway_rows.empty(); }
    bool gateway_only() const { return match_key.empty() && actions.empty(); }
    int stage() const override {
        return logical_id < 0 ? -1 : logical_id / StageUse::MAX_LOGICAL_IDS; }
    gress_t thread() const override { return gress; }
    validate {
        std::set<cstring> gw_next;
        for (auto &gw : gateway_rows) {
            if (&gw != &gateway_rows.back())
                CHECK_NULL(gw.first);
            else if (gw.first)
                gw_next.emplace(cstring());
            gw_next.emplace(gw.second); }
        if (gateway_only() && !uses_gateway())
            BUG("table with no gateway or match table");
        if (gateway_only() && gw_next.count(cstring()))
            BUG("gateway with no match table wants to run match table");
        if (!gateway_only() && uses_gateway() && !gw_next.count(cstring()))
            BUG("gateway always overrides match table");
        for (auto &nxt : next) {
            if (nxt.first == "$default") {
            } else if (nxt.first == "$hit" || nxt.first == "$miss") {
                if (!match_table)
                    BUG("%s next on table with no match_table", nxt.first);
            } else if (!gw_next.count(nxt.first) && !actions.count(nxt.first)) {
                BUG("%s next on table with no such action or gw result", nxt.first); } } }
    visit_children {
        for (auto &gw : gateway_rows)
            v.visit(gw.first, "gateway_row");
        auto &gateway_inhibit(v.flow_clone());
        gateway_inhibit.visit(gateway_payload, "gateway_payload");
        match_key.visit_children(v);
        if (!gateway_only()) {
            auto &clone(v.flow_clone());
            v.flow_dead();
            auto &default_action(clone.flow_clone());
            for (auto &action : Values(actions)) {
                auto &clone2(clone.flow_clone());
                clone2.visit(action);
                if (next.count(action->name)) {
                    clone2.visit(next.at(action->name), action->name.name);
                    v.flow_merge(clone2);
                } else {
                    default_action.flow_merge(clone2); } }
            if (next.count("$default"))
                default_action.visit(next.at("$default"), "$default");
            else if (next.count("$hit"))
                default_action.visit(next.at("$hit"), "$hit");
            v.flow_merge(default_action);
            if (next.count("$miss")) {
                auto &clone2(clone.flow_clone());
                clone2.visit(next.at("$miss"), "$miss");
                v.flow_merge(clone2); }
        } else {
            v.flow_dead(); }
        std::set<cstring> gw_next;
        for (auto &gw : gateway_rows) {
            if (gw.second && next.count(gw.second) && !gw_next.count(gw.second)) {
                auto &clone2(gateway_inhibit.flow_clone());
                clone2.visit(next.at(gw.second), gw.second);
                v.flow_merge(clone2);
                gw_next.emplace(gw.second); } }
        // FIXME -- attached tables are not properly visited here in the control-flow order,
        // FIXME -- because we don't really know which actions will trigger them.  They
        // FIXME -- should be visited after the action(s) that trigger them and before
        // FIXME -- the next tables that happen after those actions?
        // FIXME -- If the actions contain references to them, then they'll be visited when
        // FIXME -- the action is visited, and this will be a 'revisit'
        attached.visit_children(v);
    }
#apply
}


class BackendAttached {
    NullOK HashDist hash_dist = nullptr;
    AttachedMemory attached;
#nodbprint
}

abstract AttachedMemory : Attached {
    bool direct = false;
    int size = 0;
    virtual bool indexed() const override { return !direct; }
}

/** Any attached table that has a keeps stateful information about flows.
 */
abstract Synth2Port : AttachedMemory {
    ID table = {};
    bool saturating = false;
    int width = 0;
    DataAggregation type = DataAggregation::NONE;
    void settype(cstring t) {
        if (strcasecmp(t.c_str(), "packets") == 0) type = DataAggregation::PACKETS;
        else if (strcasecmp(t.c_str(), "bytes") == 0) type = DataAggregation::BYTES;
        else if (strcasecmp(t.c_str(), "packets_and_bytes") == 0 ||
                 strcasecmp(t.c_str(), "packetsandbytes") == 0) type = DataAggregation::BOTH;
        else error("%s: Unknown type %s", srcInfo, t); }  // NOLINT
}

class Counter : Synth2Port {
    int min_width = -1;
    int max_width = -1; // Perhaps to play with a range of widths
    const char *kind() const override { return "stats"; }
#nodbprint
    const Type *getType() const override { return Type_Counter::get(); }
}

class Meter : Synth2Port {
    int red_drop_value = -1;
    int red_nodrop_value = -1;
    NullOK Expression  result = nullptr;     // Field which meter writes, eventually be deprecated
                                             // as it should be contained in AttachedOutput
    NullOK Expression  pre_color = nullptr;  // Field to pre-color the meter.  Eventually
                                             // brought through hash distribution
    NullOK Expression  input = nullptr;      // LPF and WRED have 32 bit inputs
    ID                 implementation = {};  // Normal, LPF, WRED
    const char *kind() const override { return "meter"; }
    const Type *getType() const override { return Type_Meter::get(); }
    bool alu_output() const { return implementation.name == "lpf"
                               || implementation.name == "wred"; }
    bool color_output() const { return implementation.name == "normal"
                                 || implementation.name.isNull(); }
#nodbprint
}

/** Configuration for a stateful table -- a register object (for the memory) plus
 * the associated stateful alu instructions and config */
class StatefulAlu : Synth2Port {
    // The single register or action_selector extern used in this stateful alu
    Declaration_Instance                                reg;
    NullOK Selector                                     selector = nullptr;
    bool                                                dual = false;  // dual mode
        // if dual is true, the ALU width is half the Register width (field)
        // if dual is false, the ALU width is equal to the Register width
        // this means that ALU width can be calculated as `width >> dual`
    // The possible stateful_alu externs executed in this table
    inline NameMap<SaluAction, ordered_map>             instruction = {};
    // The stateful_alu externs executed for each action in the match table
    ordered_map<cstring, cstring>                       action_map = {};

    class MathUnit {
        bool            valid = false;
        bool            exp_invert = false;
        int             exp_shift = 0;
        int             scale = 0;
        int[16]         table = { 0 };
        MathUnit() { memset(this, 0, sizeof(*this)); }
        operator== { return memcmp(this, &a, sizeof(*this)) == 0; }
        dbprint { out << valid; }
    }
    MathUnit            math = MathUnit();

    const char *kind() const override { return "stateful"; }
    const Type *getType() const override { return Type_Register::get(); }
}

class Selector : AttachedMemory {
    ID type = {};
    ID mode = {};
    ID algorithm = {};
    const char *kind() const override { return "selector"; }
    int num_groups = 0;
    int group_size = 0;
#nodbprint
}


/** Tofino-specific attached table type **/

/** Ternary indirect table used to hold overhead (adressing pointers and next table info)
 * of ternary match tables */
class TernaryIndirect : AttachedMemory {
#noconstructor
#nodbprint
    TernaryIndirect(cstring tbl_name) { name = IR::ID(tbl_name + "$tind"); direct = true; }
    const char *kind() const override { return "indirect"; }
}

/** Action data table used to hold action parameters */
class ActionData : AttachedMemory {
#nodbprint
    const char *kind() const override { return "action"; }
    bool indexed() const override { return !direct; }
}

/** Idletime table **/
class IdleTime : AttachedMemory {
    int precision = 3;
    int interval = 7;
    cstring two_way_notification = "enable";
    bool per_flow_idletime = true;
#noconstructor
#nodbprint
    IdleTime(cstring tbl_name) { name = IR::ID(tbl_name + "$idletime"); direct = true; }
    const char *kind() const override { return "idletime"; }
}

// a sequence of tables -- may be reordered if deps allow.
// deps(i,j) is true iff tables[i] is dependent on tables[j]
// (so must have j < i) */
class TableSeq {
    inline Vector<Table>        tables;
    LTBitMatrix                 deps;
#noconstructor
    TableSeq() = default;
    TableSeq(Table a) { if (a) tables.push_back(a); }
    TableSeq(Table a, Table b) {
        if (a) tables.push_back(a);
        if (b) tables.push_back(b); }
    TableSeq(TableSeq a, Table b) {
        if (a) tables.insert(tables.end(), a->tables.begin(), a->tables.end());
        if (b) tables.push_back(b); }
    bool empty() const { return tables.empty(); }
    Table front() const { return tables.empty() ? nullptr : tables.front(); }
#apply
}

/// A primitive function, optionally annotated with its front end type.
class TypedPrimitive : Primitive {
#nodbprint
#noconstructor
    IR::Type method_type;

    TypedPrimitive(cstring name)
    : Primitive(name), method_type(nullptr) { }
    TypedPrimitive(Util::SourceInfo srcInfo, const IR::Type* return_type, const IR::Type* m_type, cstring name)
    : Primitive(srcInfo, return_type, name), method_type(m_type) { }

    visit_children { Primitive::visit_children(v); }
}

/// A single MAU instruction.  For the most part instructions look exactly like Primitives,
/// just with more constraints applied.  For example, an "add" instruction has the same
/// destination and two sources as an "add" primitive, with the additional constraints that
/// the dest and first source are PHV while second source can be PHV, action bus, or constant.
/// We convert the primitive into an instruction when we check those constraints
// TODO(cdodd) -- stateful ALU has its own disctinct instruction set -- should use a different
// class for those or reuse this?  Currently reusing this.
class Instruction : Primitive {
#nodbprint
#emit
    using Primitive::Primitive;
#end
    Instruction(const Primitive &p) : Primitive(p) {}
    Instruction(cstring op, const std::vector<Expression> &args) : Primitive(op) {
        for (auto a : args) operands.push_back(a); }
    bool isOutput(int operand_index) const override { return operand_index == 0; }
}

/// The Action part of an action table -- basically a single VLIW instruction, which is a
/// set of instructions on different PHV containers that all run simultaneously
class Action : ActionFunction {
    bool miss_action_only = false;
    bool init_default = false;
    bool default_allowed = false;
    cstring disallowed_reason = "none";
    inline Vector<Expression> default_params = {};
    // Separate stateful primitives from actions, as they aren't instructions
    // as such.
    inline Vector<Primitive>    stateful = {};
}
/// A stateful ALU VLIW instruction -- multiple instructions that all run together
/// "simultanesouly" in different ALUs (certain ALUs are actually later in the pipeline)
/// in the stateful ALU block (there are 2 comparison, 4 "normal" and 1 output alus)
class SaluAction : ActionFunction {
    NullOK Expression  output_dst = nullptr;  // implicit write of output to this lvalue
}


/** Tofino-specific expressions that may be present in various places */

/** Hash Distribution Unit, used to bring PHV information directly into Match Central for
 *  action data lookup or action data itself.  Uses include addressing a table by a PHV field
 *  as well as a calculated hash to be used by PHV
 */
class HashDist : Expression {
#nodbprint
    // Fields read by this HashDist
    Expression           field_list;
    cstring              algorithm;
    int                  bit_width = 0;
    // Pointer to the IR::Primitive that was used to generate this HashDist
    // (and then removed).  This is not visited as part of IR traversal.
    Primitive            prim;

    visit_children {
        Expression::visit_children(v);
        v.visit(field_list, "field_list"); }
}


class ActionDataConstant : Expression {
#nodbprint
    cstring name;
    Constant constant;

    ActionDataConstant { type = constant->type; }
}

/// A use of an attached table output; an operand of an instruction
class AttachedOutput : Expression {
    AttachedMemory     attached;
    dbprint { out << attached->name; }
}

/// reference to a fixed Stateful ALU resource -- these can only appear in SALU Instructions
class SaluReg : Expression {
    cstring     name;
    dbprint { out << name; }
}
class SaluMathFunction : Operation_Unary {
    stringOp = "math_unit";
    dbprint { out << "math_unit (" << expr << ")"; }
}

class MultiOperand : ListExpression {
#nodbprint
     cstring name;
     bool is_phv;
     MultiOperand(ListExpression &le, cstring n, bool ip)
        : ListExpression(le), name(n), is_phv(ip) {}
}

class InputXBarRead : Expression {
    Expression expr;
    ID match_type;
    int p4_param_order = -1;
    bool from_mask = false;
    bool partition_index = false;
#nodbprint
}

}  // end namespace MAU

class RangeMatch : Operation_Unary {
    // range match -- use operand (up to 4 bits) as index into constant (up to 16 bits)
    // to extract a single bit.  Result is boolean.
    unsigned    data;
    RangeMatch { type = Type::Boolean::get(); }
    precedence = DBPrint::Prec_Equ;
    stringOp = " in ";
}
