{"vcs1":{"timestamp_begin":1750481203.491544496, "rt":14.62, "ut":13.91, "st":0.59}}
{"vcselab":{"timestamp_begin":1750481218.240991441, "rt":0.58, "ut":0.32, "st":0.27}}
{"link":{"timestamp_begin":1750481218.922875981, "rt":0.82, "ut":0.62, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750481202.646371968}
{"VCS_COMP_START_TIME": 1750481202.646371968}
{"VCS_COMP_END_TIME": 1750481219.886384035}
{"VCS_USER_OPTIONS": "-full64 -licqueue +incdir+/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/uvm.sv /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 399068}}
{"vcselab": {"peak_mem": 217376}}
