INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/process_test/process_test.srcs/sources_1/new/jk_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_process'
