# do Extend.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:48 on Apr 28,2020
# vlog -work work Extend.vo 
# -- Compiling module Extend
# 
# Top level modules:
# 	Extend
# End time: 23:05:48 on Apr 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:49 on Apr 28,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Extend_vlg_vec_tst
# 
# Top level modules:
# 	Extend_vlg_vec_tst
# End time: 23:05:49 on Apr 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Extend_vlg_vec_tst 
# Start time: 23:05:51 on Apr 28,2020
# Loading work.Extend_vlg_vec_tst
# Loading work.Extend
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /Extend_vlg_vec_tst
# End time: 23:05:52 on Apr 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
