Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/_University_/CID/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ccd76622940048629c7c6ffd2df426c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ERSPrac3_behav xil_defaultlib.ERSPrac3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.ersprac3
Built simulation snapshot ERSPrac3_behav
