// Seed: 2200835189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    access,
    id_8,
    id_9,
    id_10,
    id_11,
    module_0,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wor id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_33;
  ;
  assign id_29 = -1 ? id_31 == id_12 : id_9++;
endmodule
module module_1 #(
    parameter id_19 = 32'd25
) (
    input tri id_0,
    input tri id_1,
    output wand id_2,
    output wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri id_6
    , id_27,
    input wor id_7,
    output wor id_8,
    output uwire id_9,
    output uwire id_10
    , id_28,
    output wand id_11,
    output tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    output supply1 id_15
    , id_29,
    input wand id_16,
    output wand id_17,
    input wand id_18,
    input wire _id_19,
    output wire id_20,
    output tri id_21,
    input tri id_22,
    output tri0 id_23,
    output tri1 id_24,
    input tri1 id_25
);
  assign id_29[1'h0] = -1 == "";
  wire id_30;
  ;
  wire [id_19 : -1  ==  -1 'd0] id_31;
  initial
  fork : SymbolIdentifier
    logic id_32;
    #1 begin : LABEL_0
      disable id_33;
    end
  join : SymbolIdentifier
  assign id_30 = id_32;
  module_0 modCall_1 (
      id_30,
      id_32,
      id_32,
      id_32,
      id_30,
      id_32,
      id_30,
      id_31,
      id_30,
      id_32,
      id_30,
      id_32,
      id_31,
      id_32,
      id_31,
      id_32,
      id_32,
      id_31,
      id_30,
      id_31,
      id_32,
      id_32,
      id_30,
      id_30,
      id_31,
      id_32,
      id_31,
      id_31,
      id_30,
      id_31,
      id_31,
      id_31
  );
endmodule
