
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _379_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _393_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.26 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.05    0.00    0.26 ^ _379_/CLK (sky130_fd_sc_hd__dfrtp_4)
     5    0.03    0.09    0.51    0.77 v _379_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         one_second_counter[4] (net)
                  0.09    0.00    0.77 v _183_/B (sky130_fd_sc_hd__and4_2)
     5    0.01    0.06    0.25    1.02 v _183_/X (sky130_fd_sc_hd__and4_2)
                                         _065_ (net)
                  0.06    0.00    1.02 v _184_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.17 v _184_/X (sky130_fd_sc_hd__and2_1)
                                         _066_ (net)
                  0.03    0.00    1.17 v _185_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.03    0.07    0.17    1.34 v _185_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.07    0.00    1.34 v _211_/A2 (sky130_fd_sc_hd__o311a_1)
     1    0.01    0.09    0.38    1.72 v _211_/X (sky130_fd_sc_hd__o311a_1)
                                         _087_ (net)
                  0.09    0.00    1.73 v _214_/A2 (sky130_fd_sc_hd__o31ai_4)
     9    0.02    0.27    0.30    2.03 ^ _214_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _090_ (net)
                  0.27    0.00    2.03 ^ _248_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.01    0.06    0.22    2.25 ^ _248_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _115_ (net)
                  0.06    0.00    2.25 ^ _293_/A (sky130_fd_sc_hd__and3_1)
     1    0.01    0.08    0.17    2.42 ^ _293_/X (sky130_fd_sc_hd__and3_1)
                                         _151_ (net)
                  0.08    0.00    2.42 ^ _294_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.14    0.16    2.57 ^ _294_/X (sky130_fd_sc_hd__buf_1)
                                         _009_ (net)
                  0.14    0.00    2.57 ^ _393_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12   10.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.12 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.05    0.13   10.25 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.05    0.00   10.25 ^ _393_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00   10.25   clock reconvergence pessimism
                         -0.08   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  7.60   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 136 partially unannotated drivers.
 clk
 rst
 _182_/X
 _183_/X
 _184_/X
 _185_/X
 _186_/X
 _187_/X
 _190_/X
 _191_/X
 _193_/X
 _194_/Y
 _196_/X
 _197_/X
 _198_/X
 _200_/Y
 _201_/Y
 _202_/X
 _203_/Y
 _204_/X
 _205_/X
 _206_/Y
 _210_/Y
 _214_/Y
 _215_/X
 _216_/X
 _219_/X
 _224_/X
 _225_/X
 _226_/X
 _228_/X
 _229_/Y
 _232_/X
 _233_/X
 _234_/X
 _235_/X
 _236_/X
 _238_/X
 _239_/X
 _243_/X
 _245_/X
 _246_/X
 _248_/X
 _249_/X
 _251_/X
 _252_/X
 _253_/Y
 _254_/X
 _255_/X
 _257_/X
 _258_/X
 _259_/X
 _260_/Y
 _261_/X
 _262_/X
 _263_/Y
 _266_/X
 _267_/X
 _269_/X
 _270_/X
 _274_/X
 _275_/X
 _278_/X
 _279_/X
 _282_/X
 _283_/Y
 _286_/X
 _290_/X
 _291_/X
 _292_/Y
 _293_/X
 _295_/X
 _296_/X
 _297_/Y
 _298_/X
 _301_/X
 _304_/Y
 _306_/X
 _310_/X
 _312_/Y
 _313_/X
 _314_/X
 _318_/X
 _319_/X
 _322_/X
 _323_/X
 _326_/Y
 _328_/Y
 _330_/X
 _333_/X
 _337_/Y
 _343_/Y
 _346_/X
 _347_/Y
 _348_/Y
 _349_/Y
 _351_/Y
 _352_/Y
 _353_/Y
 _355_/Y
 _357_/X
 _360_/Y
 _361_/Y
 _364_/Y
 _365_/Y
 _366_/Y
 _368_/Y
 _369_/Y
 _371_/Q
 _372_/Q
 _373_/Q
 _374_/Q
 _375_/Q
 _376_/Q
 _377_/Q
 _378_/Q
 _380_/Q
 _381_/Q
 _382_/Q
 _383_/Q
 _385_/Q
 _388_/Q
 _389_/Q
 _392_/Q
 _393_/Q
 _395_/Q
 _396_/Q
 _397_/Q
 _398_/Q
 _400_/Q
 _401_/Q
 clkbuf_0_clk/X
 clkbuf_2_0__f_clk/X
 clkbuf_2_1__f_clk/X
 clkbuf_2_2__f_clk/X
 input1/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 7 unconstrained endpoints.
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
