
STAZ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e80  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  08006f40  08006f40  00016f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007370  08007370  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007370  08007370  00017370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007378  08007378  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007378  08007378  00017378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800737c  0800737c  0001737c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007380  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000078  080073f8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  080073f8  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000100c5  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ee4  00000000  00000000  000301a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  00033090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bc0  00000000  00000000  00033fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016fce  00000000  00000000  00034ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013791  00000000  00000000  0004bb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087bbd  00000000  00000000  0005f307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004384  00000000  00000000  000e6ec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000eb248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006f28 	.word	0x08006f28

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08006f28 	.word	0x08006f28

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_uldivmod>:
 8000258:	2b00      	cmp	r3, #0
 800025a:	d111      	bne.n	8000280 <__aeabi_uldivmod+0x28>
 800025c:	2a00      	cmp	r2, #0
 800025e:	d10f      	bne.n	8000280 <__aeabi_uldivmod+0x28>
 8000260:	2900      	cmp	r1, #0
 8000262:	d100      	bne.n	8000266 <__aeabi_uldivmod+0xe>
 8000264:	2800      	cmp	r0, #0
 8000266:	d002      	beq.n	800026e <__aeabi_uldivmod+0x16>
 8000268:	2100      	movs	r1, #0
 800026a:	43c9      	mvns	r1, r1
 800026c:	0008      	movs	r0, r1
 800026e:	b407      	push	{r0, r1, r2}
 8000270:	4802      	ldr	r0, [pc, #8]	; (800027c <__aeabi_uldivmod+0x24>)
 8000272:	a102      	add	r1, pc, #8	; (adr r1, 800027c <__aeabi_uldivmod+0x24>)
 8000274:	1840      	adds	r0, r0, r1
 8000276:	9002      	str	r0, [sp, #8]
 8000278:	bd03      	pop	{r0, r1, pc}
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	ffffffd9 	.word	0xffffffd9
 8000280:	b403      	push	{r0, r1}
 8000282:	4668      	mov	r0, sp
 8000284:	b501      	push	{r0, lr}
 8000286:	9802      	ldr	r0, [sp, #8]
 8000288:	f000 f84c 	bl	8000324 <__udivmoddi4>
 800028c:	9b01      	ldr	r3, [sp, #4]
 800028e:	469e      	mov	lr, r3
 8000290:	b002      	add	sp, #8
 8000292:	bc0c      	pop	{r2, r3}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__aeabi_lmul>:
 8000298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029a:	46ce      	mov	lr, r9
 800029c:	4699      	mov	r9, r3
 800029e:	0c03      	lsrs	r3, r0, #16
 80002a0:	469c      	mov	ip, r3
 80002a2:	0413      	lsls	r3, r2, #16
 80002a4:	4647      	mov	r7, r8
 80002a6:	0c1b      	lsrs	r3, r3, #16
 80002a8:	001d      	movs	r5, r3
 80002aa:	000e      	movs	r6, r1
 80002ac:	4661      	mov	r1, ip
 80002ae:	0404      	lsls	r4, r0, #16
 80002b0:	0c24      	lsrs	r4, r4, #16
 80002b2:	b580      	push	{r7, lr}
 80002b4:	0007      	movs	r7, r0
 80002b6:	0c10      	lsrs	r0, r2, #16
 80002b8:	434b      	muls	r3, r1
 80002ba:	4365      	muls	r5, r4
 80002bc:	4341      	muls	r1, r0
 80002be:	4360      	muls	r0, r4
 80002c0:	0c2c      	lsrs	r4, r5, #16
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	1820      	adds	r0, r4, r0
 80002c6:	468c      	mov	ip, r1
 80002c8:	4283      	cmp	r3, r0
 80002ca:	d903      	bls.n	80002d4 <__aeabi_lmul+0x3c>
 80002cc:	2380      	movs	r3, #128	; 0x80
 80002ce:	025b      	lsls	r3, r3, #9
 80002d0:	4698      	mov	r8, r3
 80002d2:	44c4      	add	ip, r8
 80002d4:	4649      	mov	r1, r9
 80002d6:	4379      	muls	r1, r7
 80002d8:	4356      	muls	r6, r2
 80002da:	0c03      	lsrs	r3, r0, #16
 80002dc:	042d      	lsls	r5, r5, #16
 80002de:	0c2d      	lsrs	r5, r5, #16
 80002e0:	1989      	adds	r1, r1, r6
 80002e2:	4463      	add	r3, ip
 80002e4:	0400      	lsls	r0, r0, #16
 80002e6:	1940      	adds	r0, r0, r5
 80002e8:	18c9      	adds	r1, r1, r3
 80002ea:	bcc0      	pop	{r6, r7}
 80002ec:	46b9      	mov	r9, r7
 80002ee:	46b0      	mov	r8, r6
 80002f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002f2:	46c0      	nop			; (mov r8, r8)

080002f4 <__aeabi_f2uiz>:
 80002f4:	219e      	movs	r1, #158	; 0x9e
 80002f6:	b510      	push	{r4, lr}
 80002f8:	05c9      	lsls	r1, r1, #23
 80002fa:	1c04      	adds	r4, r0, #0
 80002fc:	f000 fd7e 	bl	8000dfc <__aeabi_fcmpge>
 8000300:	2800      	cmp	r0, #0
 8000302:	d103      	bne.n	800030c <__aeabi_f2uiz+0x18>
 8000304:	1c20      	adds	r0, r4, #0
 8000306:	f000 fce1 	bl	8000ccc <__aeabi_f2iz>
 800030a:	bd10      	pop	{r4, pc}
 800030c:	219e      	movs	r1, #158	; 0x9e
 800030e:	1c20      	adds	r0, r4, #0
 8000310:	05c9      	lsls	r1, r1, #23
 8000312:	f000 fb3b 	bl	800098c <__aeabi_fsub>
 8000316:	f000 fcd9 	bl	8000ccc <__aeabi_f2iz>
 800031a:	2380      	movs	r3, #128	; 0x80
 800031c:	061b      	lsls	r3, r3, #24
 800031e:	469c      	mov	ip, r3
 8000320:	4460      	add	r0, ip
 8000322:	e7f2      	b.n	800030a <__aeabi_f2uiz+0x16>

08000324 <__udivmoddi4>:
 8000324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000326:	4657      	mov	r7, sl
 8000328:	464e      	mov	r6, r9
 800032a:	4645      	mov	r5, r8
 800032c:	46de      	mov	lr, fp
 800032e:	b5e0      	push	{r5, r6, r7, lr}
 8000330:	0004      	movs	r4, r0
 8000332:	000d      	movs	r5, r1
 8000334:	4692      	mov	sl, r2
 8000336:	4699      	mov	r9, r3
 8000338:	b083      	sub	sp, #12
 800033a:	428b      	cmp	r3, r1
 800033c:	d830      	bhi.n	80003a0 <__udivmoddi4+0x7c>
 800033e:	d02d      	beq.n	800039c <__udivmoddi4+0x78>
 8000340:	4649      	mov	r1, r9
 8000342:	4650      	mov	r0, sl
 8000344:	f000 fd82 	bl	8000e4c <__clzdi2>
 8000348:	0029      	movs	r1, r5
 800034a:	0006      	movs	r6, r0
 800034c:	0020      	movs	r0, r4
 800034e:	f000 fd7d 	bl	8000e4c <__clzdi2>
 8000352:	1a33      	subs	r3, r6, r0
 8000354:	4698      	mov	r8, r3
 8000356:	3b20      	subs	r3, #32
 8000358:	d434      	bmi.n	80003c4 <__udivmoddi4+0xa0>
 800035a:	469b      	mov	fp, r3
 800035c:	4653      	mov	r3, sl
 800035e:	465a      	mov	r2, fp
 8000360:	4093      	lsls	r3, r2
 8000362:	4642      	mov	r2, r8
 8000364:	001f      	movs	r7, r3
 8000366:	4653      	mov	r3, sl
 8000368:	4093      	lsls	r3, r2
 800036a:	001e      	movs	r6, r3
 800036c:	42af      	cmp	r7, r5
 800036e:	d83b      	bhi.n	80003e8 <__udivmoddi4+0xc4>
 8000370:	42af      	cmp	r7, r5
 8000372:	d100      	bne.n	8000376 <__udivmoddi4+0x52>
 8000374:	e079      	b.n	800046a <__udivmoddi4+0x146>
 8000376:	465b      	mov	r3, fp
 8000378:	1ba4      	subs	r4, r4, r6
 800037a:	41bd      	sbcs	r5, r7
 800037c:	2b00      	cmp	r3, #0
 800037e:	da00      	bge.n	8000382 <__udivmoddi4+0x5e>
 8000380:	e076      	b.n	8000470 <__udivmoddi4+0x14c>
 8000382:	2200      	movs	r2, #0
 8000384:	2300      	movs	r3, #0
 8000386:	9200      	str	r2, [sp, #0]
 8000388:	9301      	str	r3, [sp, #4]
 800038a:	2301      	movs	r3, #1
 800038c:	465a      	mov	r2, fp
 800038e:	4093      	lsls	r3, r2
 8000390:	9301      	str	r3, [sp, #4]
 8000392:	2301      	movs	r3, #1
 8000394:	4642      	mov	r2, r8
 8000396:	4093      	lsls	r3, r2
 8000398:	9300      	str	r3, [sp, #0]
 800039a:	e029      	b.n	80003f0 <__udivmoddi4+0xcc>
 800039c:	4282      	cmp	r2, r0
 800039e:	d9cf      	bls.n	8000340 <__udivmoddi4+0x1c>
 80003a0:	2200      	movs	r2, #0
 80003a2:	2300      	movs	r3, #0
 80003a4:	9200      	str	r2, [sp, #0]
 80003a6:	9301      	str	r3, [sp, #4]
 80003a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <__udivmoddi4+0x8e>
 80003ae:	601c      	str	r4, [r3, #0]
 80003b0:	605d      	str	r5, [r3, #4]
 80003b2:	9800      	ldr	r0, [sp, #0]
 80003b4:	9901      	ldr	r1, [sp, #4]
 80003b6:	b003      	add	sp, #12
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	46bb      	mov	fp, r7
 80003bc:	46b2      	mov	sl, r6
 80003be:	46a9      	mov	r9, r5
 80003c0:	46a0      	mov	r8, r4
 80003c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003c4:	4642      	mov	r2, r8
 80003c6:	469b      	mov	fp, r3
 80003c8:	2320      	movs	r3, #32
 80003ca:	1a9b      	subs	r3, r3, r2
 80003cc:	4652      	mov	r2, sl
 80003ce:	40da      	lsrs	r2, r3
 80003d0:	4641      	mov	r1, r8
 80003d2:	0013      	movs	r3, r2
 80003d4:	464a      	mov	r2, r9
 80003d6:	408a      	lsls	r2, r1
 80003d8:	0017      	movs	r7, r2
 80003da:	4642      	mov	r2, r8
 80003dc:	431f      	orrs	r7, r3
 80003de:	4653      	mov	r3, sl
 80003e0:	4093      	lsls	r3, r2
 80003e2:	001e      	movs	r6, r3
 80003e4:	42af      	cmp	r7, r5
 80003e6:	d9c3      	bls.n	8000370 <__udivmoddi4+0x4c>
 80003e8:	2200      	movs	r2, #0
 80003ea:	2300      	movs	r3, #0
 80003ec:	9200      	str	r2, [sp, #0]
 80003ee:	9301      	str	r3, [sp, #4]
 80003f0:	4643      	mov	r3, r8
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d0d8      	beq.n	80003a8 <__udivmoddi4+0x84>
 80003f6:	07fb      	lsls	r3, r7, #31
 80003f8:	0872      	lsrs	r2, r6, #1
 80003fa:	431a      	orrs	r2, r3
 80003fc:	4646      	mov	r6, r8
 80003fe:	087b      	lsrs	r3, r7, #1
 8000400:	e00e      	b.n	8000420 <__udivmoddi4+0xfc>
 8000402:	42ab      	cmp	r3, r5
 8000404:	d101      	bne.n	800040a <__udivmoddi4+0xe6>
 8000406:	42a2      	cmp	r2, r4
 8000408:	d80c      	bhi.n	8000424 <__udivmoddi4+0x100>
 800040a:	1aa4      	subs	r4, r4, r2
 800040c:	419d      	sbcs	r5, r3
 800040e:	2001      	movs	r0, #1
 8000410:	1924      	adds	r4, r4, r4
 8000412:	416d      	adcs	r5, r5
 8000414:	2100      	movs	r1, #0
 8000416:	3e01      	subs	r6, #1
 8000418:	1824      	adds	r4, r4, r0
 800041a:	414d      	adcs	r5, r1
 800041c:	2e00      	cmp	r6, #0
 800041e:	d006      	beq.n	800042e <__udivmoddi4+0x10a>
 8000420:	42ab      	cmp	r3, r5
 8000422:	d9ee      	bls.n	8000402 <__udivmoddi4+0xde>
 8000424:	3e01      	subs	r6, #1
 8000426:	1924      	adds	r4, r4, r4
 8000428:	416d      	adcs	r5, r5
 800042a:	2e00      	cmp	r6, #0
 800042c:	d1f8      	bne.n	8000420 <__udivmoddi4+0xfc>
 800042e:	9800      	ldr	r0, [sp, #0]
 8000430:	9901      	ldr	r1, [sp, #4]
 8000432:	465b      	mov	r3, fp
 8000434:	1900      	adds	r0, r0, r4
 8000436:	4169      	adcs	r1, r5
 8000438:	2b00      	cmp	r3, #0
 800043a:	db24      	blt.n	8000486 <__udivmoddi4+0x162>
 800043c:	002b      	movs	r3, r5
 800043e:	465a      	mov	r2, fp
 8000440:	4644      	mov	r4, r8
 8000442:	40d3      	lsrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	db2a      	blt.n	80004a8 <__udivmoddi4+0x184>
 8000452:	0026      	movs	r6, r4
 8000454:	409e      	lsls	r6, r3
 8000456:	0033      	movs	r3, r6
 8000458:	0026      	movs	r6, r4
 800045a:	4647      	mov	r7, r8
 800045c:	40be      	lsls	r6, r7
 800045e:	0032      	movs	r2, r6
 8000460:	1a80      	subs	r0, r0, r2
 8000462:	4199      	sbcs	r1, r3
 8000464:	9000      	str	r0, [sp, #0]
 8000466:	9101      	str	r1, [sp, #4]
 8000468:	e79e      	b.n	80003a8 <__udivmoddi4+0x84>
 800046a:	42a3      	cmp	r3, r4
 800046c:	d8bc      	bhi.n	80003e8 <__udivmoddi4+0xc4>
 800046e:	e782      	b.n	8000376 <__udivmoddi4+0x52>
 8000470:	4642      	mov	r2, r8
 8000472:	2320      	movs	r3, #32
 8000474:	2100      	movs	r1, #0
 8000476:	1a9b      	subs	r3, r3, r2
 8000478:	2200      	movs	r2, #0
 800047a:	9100      	str	r1, [sp, #0]
 800047c:	9201      	str	r2, [sp, #4]
 800047e:	2201      	movs	r2, #1
 8000480:	40da      	lsrs	r2, r3
 8000482:	9201      	str	r2, [sp, #4]
 8000484:	e785      	b.n	8000392 <__udivmoddi4+0x6e>
 8000486:	4642      	mov	r2, r8
 8000488:	2320      	movs	r3, #32
 800048a:	1a9b      	subs	r3, r3, r2
 800048c:	002a      	movs	r2, r5
 800048e:	4646      	mov	r6, r8
 8000490:	409a      	lsls	r2, r3
 8000492:	0023      	movs	r3, r4
 8000494:	40f3      	lsrs	r3, r6
 8000496:	4644      	mov	r4, r8
 8000498:	4313      	orrs	r3, r2
 800049a:	002a      	movs	r2, r5
 800049c:	40e2      	lsrs	r2, r4
 800049e:	001c      	movs	r4, r3
 80004a0:	465b      	mov	r3, fp
 80004a2:	0015      	movs	r5, r2
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	dad4      	bge.n	8000452 <__udivmoddi4+0x12e>
 80004a8:	4642      	mov	r2, r8
 80004aa:	002f      	movs	r7, r5
 80004ac:	2320      	movs	r3, #32
 80004ae:	0026      	movs	r6, r4
 80004b0:	4097      	lsls	r7, r2
 80004b2:	1a9b      	subs	r3, r3, r2
 80004b4:	40de      	lsrs	r6, r3
 80004b6:	003b      	movs	r3, r7
 80004b8:	4333      	orrs	r3, r6
 80004ba:	e7cd      	b.n	8000458 <__udivmoddi4+0x134>

080004bc <__aeabi_fdiv>:
 80004bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004be:	464f      	mov	r7, r9
 80004c0:	4646      	mov	r6, r8
 80004c2:	46d6      	mov	lr, sl
 80004c4:	0245      	lsls	r5, r0, #9
 80004c6:	b5c0      	push	{r6, r7, lr}
 80004c8:	0047      	lsls	r7, r0, #1
 80004ca:	1c0c      	adds	r4, r1, #0
 80004cc:	0a6d      	lsrs	r5, r5, #9
 80004ce:	0e3f      	lsrs	r7, r7, #24
 80004d0:	0fc6      	lsrs	r6, r0, #31
 80004d2:	2f00      	cmp	r7, #0
 80004d4:	d100      	bne.n	80004d8 <__aeabi_fdiv+0x1c>
 80004d6:	e06f      	b.n	80005b8 <__aeabi_fdiv+0xfc>
 80004d8:	2fff      	cmp	r7, #255	; 0xff
 80004da:	d100      	bne.n	80004de <__aeabi_fdiv+0x22>
 80004dc:	e074      	b.n	80005c8 <__aeabi_fdiv+0x10c>
 80004de:	2300      	movs	r3, #0
 80004e0:	2280      	movs	r2, #128	; 0x80
 80004e2:	4699      	mov	r9, r3
 80004e4:	469a      	mov	sl, r3
 80004e6:	00ed      	lsls	r5, r5, #3
 80004e8:	04d2      	lsls	r2, r2, #19
 80004ea:	4315      	orrs	r5, r2
 80004ec:	3f7f      	subs	r7, #127	; 0x7f
 80004ee:	0263      	lsls	r3, r4, #9
 80004f0:	0a5b      	lsrs	r3, r3, #9
 80004f2:	4698      	mov	r8, r3
 80004f4:	0063      	lsls	r3, r4, #1
 80004f6:	0e1b      	lsrs	r3, r3, #24
 80004f8:	0fe4      	lsrs	r4, r4, #31
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d04d      	beq.n	800059a <__aeabi_fdiv+0xde>
 80004fe:	2bff      	cmp	r3, #255	; 0xff
 8000500:	d045      	beq.n	800058e <__aeabi_fdiv+0xd2>
 8000502:	4642      	mov	r2, r8
 8000504:	2180      	movs	r1, #128	; 0x80
 8000506:	00d2      	lsls	r2, r2, #3
 8000508:	04c9      	lsls	r1, r1, #19
 800050a:	4311      	orrs	r1, r2
 800050c:	4688      	mov	r8, r1
 800050e:	2200      	movs	r2, #0
 8000510:	3b7f      	subs	r3, #127	; 0x7f
 8000512:	0031      	movs	r1, r6
 8000514:	1aff      	subs	r7, r7, r3
 8000516:	464b      	mov	r3, r9
 8000518:	4061      	eors	r1, r4
 800051a:	b2c9      	uxtb	r1, r1
 800051c:	2b0f      	cmp	r3, #15
 800051e:	d900      	bls.n	8000522 <__aeabi_fdiv+0x66>
 8000520:	e0b8      	b.n	8000694 <__aeabi_fdiv+0x1d8>
 8000522:	4870      	ldr	r0, [pc, #448]	; (80006e4 <__aeabi_fdiv+0x228>)
 8000524:	009b      	lsls	r3, r3, #2
 8000526:	58c3      	ldr	r3, [r0, r3]
 8000528:	469f      	mov	pc, r3
 800052a:	2300      	movs	r3, #0
 800052c:	4698      	mov	r8, r3
 800052e:	0026      	movs	r6, r4
 8000530:	4645      	mov	r5, r8
 8000532:	4692      	mov	sl, r2
 8000534:	4653      	mov	r3, sl
 8000536:	2b02      	cmp	r3, #2
 8000538:	d100      	bne.n	800053c <__aeabi_fdiv+0x80>
 800053a:	e08d      	b.n	8000658 <__aeabi_fdiv+0x19c>
 800053c:	2b03      	cmp	r3, #3
 800053e:	d100      	bne.n	8000542 <__aeabi_fdiv+0x86>
 8000540:	e0a1      	b.n	8000686 <__aeabi_fdiv+0x1ca>
 8000542:	2b01      	cmp	r3, #1
 8000544:	d018      	beq.n	8000578 <__aeabi_fdiv+0xbc>
 8000546:	003b      	movs	r3, r7
 8000548:	337f      	adds	r3, #127	; 0x7f
 800054a:	2b00      	cmp	r3, #0
 800054c:	dd6d      	ble.n	800062a <__aeabi_fdiv+0x16e>
 800054e:	076a      	lsls	r2, r5, #29
 8000550:	d004      	beq.n	800055c <__aeabi_fdiv+0xa0>
 8000552:	220f      	movs	r2, #15
 8000554:	402a      	ands	r2, r5
 8000556:	2a04      	cmp	r2, #4
 8000558:	d000      	beq.n	800055c <__aeabi_fdiv+0xa0>
 800055a:	3504      	adds	r5, #4
 800055c:	012a      	lsls	r2, r5, #4
 800055e:	d503      	bpl.n	8000568 <__aeabi_fdiv+0xac>
 8000560:	4b61      	ldr	r3, [pc, #388]	; (80006e8 <__aeabi_fdiv+0x22c>)
 8000562:	401d      	ands	r5, r3
 8000564:	003b      	movs	r3, r7
 8000566:	3380      	adds	r3, #128	; 0x80
 8000568:	2bfe      	cmp	r3, #254	; 0xfe
 800056a:	dd00      	ble.n	800056e <__aeabi_fdiv+0xb2>
 800056c:	e074      	b.n	8000658 <__aeabi_fdiv+0x19c>
 800056e:	01aa      	lsls	r2, r5, #6
 8000570:	0a52      	lsrs	r2, r2, #9
 8000572:	b2d8      	uxtb	r0, r3
 8000574:	e002      	b.n	800057c <__aeabi_fdiv+0xc0>
 8000576:	000e      	movs	r6, r1
 8000578:	2000      	movs	r0, #0
 800057a:	2200      	movs	r2, #0
 800057c:	05c0      	lsls	r0, r0, #23
 800057e:	07f6      	lsls	r6, r6, #31
 8000580:	4310      	orrs	r0, r2
 8000582:	4330      	orrs	r0, r6
 8000584:	bce0      	pop	{r5, r6, r7}
 8000586:	46ba      	mov	sl, r7
 8000588:	46b1      	mov	r9, r6
 800058a:	46a8      	mov	r8, r5
 800058c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800058e:	4643      	mov	r3, r8
 8000590:	2b00      	cmp	r3, #0
 8000592:	d13f      	bne.n	8000614 <__aeabi_fdiv+0x158>
 8000594:	2202      	movs	r2, #2
 8000596:	3fff      	subs	r7, #255	; 0xff
 8000598:	e003      	b.n	80005a2 <__aeabi_fdiv+0xe6>
 800059a:	4643      	mov	r3, r8
 800059c:	2b00      	cmp	r3, #0
 800059e:	d12d      	bne.n	80005fc <__aeabi_fdiv+0x140>
 80005a0:	2201      	movs	r2, #1
 80005a2:	0031      	movs	r1, r6
 80005a4:	464b      	mov	r3, r9
 80005a6:	4061      	eors	r1, r4
 80005a8:	b2c9      	uxtb	r1, r1
 80005aa:	4313      	orrs	r3, r2
 80005ac:	2b0f      	cmp	r3, #15
 80005ae:	d838      	bhi.n	8000622 <__aeabi_fdiv+0x166>
 80005b0:	484e      	ldr	r0, [pc, #312]	; (80006ec <__aeabi_fdiv+0x230>)
 80005b2:	009b      	lsls	r3, r3, #2
 80005b4:	58c3      	ldr	r3, [r0, r3]
 80005b6:	469f      	mov	pc, r3
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	d113      	bne.n	80005e4 <__aeabi_fdiv+0x128>
 80005bc:	2304      	movs	r3, #4
 80005be:	4699      	mov	r9, r3
 80005c0:	3b03      	subs	r3, #3
 80005c2:	2700      	movs	r7, #0
 80005c4:	469a      	mov	sl, r3
 80005c6:	e792      	b.n	80004ee <__aeabi_fdiv+0x32>
 80005c8:	2d00      	cmp	r5, #0
 80005ca:	d105      	bne.n	80005d8 <__aeabi_fdiv+0x11c>
 80005cc:	2308      	movs	r3, #8
 80005ce:	4699      	mov	r9, r3
 80005d0:	3b06      	subs	r3, #6
 80005d2:	27ff      	movs	r7, #255	; 0xff
 80005d4:	469a      	mov	sl, r3
 80005d6:	e78a      	b.n	80004ee <__aeabi_fdiv+0x32>
 80005d8:	230c      	movs	r3, #12
 80005da:	4699      	mov	r9, r3
 80005dc:	3b09      	subs	r3, #9
 80005de:	27ff      	movs	r7, #255	; 0xff
 80005e0:	469a      	mov	sl, r3
 80005e2:	e784      	b.n	80004ee <__aeabi_fdiv+0x32>
 80005e4:	0028      	movs	r0, r5
 80005e6:	f000 fc13 	bl	8000e10 <__clzsi2>
 80005ea:	2776      	movs	r7, #118	; 0x76
 80005ec:	1f43      	subs	r3, r0, #5
 80005ee:	409d      	lsls	r5, r3
 80005f0:	2300      	movs	r3, #0
 80005f2:	427f      	negs	r7, r7
 80005f4:	4699      	mov	r9, r3
 80005f6:	469a      	mov	sl, r3
 80005f8:	1a3f      	subs	r7, r7, r0
 80005fa:	e778      	b.n	80004ee <__aeabi_fdiv+0x32>
 80005fc:	4640      	mov	r0, r8
 80005fe:	f000 fc07 	bl	8000e10 <__clzsi2>
 8000602:	4642      	mov	r2, r8
 8000604:	1f43      	subs	r3, r0, #5
 8000606:	409a      	lsls	r2, r3
 8000608:	2376      	movs	r3, #118	; 0x76
 800060a:	425b      	negs	r3, r3
 800060c:	4690      	mov	r8, r2
 800060e:	1a1b      	subs	r3, r3, r0
 8000610:	2200      	movs	r2, #0
 8000612:	e77e      	b.n	8000512 <__aeabi_fdiv+0x56>
 8000614:	2303      	movs	r3, #3
 8000616:	464a      	mov	r2, r9
 8000618:	431a      	orrs	r2, r3
 800061a:	4691      	mov	r9, r2
 800061c:	33fc      	adds	r3, #252	; 0xfc
 800061e:	2203      	movs	r2, #3
 8000620:	e777      	b.n	8000512 <__aeabi_fdiv+0x56>
 8000622:	000e      	movs	r6, r1
 8000624:	20ff      	movs	r0, #255	; 0xff
 8000626:	2200      	movs	r2, #0
 8000628:	e7a8      	b.n	800057c <__aeabi_fdiv+0xc0>
 800062a:	2201      	movs	r2, #1
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	2b1b      	cmp	r3, #27
 8000630:	dca2      	bgt.n	8000578 <__aeabi_fdiv+0xbc>
 8000632:	379e      	adds	r7, #158	; 0x9e
 8000634:	002a      	movs	r2, r5
 8000636:	40bd      	lsls	r5, r7
 8000638:	40da      	lsrs	r2, r3
 800063a:	1e6b      	subs	r3, r5, #1
 800063c:	419d      	sbcs	r5, r3
 800063e:	4315      	orrs	r5, r2
 8000640:	076a      	lsls	r2, r5, #29
 8000642:	d004      	beq.n	800064e <__aeabi_fdiv+0x192>
 8000644:	220f      	movs	r2, #15
 8000646:	402a      	ands	r2, r5
 8000648:	2a04      	cmp	r2, #4
 800064a:	d000      	beq.n	800064e <__aeabi_fdiv+0x192>
 800064c:	3504      	adds	r5, #4
 800064e:	016a      	lsls	r2, r5, #5
 8000650:	d544      	bpl.n	80006dc <__aeabi_fdiv+0x220>
 8000652:	2001      	movs	r0, #1
 8000654:	2200      	movs	r2, #0
 8000656:	e791      	b.n	800057c <__aeabi_fdiv+0xc0>
 8000658:	20ff      	movs	r0, #255	; 0xff
 800065a:	2200      	movs	r2, #0
 800065c:	e78e      	b.n	800057c <__aeabi_fdiv+0xc0>
 800065e:	2280      	movs	r2, #128	; 0x80
 8000660:	2600      	movs	r6, #0
 8000662:	20ff      	movs	r0, #255	; 0xff
 8000664:	03d2      	lsls	r2, r2, #15
 8000666:	e789      	b.n	800057c <__aeabi_fdiv+0xc0>
 8000668:	2300      	movs	r3, #0
 800066a:	4698      	mov	r8, r3
 800066c:	2280      	movs	r2, #128	; 0x80
 800066e:	03d2      	lsls	r2, r2, #15
 8000670:	4215      	tst	r5, r2
 8000672:	d008      	beq.n	8000686 <__aeabi_fdiv+0x1ca>
 8000674:	4643      	mov	r3, r8
 8000676:	4213      	tst	r3, r2
 8000678:	d105      	bne.n	8000686 <__aeabi_fdiv+0x1ca>
 800067a:	431a      	orrs	r2, r3
 800067c:	0252      	lsls	r2, r2, #9
 800067e:	0026      	movs	r6, r4
 8000680:	20ff      	movs	r0, #255	; 0xff
 8000682:	0a52      	lsrs	r2, r2, #9
 8000684:	e77a      	b.n	800057c <__aeabi_fdiv+0xc0>
 8000686:	2280      	movs	r2, #128	; 0x80
 8000688:	03d2      	lsls	r2, r2, #15
 800068a:	432a      	orrs	r2, r5
 800068c:	0252      	lsls	r2, r2, #9
 800068e:	20ff      	movs	r0, #255	; 0xff
 8000690:	0a52      	lsrs	r2, r2, #9
 8000692:	e773      	b.n	800057c <__aeabi_fdiv+0xc0>
 8000694:	4642      	mov	r2, r8
 8000696:	016b      	lsls	r3, r5, #5
 8000698:	0155      	lsls	r5, r2, #5
 800069a:	42ab      	cmp	r3, r5
 800069c:	d21a      	bcs.n	80006d4 <__aeabi_fdiv+0x218>
 800069e:	201b      	movs	r0, #27
 80006a0:	2200      	movs	r2, #0
 80006a2:	3f01      	subs	r7, #1
 80006a4:	2601      	movs	r6, #1
 80006a6:	001c      	movs	r4, r3
 80006a8:	0052      	lsls	r2, r2, #1
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	2c00      	cmp	r4, #0
 80006ae:	db01      	blt.n	80006b4 <__aeabi_fdiv+0x1f8>
 80006b0:	429d      	cmp	r5, r3
 80006b2:	d801      	bhi.n	80006b8 <__aeabi_fdiv+0x1fc>
 80006b4:	1b5b      	subs	r3, r3, r5
 80006b6:	4332      	orrs	r2, r6
 80006b8:	3801      	subs	r0, #1
 80006ba:	2800      	cmp	r0, #0
 80006bc:	d1f3      	bne.n	80006a6 <__aeabi_fdiv+0x1ea>
 80006be:	1e58      	subs	r0, r3, #1
 80006c0:	4183      	sbcs	r3, r0
 80006c2:	4313      	orrs	r3, r2
 80006c4:	001d      	movs	r5, r3
 80006c6:	003b      	movs	r3, r7
 80006c8:	337f      	adds	r3, #127	; 0x7f
 80006ca:	000e      	movs	r6, r1
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	dd00      	ble.n	80006d2 <__aeabi_fdiv+0x216>
 80006d0:	e73d      	b.n	800054e <__aeabi_fdiv+0x92>
 80006d2:	e7aa      	b.n	800062a <__aeabi_fdiv+0x16e>
 80006d4:	201a      	movs	r0, #26
 80006d6:	2201      	movs	r2, #1
 80006d8:	1b5b      	subs	r3, r3, r5
 80006da:	e7e3      	b.n	80006a4 <__aeabi_fdiv+0x1e8>
 80006dc:	01aa      	lsls	r2, r5, #6
 80006de:	2000      	movs	r0, #0
 80006e0:	0a52      	lsrs	r2, r2, #9
 80006e2:	e74b      	b.n	800057c <__aeabi_fdiv+0xc0>
 80006e4:	080070a0 	.word	0x080070a0
 80006e8:	f7ffffff 	.word	0xf7ffffff
 80006ec:	080070e0 	.word	0x080070e0

080006f0 <__aeabi_fmul>:
 80006f0:	0243      	lsls	r3, r0, #9
 80006f2:	0a5b      	lsrs	r3, r3, #9
 80006f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006f6:	464f      	mov	r7, r9
 80006f8:	4646      	mov	r6, r8
 80006fa:	4699      	mov	r9, r3
 80006fc:	46d6      	mov	lr, sl
 80006fe:	0fc3      	lsrs	r3, r0, #31
 8000700:	0045      	lsls	r5, r0, #1
 8000702:	4698      	mov	r8, r3
 8000704:	b5c0      	push	{r6, r7, lr}
 8000706:	464b      	mov	r3, r9
 8000708:	1c0f      	adds	r7, r1, #0
 800070a:	0e2d      	lsrs	r5, r5, #24
 800070c:	d100      	bne.n	8000710 <__aeabi_fmul+0x20>
 800070e:	e0cb      	b.n	80008a8 <__aeabi_fmul+0x1b8>
 8000710:	2dff      	cmp	r5, #255	; 0xff
 8000712:	d100      	bne.n	8000716 <__aeabi_fmul+0x26>
 8000714:	e0cf      	b.n	80008b6 <__aeabi_fmul+0x1c6>
 8000716:	2280      	movs	r2, #128	; 0x80
 8000718:	00db      	lsls	r3, r3, #3
 800071a:	04d2      	lsls	r2, r2, #19
 800071c:	431a      	orrs	r2, r3
 800071e:	2300      	movs	r3, #0
 8000720:	4691      	mov	r9, r2
 8000722:	2600      	movs	r6, #0
 8000724:	469a      	mov	sl, r3
 8000726:	3d7f      	subs	r5, #127	; 0x7f
 8000728:	027c      	lsls	r4, r7, #9
 800072a:	007b      	lsls	r3, r7, #1
 800072c:	0a64      	lsrs	r4, r4, #9
 800072e:	0e1b      	lsrs	r3, r3, #24
 8000730:	0fff      	lsrs	r7, r7, #31
 8000732:	2b00      	cmp	r3, #0
 8000734:	d100      	bne.n	8000738 <__aeabi_fmul+0x48>
 8000736:	e0a9      	b.n	800088c <__aeabi_fmul+0x19c>
 8000738:	2bff      	cmp	r3, #255	; 0xff
 800073a:	d011      	beq.n	8000760 <__aeabi_fmul+0x70>
 800073c:	2280      	movs	r2, #128	; 0x80
 800073e:	00e4      	lsls	r4, r4, #3
 8000740:	04d2      	lsls	r2, r2, #19
 8000742:	4314      	orrs	r4, r2
 8000744:	4642      	mov	r2, r8
 8000746:	3b7f      	subs	r3, #127	; 0x7f
 8000748:	195b      	adds	r3, r3, r5
 800074a:	407a      	eors	r2, r7
 800074c:	2000      	movs	r0, #0
 800074e:	b2d2      	uxtb	r2, r2
 8000750:	1c5d      	adds	r5, r3, #1
 8000752:	2e0a      	cmp	r6, #10
 8000754:	dd13      	ble.n	800077e <__aeabi_fmul+0x8e>
 8000756:	003a      	movs	r2, r7
 8000758:	2e0b      	cmp	r6, #11
 800075a:	d047      	beq.n	80007ec <__aeabi_fmul+0xfc>
 800075c:	4647      	mov	r7, r8
 800075e:	e03f      	b.n	80007e0 <__aeabi_fmul+0xf0>
 8000760:	002b      	movs	r3, r5
 8000762:	33ff      	adds	r3, #255	; 0xff
 8000764:	2c00      	cmp	r4, #0
 8000766:	d11e      	bne.n	80007a6 <__aeabi_fmul+0xb6>
 8000768:	2202      	movs	r2, #2
 800076a:	4316      	orrs	r6, r2
 800076c:	4642      	mov	r2, r8
 800076e:	3501      	adds	r5, #1
 8000770:	407a      	eors	r2, r7
 8000772:	b2d2      	uxtb	r2, r2
 8000774:	35ff      	adds	r5, #255	; 0xff
 8000776:	2e0a      	cmp	r6, #10
 8000778:	dd00      	ble.n	800077c <__aeabi_fmul+0x8c>
 800077a:	e0e4      	b.n	8000946 <__aeabi_fmul+0x256>
 800077c:	2002      	movs	r0, #2
 800077e:	2e02      	cmp	r6, #2
 8000780:	dc1c      	bgt.n	80007bc <__aeabi_fmul+0xcc>
 8000782:	3e01      	subs	r6, #1
 8000784:	2e01      	cmp	r6, #1
 8000786:	d842      	bhi.n	800080e <__aeabi_fmul+0x11e>
 8000788:	2802      	cmp	r0, #2
 800078a:	d03d      	beq.n	8000808 <__aeabi_fmul+0x118>
 800078c:	2801      	cmp	r0, #1
 800078e:	d166      	bne.n	800085e <__aeabi_fmul+0x16e>
 8000790:	2000      	movs	r0, #0
 8000792:	2100      	movs	r1, #0
 8000794:	05c0      	lsls	r0, r0, #23
 8000796:	4308      	orrs	r0, r1
 8000798:	07d2      	lsls	r2, r2, #31
 800079a:	4310      	orrs	r0, r2
 800079c:	bce0      	pop	{r5, r6, r7}
 800079e:	46ba      	mov	sl, r7
 80007a0:	46b1      	mov	r9, r6
 80007a2:	46a8      	mov	r8, r5
 80007a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007a6:	2203      	movs	r2, #3
 80007a8:	4316      	orrs	r6, r2
 80007aa:	4642      	mov	r2, r8
 80007ac:	3501      	adds	r5, #1
 80007ae:	407a      	eors	r2, r7
 80007b0:	b2d2      	uxtb	r2, r2
 80007b2:	35ff      	adds	r5, #255	; 0xff
 80007b4:	2e0a      	cmp	r6, #10
 80007b6:	dd00      	ble.n	80007ba <__aeabi_fmul+0xca>
 80007b8:	e0e4      	b.n	8000984 <__aeabi_fmul+0x294>
 80007ba:	2003      	movs	r0, #3
 80007bc:	2101      	movs	r1, #1
 80007be:	40b1      	lsls	r1, r6
 80007c0:	26a6      	movs	r6, #166	; 0xa6
 80007c2:	00f6      	lsls	r6, r6, #3
 80007c4:	4231      	tst	r1, r6
 80007c6:	d10a      	bne.n	80007de <__aeabi_fmul+0xee>
 80007c8:	2690      	movs	r6, #144	; 0x90
 80007ca:	00b6      	lsls	r6, r6, #2
 80007cc:	4231      	tst	r1, r6
 80007ce:	d116      	bne.n	80007fe <__aeabi_fmul+0x10e>
 80007d0:	3eb9      	subs	r6, #185	; 0xb9
 80007d2:	3eff      	subs	r6, #255	; 0xff
 80007d4:	420e      	tst	r6, r1
 80007d6:	d01a      	beq.n	800080e <__aeabi_fmul+0x11e>
 80007d8:	46a1      	mov	r9, r4
 80007da:	4682      	mov	sl, r0
 80007dc:	e000      	b.n	80007e0 <__aeabi_fmul+0xf0>
 80007de:	0017      	movs	r7, r2
 80007e0:	4653      	mov	r3, sl
 80007e2:	003a      	movs	r2, r7
 80007e4:	2b02      	cmp	r3, #2
 80007e6:	d00f      	beq.n	8000808 <__aeabi_fmul+0x118>
 80007e8:	464c      	mov	r4, r9
 80007ea:	4650      	mov	r0, sl
 80007ec:	2803      	cmp	r0, #3
 80007ee:	d1cd      	bne.n	800078c <__aeabi_fmul+0x9c>
 80007f0:	2180      	movs	r1, #128	; 0x80
 80007f2:	03c9      	lsls	r1, r1, #15
 80007f4:	4321      	orrs	r1, r4
 80007f6:	0249      	lsls	r1, r1, #9
 80007f8:	20ff      	movs	r0, #255	; 0xff
 80007fa:	0a49      	lsrs	r1, r1, #9
 80007fc:	e7ca      	b.n	8000794 <__aeabi_fmul+0xa4>
 80007fe:	2180      	movs	r1, #128	; 0x80
 8000800:	2200      	movs	r2, #0
 8000802:	20ff      	movs	r0, #255	; 0xff
 8000804:	03c9      	lsls	r1, r1, #15
 8000806:	e7c5      	b.n	8000794 <__aeabi_fmul+0xa4>
 8000808:	20ff      	movs	r0, #255	; 0xff
 800080a:	2100      	movs	r1, #0
 800080c:	e7c2      	b.n	8000794 <__aeabi_fmul+0xa4>
 800080e:	0c20      	lsrs	r0, r4, #16
 8000810:	4649      	mov	r1, r9
 8000812:	0424      	lsls	r4, r4, #16
 8000814:	0c24      	lsrs	r4, r4, #16
 8000816:	0027      	movs	r7, r4
 8000818:	0c0e      	lsrs	r6, r1, #16
 800081a:	0409      	lsls	r1, r1, #16
 800081c:	0c09      	lsrs	r1, r1, #16
 800081e:	4374      	muls	r4, r6
 8000820:	434f      	muls	r7, r1
 8000822:	4346      	muls	r6, r0
 8000824:	4348      	muls	r0, r1
 8000826:	0c39      	lsrs	r1, r7, #16
 8000828:	1900      	adds	r0, r0, r4
 800082a:	1809      	adds	r1, r1, r0
 800082c:	428c      	cmp	r4, r1
 800082e:	d903      	bls.n	8000838 <__aeabi_fmul+0x148>
 8000830:	2080      	movs	r0, #128	; 0x80
 8000832:	0240      	lsls	r0, r0, #9
 8000834:	4684      	mov	ip, r0
 8000836:	4466      	add	r6, ip
 8000838:	043f      	lsls	r7, r7, #16
 800083a:	0408      	lsls	r0, r1, #16
 800083c:	0c3f      	lsrs	r7, r7, #16
 800083e:	19c0      	adds	r0, r0, r7
 8000840:	0184      	lsls	r4, r0, #6
 8000842:	1e67      	subs	r7, r4, #1
 8000844:	41bc      	sbcs	r4, r7
 8000846:	0c09      	lsrs	r1, r1, #16
 8000848:	0e80      	lsrs	r0, r0, #26
 800084a:	1989      	adds	r1, r1, r6
 800084c:	4304      	orrs	r4, r0
 800084e:	0189      	lsls	r1, r1, #6
 8000850:	430c      	orrs	r4, r1
 8000852:	0109      	lsls	r1, r1, #4
 8000854:	d571      	bpl.n	800093a <__aeabi_fmul+0x24a>
 8000856:	2301      	movs	r3, #1
 8000858:	0861      	lsrs	r1, r4, #1
 800085a:	401c      	ands	r4, r3
 800085c:	430c      	orrs	r4, r1
 800085e:	002b      	movs	r3, r5
 8000860:	337f      	adds	r3, #127	; 0x7f
 8000862:	2b00      	cmp	r3, #0
 8000864:	dd51      	ble.n	800090a <__aeabi_fmul+0x21a>
 8000866:	0761      	lsls	r1, r4, #29
 8000868:	d004      	beq.n	8000874 <__aeabi_fmul+0x184>
 800086a:	210f      	movs	r1, #15
 800086c:	4021      	ands	r1, r4
 800086e:	2904      	cmp	r1, #4
 8000870:	d000      	beq.n	8000874 <__aeabi_fmul+0x184>
 8000872:	3404      	adds	r4, #4
 8000874:	0121      	lsls	r1, r4, #4
 8000876:	d503      	bpl.n	8000880 <__aeabi_fmul+0x190>
 8000878:	4b43      	ldr	r3, [pc, #268]	; (8000988 <__aeabi_fmul+0x298>)
 800087a:	401c      	ands	r4, r3
 800087c:	002b      	movs	r3, r5
 800087e:	3380      	adds	r3, #128	; 0x80
 8000880:	2bfe      	cmp	r3, #254	; 0xfe
 8000882:	dcc1      	bgt.n	8000808 <__aeabi_fmul+0x118>
 8000884:	01a1      	lsls	r1, r4, #6
 8000886:	0a49      	lsrs	r1, r1, #9
 8000888:	b2d8      	uxtb	r0, r3
 800088a:	e783      	b.n	8000794 <__aeabi_fmul+0xa4>
 800088c:	2c00      	cmp	r4, #0
 800088e:	d12c      	bne.n	80008ea <__aeabi_fmul+0x1fa>
 8000890:	2301      	movs	r3, #1
 8000892:	4642      	mov	r2, r8
 8000894:	431e      	orrs	r6, r3
 8000896:	002b      	movs	r3, r5
 8000898:	407a      	eors	r2, r7
 800089a:	2001      	movs	r0, #1
 800089c:	b2d2      	uxtb	r2, r2
 800089e:	1c5d      	adds	r5, r3, #1
 80008a0:	2e0a      	cmp	r6, #10
 80008a2:	dd00      	ble.n	80008a6 <__aeabi_fmul+0x1b6>
 80008a4:	e757      	b.n	8000756 <__aeabi_fmul+0x66>
 80008a6:	e76a      	b.n	800077e <__aeabi_fmul+0x8e>
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d110      	bne.n	80008ce <__aeabi_fmul+0x1de>
 80008ac:	2301      	movs	r3, #1
 80008ae:	2604      	movs	r6, #4
 80008b0:	2500      	movs	r5, #0
 80008b2:	469a      	mov	sl, r3
 80008b4:	e738      	b.n	8000728 <__aeabi_fmul+0x38>
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d104      	bne.n	80008c4 <__aeabi_fmul+0x1d4>
 80008ba:	2302      	movs	r3, #2
 80008bc:	2608      	movs	r6, #8
 80008be:	25ff      	movs	r5, #255	; 0xff
 80008c0:	469a      	mov	sl, r3
 80008c2:	e731      	b.n	8000728 <__aeabi_fmul+0x38>
 80008c4:	2303      	movs	r3, #3
 80008c6:	260c      	movs	r6, #12
 80008c8:	25ff      	movs	r5, #255	; 0xff
 80008ca:	469a      	mov	sl, r3
 80008cc:	e72c      	b.n	8000728 <__aeabi_fmul+0x38>
 80008ce:	4648      	mov	r0, r9
 80008d0:	f000 fa9e 	bl	8000e10 <__clzsi2>
 80008d4:	464a      	mov	r2, r9
 80008d6:	1f43      	subs	r3, r0, #5
 80008d8:	2576      	movs	r5, #118	; 0x76
 80008da:	409a      	lsls	r2, r3
 80008dc:	2300      	movs	r3, #0
 80008de:	426d      	negs	r5, r5
 80008e0:	4691      	mov	r9, r2
 80008e2:	2600      	movs	r6, #0
 80008e4:	469a      	mov	sl, r3
 80008e6:	1a2d      	subs	r5, r5, r0
 80008e8:	e71e      	b.n	8000728 <__aeabi_fmul+0x38>
 80008ea:	0020      	movs	r0, r4
 80008ec:	f000 fa90 	bl	8000e10 <__clzsi2>
 80008f0:	4642      	mov	r2, r8
 80008f2:	1f43      	subs	r3, r0, #5
 80008f4:	409c      	lsls	r4, r3
 80008f6:	1a2b      	subs	r3, r5, r0
 80008f8:	3b76      	subs	r3, #118	; 0x76
 80008fa:	407a      	eors	r2, r7
 80008fc:	2000      	movs	r0, #0
 80008fe:	b2d2      	uxtb	r2, r2
 8000900:	1c5d      	adds	r5, r3, #1
 8000902:	2e0a      	cmp	r6, #10
 8000904:	dd00      	ble.n	8000908 <__aeabi_fmul+0x218>
 8000906:	e726      	b.n	8000756 <__aeabi_fmul+0x66>
 8000908:	e739      	b.n	800077e <__aeabi_fmul+0x8e>
 800090a:	2101      	movs	r1, #1
 800090c:	1acb      	subs	r3, r1, r3
 800090e:	2b1b      	cmp	r3, #27
 8000910:	dd00      	ble.n	8000914 <__aeabi_fmul+0x224>
 8000912:	e73d      	b.n	8000790 <__aeabi_fmul+0xa0>
 8000914:	359e      	adds	r5, #158	; 0x9e
 8000916:	0021      	movs	r1, r4
 8000918:	40ac      	lsls	r4, r5
 800091a:	40d9      	lsrs	r1, r3
 800091c:	1e63      	subs	r3, r4, #1
 800091e:	419c      	sbcs	r4, r3
 8000920:	4321      	orrs	r1, r4
 8000922:	074b      	lsls	r3, r1, #29
 8000924:	d004      	beq.n	8000930 <__aeabi_fmul+0x240>
 8000926:	230f      	movs	r3, #15
 8000928:	400b      	ands	r3, r1
 800092a:	2b04      	cmp	r3, #4
 800092c:	d000      	beq.n	8000930 <__aeabi_fmul+0x240>
 800092e:	3104      	adds	r1, #4
 8000930:	014b      	lsls	r3, r1, #5
 8000932:	d504      	bpl.n	800093e <__aeabi_fmul+0x24e>
 8000934:	2001      	movs	r0, #1
 8000936:	2100      	movs	r1, #0
 8000938:	e72c      	b.n	8000794 <__aeabi_fmul+0xa4>
 800093a:	001d      	movs	r5, r3
 800093c:	e78f      	b.n	800085e <__aeabi_fmul+0x16e>
 800093e:	0189      	lsls	r1, r1, #6
 8000940:	2000      	movs	r0, #0
 8000942:	0a49      	lsrs	r1, r1, #9
 8000944:	e726      	b.n	8000794 <__aeabi_fmul+0xa4>
 8000946:	2302      	movs	r3, #2
 8000948:	2e0f      	cmp	r6, #15
 800094a:	d10c      	bne.n	8000966 <__aeabi_fmul+0x276>
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	464b      	mov	r3, r9
 8000950:	03c9      	lsls	r1, r1, #15
 8000952:	420b      	tst	r3, r1
 8000954:	d00d      	beq.n	8000972 <__aeabi_fmul+0x282>
 8000956:	420c      	tst	r4, r1
 8000958:	d10b      	bne.n	8000972 <__aeabi_fmul+0x282>
 800095a:	4321      	orrs	r1, r4
 800095c:	0249      	lsls	r1, r1, #9
 800095e:	003a      	movs	r2, r7
 8000960:	20ff      	movs	r0, #255	; 0xff
 8000962:	0a49      	lsrs	r1, r1, #9
 8000964:	e716      	b.n	8000794 <__aeabi_fmul+0xa4>
 8000966:	2e0b      	cmp	r6, #11
 8000968:	d000      	beq.n	800096c <__aeabi_fmul+0x27c>
 800096a:	e6f7      	b.n	800075c <__aeabi_fmul+0x6c>
 800096c:	46a1      	mov	r9, r4
 800096e:	469a      	mov	sl, r3
 8000970:	e736      	b.n	80007e0 <__aeabi_fmul+0xf0>
 8000972:	2180      	movs	r1, #128	; 0x80
 8000974:	464b      	mov	r3, r9
 8000976:	03c9      	lsls	r1, r1, #15
 8000978:	4319      	orrs	r1, r3
 800097a:	0249      	lsls	r1, r1, #9
 800097c:	4642      	mov	r2, r8
 800097e:	20ff      	movs	r0, #255	; 0xff
 8000980:	0a49      	lsrs	r1, r1, #9
 8000982:	e707      	b.n	8000794 <__aeabi_fmul+0xa4>
 8000984:	2303      	movs	r3, #3
 8000986:	e7df      	b.n	8000948 <__aeabi_fmul+0x258>
 8000988:	f7ffffff 	.word	0xf7ffffff

0800098c <__aeabi_fsub>:
 800098c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800098e:	46c6      	mov	lr, r8
 8000990:	0243      	lsls	r3, r0, #9
 8000992:	0a5b      	lsrs	r3, r3, #9
 8000994:	0045      	lsls	r5, r0, #1
 8000996:	00da      	lsls	r2, r3, #3
 8000998:	0fc4      	lsrs	r4, r0, #31
 800099a:	0248      	lsls	r0, r1, #9
 800099c:	004f      	lsls	r7, r1, #1
 800099e:	4694      	mov	ip, r2
 80009a0:	0a42      	lsrs	r2, r0, #9
 80009a2:	001e      	movs	r6, r3
 80009a4:	4690      	mov	r8, r2
 80009a6:	b500      	push	{lr}
 80009a8:	0e2d      	lsrs	r5, r5, #24
 80009aa:	0e3f      	lsrs	r7, r7, #24
 80009ac:	0fc9      	lsrs	r1, r1, #31
 80009ae:	0980      	lsrs	r0, r0, #6
 80009b0:	2fff      	cmp	r7, #255	; 0xff
 80009b2:	d059      	beq.n	8000a68 <__aeabi_fsub+0xdc>
 80009b4:	2201      	movs	r2, #1
 80009b6:	4051      	eors	r1, r2
 80009b8:	428c      	cmp	r4, r1
 80009ba:	d039      	beq.n	8000a30 <__aeabi_fsub+0xa4>
 80009bc:	1bea      	subs	r2, r5, r7
 80009be:	2a00      	cmp	r2, #0
 80009c0:	dd58      	ble.n	8000a74 <__aeabi_fsub+0xe8>
 80009c2:	2f00      	cmp	r7, #0
 80009c4:	d068      	beq.n	8000a98 <__aeabi_fsub+0x10c>
 80009c6:	2dff      	cmp	r5, #255	; 0xff
 80009c8:	d100      	bne.n	80009cc <__aeabi_fsub+0x40>
 80009ca:	e0d1      	b.n	8000b70 <__aeabi_fsub+0x1e4>
 80009cc:	2380      	movs	r3, #128	; 0x80
 80009ce:	04db      	lsls	r3, r3, #19
 80009d0:	4318      	orrs	r0, r3
 80009d2:	2a1b      	cmp	r2, #27
 80009d4:	dc00      	bgt.n	80009d8 <__aeabi_fsub+0x4c>
 80009d6:	e0e3      	b.n	8000ba0 <__aeabi_fsub+0x214>
 80009d8:	2301      	movs	r3, #1
 80009da:	4662      	mov	r2, ip
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	015a      	lsls	r2, r3, #5
 80009e0:	d400      	bmi.n	80009e4 <__aeabi_fsub+0x58>
 80009e2:	e0ac      	b.n	8000b3e <__aeabi_fsub+0x1b2>
 80009e4:	019b      	lsls	r3, r3, #6
 80009e6:	099e      	lsrs	r6, r3, #6
 80009e8:	0030      	movs	r0, r6
 80009ea:	f000 fa11 	bl	8000e10 <__clzsi2>
 80009ee:	0033      	movs	r3, r6
 80009f0:	3805      	subs	r0, #5
 80009f2:	4083      	lsls	r3, r0
 80009f4:	4285      	cmp	r5, r0
 80009f6:	dc00      	bgt.n	80009fa <__aeabi_fsub+0x6e>
 80009f8:	e0c6      	b.n	8000b88 <__aeabi_fsub+0x1fc>
 80009fa:	4ab2      	ldr	r2, [pc, #712]	; (8000cc4 <__aeabi_fsub+0x338>)
 80009fc:	1a2d      	subs	r5, r5, r0
 80009fe:	4013      	ands	r3, r2
 8000a00:	075a      	lsls	r2, r3, #29
 8000a02:	d004      	beq.n	8000a0e <__aeabi_fsub+0x82>
 8000a04:	220f      	movs	r2, #15
 8000a06:	401a      	ands	r2, r3
 8000a08:	2a04      	cmp	r2, #4
 8000a0a:	d000      	beq.n	8000a0e <__aeabi_fsub+0x82>
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	015a      	lsls	r2, r3, #5
 8000a10:	d400      	bmi.n	8000a14 <__aeabi_fsub+0x88>
 8000a12:	e097      	b.n	8000b44 <__aeabi_fsub+0x1b8>
 8000a14:	1c6a      	adds	r2, r5, #1
 8000a16:	2dfe      	cmp	r5, #254	; 0xfe
 8000a18:	d100      	bne.n	8000a1c <__aeabi_fsub+0x90>
 8000a1a:	e084      	b.n	8000b26 <__aeabi_fsub+0x19a>
 8000a1c:	019b      	lsls	r3, r3, #6
 8000a1e:	0a5e      	lsrs	r6, r3, #9
 8000a20:	b2d2      	uxtb	r2, r2
 8000a22:	05d0      	lsls	r0, r2, #23
 8000a24:	4330      	orrs	r0, r6
 8000a26:	07e4      	lsls	r4, r4, #31
 8000a28:	4320      	orrs	r0, r4
 8000a2a:	bc80      	pop	{r7}
 8000a2c:	46b8      	mov	r8, r7
 8000a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a30:	1bea      	subs	r2, r5, r7
 8000a32:	2a00      	cmp	r2, #0
 8000a34:	dd41      	ble.n	8000aba <__aeabi_fsub+0x12e>
 8000a36:	2f00      	cmp	r7, #0
 8000a38:	d06b      	beq.n	8000b12 <__aeabi_fsub+0x186>
 8000a3a:	2dff      	cmp	r5, #255	; 0xff
 8000a3c:	d100      	bne.n	8000a40 <__aeabi_fsub+0xb4>
 8000a3e:	e097      	b.n	8000b70 <__aeabi_fsub+0x1e4>
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	04db      	lsls	r3, r3, #19
 8000a44:	4318      	orrs	r0, r3
 8000a46:	2a1b      	cmp	r2, #27
 8000a48:	dc00      	bgt.n	8000a4c <__aeabi_fsub+0xc0>
 8000a4a:	e0cc      	b.n	8000be6 <__aeabi_fsub+0x25a>
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	4463      	add	r3, ip
 8000a50:	015a      	lsls	r2, r3, #5
 8000a52:	d574      	bpl.n	8000b3e <__aeabi_fsub+0x1b2>
 8000a54:	3501      	adds	r5, #1
 8000a56:	2dff      	cmp	r5, #255	; 0xff
 8000a58:	d065      	beq.n	8000b26 <__aeabi_fsub+0x19a>
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	499a      	ldr	r1, [pc, #616]	; (8000cc8 <__aeabi_fsub+0x33c>)
 8000a5e:	401a      	ands	r2, r3
 8000a60:	085b      	lsrs	r3, r3, #1
 8000a62:	400b      	ands	r3, r1
 8000a64:	4313      	orrs	r3, r2
 8000a66:	e7cb      	b.n	8000a00 <__aeabi_fsub+0x74>
 8000a68:	2800      	cmp	r0, #0
 8000a6a:	d01f      	beq.n	8000aac <__aeabi_fsub+0x120>
 8000a6c:	428c      	cmp	r4, r1
 8000a6e:	d022      	beq.n	8000ab6 <__aeabi_fsub+0x12a>
 8000a70:	002a      	movs	r2, r5
 8000a72:	3aff      	subs	r2, #255	; 0xff
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	d035      	beq.n	8000ae4 <__aeabi_fsub+0x158>
 8000a78:	1b7a      	subs	r2, r7, r5
 8000a7a:	2d00      	cmp	r5, #0
 8000a7c:	d000      	beq.n	8000a80 <__aeabi_fsub+0xf4>
 8000a7e:	e099      	b.n	8000bb4 <__aeabi_fsub+0x228>
 8000a80:	4663      	mov	r3, ip
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d100      	bne.n	8000a88 <__aeabi_fsub+0xfc>
 8000a86:	e0dd      	b.n	8000c44 <__aeabi_fsub+0x2b8>
 8000a88:	1e53      	subs	r3, r2, #1
 8000a8a:	2a01      	cmp	r2, #1
 8000a8c:	d100      	bne.n	8000a90 <__aeabi_fsub+0x104>
 8000a8e:	e105      	b.n	8000c9c <__aeabi_fsub+0x310>
 8000a90:	2aff      	cmp	r2, #255	; 0xff
 8000a92:	d06b      	beq.n	8000b6c <__aeabi_fsub+0x1e0>
 8000a94:	001a      	movs	r2, r3
 8000a96:	e094      	b.n	8000bc2 <__aeabi_fsub+0x236>
 8000a98:	2800      	cmp	r0, #0
 8000a9a:	d073      	beq.n	8000b84 <__aeabi_fsub+0x1f8>
 8000a9c:	1e51      	subs	r1, r2, #1
 8000a9e:	2a01      	cmp	r2, #1
 8000aa0:	d100      	bne.n	8000aa4 <__aeabi_fsub+0x118>
 8000aa2:	e0df      	b.n	8000c64 <__aeabi_fsub+0x2d8>
 8000aa4:	2aff      	cmp	r2, #255	; 0xff
 8000aa6:	d063      	beq.n	8000b70 <__aeabi_fsub+0x1e4>
 8000aa8:	000a      	movs	r2, r1
 8000aaa:	e792      	b.n	80009d2 <__aeabi_fsub+0x46>
 8000aac:	2201      	movs	r2, #1
 8000aae:	4051      	eors	r1, r2
 8000ab0:	42a1      	cmp	r1, r4
 8000ab2:	d000      	beq.n	8000ab6 <__aeabi_fsub+0x12a>
 8000ab4:	e782      	b.n	80009bc <__aeabi_fsub+0x30>
 8000ab6:	002a      	movs	r2, r5
 8000ab8:	3aff      	subs	r2, #255	; 0xff
 8000aba:	2a00      	cmp	r2, #0
 8000abc:	d036      	beq.n	8000b2c <__aeabi_fsub+0x1a0>
 8000abe:	1b7a      	subs	r2, r7, r5
 8000ac0:	2d00      	cmp	r5, #0
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fsub+0x13a>
 8000ac4:	e0aa      	b.n	8000c1c <__aeabi_fsub+0x290>
 8000ac6:	2fff      	cmp	r7, #255	; 0xff
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fsub+0x140>
 8000aca:	e0da      	b.n	8000c82 <__aeabi_fsub+0x2f6>
 8000acc:	2380      	movs	r3, #128	; 0x80
 8000ace:	4661      	mov	r1, ip
 8000ad0:	04db      	lsls	r3, r3, #19
 8000ad2:	4319      	orrs	r1, r3
 8000ad4:	468c      	mov	ip, r1
 8000ad6:	2a1b      	cmp	r2, #27
 8000ad8:	dc00      	bgt.n	8000adc <__aeabi_fsub+0x150>
 8000ada:	e0d4      	b.n	8000c86 <__aeabi_fsub+0x2fa>
 8000adc:	2301      	movs	r3, #1
 8000ade:	003d      	movs	r5, r7
 8000ae0:	181b      	adds	r3, r3, r0
 8000ae2:	e7b5      	b.n	8000a50 <__aeabi_fsub+0xc4>
 8000ae4:	27fe      	movs	r7, #254	; 0xfe
 8000ae6:	1c6a      	adds	r2, r5, #1
 8000ae8:	4217      	tst	r7, r2
 8000aea:	d171      	bne.n	8000bd0 <__aeabi_fsub+0x244>
 8000aec:	2d00      	cmp	r5, #0
 8000aee:	d000      	beq.n	8000af2 <__aeabi_fsub+0x166>
 8000af0:	e09e      	b.n	8000c30 <__aeabi_fsub+0x2a4>
 8000af2:	4663      	mov	r3, ip
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d100      	bne.n	8000afa <__aeabi_fsub+0x16e>
 8000af8:	e0d5      	b.n	8000ca6 <__aeabi_fsub+0x31a>
 8000afa:	2200      	movs	r2, #0
 8000afc:	2800      	cmp	r0, #0
 8000afe:	d100      	bne.n	8000b02 <__aeabi_fsub+0x176>
 8000b00:	e78f      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000b02:	1a1b      	subs	r3, r3, r0
 8000b04:	015e      	lsls	r6, r3, #5
 8000b06:	d400      	bmi.n	8000b0a <__aeabi_fsub+0x17e>
 8000b08:	e0d6      	b.n	8000cb8 <__aeabi_fsub+0x32c>
 8000b0a:	4663      	mov	r3, ip
 8000b0c:	000c      	movs	r4, r1
 8000b0e:	1ac3      	subs	r3, r0, r3
 8000b10:	e776      	b.n	8000a00 <__aeabi_fsub+0x74>
 8000b12:	2800      	cmp	r0, #0
 8000b14:	d036      	beq.n	8000b84 <__aeabi_fsub+0x1f8>
 8000b16:	1e51      	subs	r1, r2, #1
 8000b18:	2a01      	cmp	r2, #1
 8000b1a:	d100      	bne.n	8000b1e <__aeabi_fsub+0x192>
 8000b1c:	e09a      	b.n	8000c54 <__aeabi_fsub+0x2c8>
 8000b1e:	2aff      	cmp	r2, #255	; 0xff
 8000b20:	d026      	beq.n	8000b70 <__aeabi_fsub+0x1e4>
 8000b22:	000a      	movs	r2, r1
 8000b24:	e78f      	b.n	8000a46 <__aeabi_fsub+0xba>
 8000b26:	22ff      	movs	r2, #255	; 0xff
 8000b28:	2600      	movs	r6, #0
 8000b2a:	e77a      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000b2c:	27fe      	movs	r7, #254	; 0xfe
 8000b2e:	1c6a      	adds	r2, r5, #1
 8000b30:	4217      	tst	r7, r2
 8000b32:	d062      	beq.n	8000bfa <__aeabi_fsub+0x26e>
 8000b34:	2aff      	cmp	r2, #255	; 0xff
 8000b36:	d0f6      	beq.n	8000b26 <__aeabi_fsub+0x19a>
 8000b38:	0015      	movs	r5, r2
 8000b3a:	4460      	add	r0, ip
 8000b3c:	0843      	lsrs	r3, r0, #1
 8000b3e:	075a      	lsls	r2, r3, #29
 8000b40:	d000      	beq.n	8000b44 <__aeabi_fsub+0x1b8>
 8000b42:	e75f      	b.n	8000a04 <__aeabi_fsub+0x78>
 8000b44:	08db      	lsrs	r3, r3, #3
 8000b46:	2dff      	cmp	r5, #255	; 0xff
 8000b48:	d012      	beq.n	8000b70 <__aeabi_fsub+0x1e4>
 8000b4a:	025b      	lsls	r3, r3, #9
 8000b4c:	0a5e      	lsrs	r6, r3, #9
 8000b4e:	b2ea      	uxtb	r2, r5
 8000b50:	e767      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000b52:	4662      	mov	r2, ip
 8000b54:	2a00      	cmp	r2, #0
 8000b56:	d100      	bne.n	8000b5a <__aeabi_fsub+0x1ce>
 8000b58:	e093      	b.n	8000c82 <__aeabi_fsub+0x2f6>
 8000b5a:	2800      	cmp	r0, #0
 8000b5c:	d008      	beq.n	8000b70 <__aeabi_fsub+0x1e4>
 8000b5e:	2280      	movs	r2, #128	; 0x80
 8000b60:	03d2      	lsls	r2, r2, #15
 8000b62:	4213      	tst	r3, r2
 8000b64:	d004      	beq.n	8000b70 <__aeabi_fsub+0x1e4>
 8000b66:	4640      	mov	r0, r8
 8000b68:	4210      	tst	r0, r2
 8000b6a:	d101      	bne.n	8000b70 <__aeabi_fsub+0x1e4>
 8000b6c:	000c      	movs	r4, r1
 8000b6e:	4643      	mov	r3, r8
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d0d8      	beq.n	8000b26 <__aeabi_fsub+0x19a>
 8000b74:	2680      	movs	r6, #128	; 0x80
 8000b76:	03f6      	lsls	r6, r6, #15
 8000b78:	431e      	orrs	r6, r3
 8000b7a:	0276      	lsls	r6, r6, #9
 8000b7c:	22ff      	movs	r2, #255	; 0xff
 8000b7e:	0a76      	lsrs	r6, r6, #9
 8000b80:	e74f      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000b82:	4643      	mov	r3, r8
 8000b84:	0015      	movs	r5, r2
 8000b86:	e7de      	b.n	8000b46 <__aeabi_fsub+0x1ba>
 8000b88:	2220      	movs	r2, #32
 8000b8a:	1b40      	subs	r0, r0, r5
 8000b8c:	3001      	adds	r0, #1
 8000b8e:	1a12      	subs	r2, r2, r0
 8000b90:	0019      	movs	r1, r3
 8000b92:	4093      	lsls	r3, r2
 8000b94:	40c1      	lsrs	r1, r0
 8000b96:	1e5a      	subs	r2, r3, #1
 8000b98:	4193      	sbcs	r3, r2
 8000b9a:	2500      	movs	r5, #0
 8000b9c:	430b      	orrs	r3, r1
 8000b9e:	e72f      	b.n	8000a00 <__aeabi_fsub+0x74>
 8000ba0:	2320      	movs	r3, #32
 8000ba2:	1a9b      	subs	r3, r3, r2
 8000ba4:	0001      	movs	r1, r0
 8000ba6:	4098      	lsls	r0, r3
 8000ba8:	0003      	movs	r3, r0
 8000baa:	40d1      	lsrs	r1, r2
 8000bac:	1e5a      	subs	r2, r3, #1
 8000bae:	4193      	sbcs	r3, r2
 8000bb0:	430b      	orrs	r3, r1
 8000bb2:	e712      	b.n	80009da <__aeabi_fsub+0x4e>
 8000bb4:	2fff      	cmp	r7, #255	; 0xff
 8000bb6:	d0d9      	beq.n	8000b6c <__aeabi_fsub+0x1e0>
 8000bb8:	2380      	movs	r3, #128	; 0x80
 8000bba:	4664      	mov	r4, ip
 8000bbc:	04db      	lsls	r3, r3, #19
 8000bbe:	431c      	orrs	r4, r3
 8000bc0:	46a4      	mov	ip, r4
 8000bc2:	2a1b      	cmp	r2, #27
 8000bc4:	dd52      	ble.n	8000c6c <__aeabi_fsub+0x2e0>
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	000c      	movs	r4, r1
 8000bca:	003d      	movs	r5, r7
 8000bcc:	1ac3      	subs	r3, r0, r3
 8000bce:	e706      	b.n	80009de <__aeabi_fsub+0x52>
 8000bd0:	4663      	mov	r3, ip
 8000bd2:	1a1e      	subs	r6, r3, r0
 8000bd4:	0173      	lsls	r3, r6, #5
 8000bd6:	d439      	bmi.n	8000c4c <__aeabi_fsub+0x2c0>
 8000bd8:	2e00      	cmp	r6, #0
 8000bda:	d000      	beq.n	8000bde <__aeabi_fsub+0x252>
 8000bdc:	e704      	b.n	80009e8 <__aeabi_fsub+0x5c>
 8000bde:	2400      	movs	r4, #0
 8000be0:	2200      	movs	r2, #0
 8000be2:	2600      	movs	r6, #0
 8000be4:	e71d      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000be6:	2320      	movs	r3, #32
 8000be8:	1a9b      	subs	r3, r3, r2
 8000bea:	0001      	movs	r1, r0
 8000bec:	4098      	lsls	r0, r3
 8000bee:	0003      	movs	r3, r0
 8000bf0:	40d1      	lsrs	r1, r2
 8000bf2:	1e5a      	subs	r2, r3, #1
 8000bf4:	4193      	sbcs	r3, r2
 8000bf6:	430b      	orrs	r3, r1
 8000bf8:	e729      	b.n	8000a4e <__aeabi_fsub+0xc2>
 8000bfa:	2d00      	cmp	r5, #0
 8000bfc:	d1a9      	bne.n	8000b52 <__aeabi_fsub+0x1c6>
 8000bfe:	4663      	mov	r3, ip
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d056      	beq.n	8000cb2 <__aeabi_fsub+0x326>
 8000c04:	2200      	movs	r2, #0
 8000c06:	2800      	cmp	r0, #0
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fsub+0x280>
 8000c0a:	e70a      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	4463      	add	r3, ip
 8000c10:	015a      	lsls	r2, r3, #5
 8000c12:	d594      	bpl.n	8000b3e <__aeabi_fsub+0x1b2>
 8000c14:	4a2b      	ldr	r2, [pc, #172]	; (8000cc4 <__aeabi_fsub+0x338>)
 8000c16:	3501      	adds	r5, #1
 8000c18:	4013      	ands	r3, r2
 8000c1a:	e790      	b.n	8000b3e <__aeabi_fsub+0x1b2>
 8000c1c:	4663      	mov	r3, ip
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d0af      	beq.n	8000b82 <__aeabi_fsub+0x1f6>
 8000c22:	1e53      	subs	r3, r2, #1
 8000c24:	2a01      	cmp	r2, #1
 8000c26:	d015      	beq.n	8000c54 <__aeabi_fsub+0x2c8>
 8000c28:	2aff      	cmp	r2, #255	; 0xff
 8000c2a:	d02a      	beq.n	8000c82 <__aeabi_fsub+0x2f6>
 8000c2c:	001a      	movs	r2, r3
 8000c2e:	e752      	b.n	8000ad6 <__aeabi_fsub+0x14a>
 8000c30:	4662      	mov	r2, ip
 8000c32:	2a00      	cmp	r2, #0
 8000c34:	d191      	bne.n	8000b5a <__aeabi_fsub+0x1ce>
 8000c36:	2800      	cmp	r0, #0
 8000c38:	d198      	bne.n	8000b6c <__aeabi_fsub+0x1e0>
 8000c3a:	2680      	movs	r6, #128	; 0x80
 8000c3c:	2400      	movs	r4, #0
 8000c3e:	22ff      	movs	r2, #255	; 0xff
 8000c40:	03f6      	lsls	r6, r6, #15
 8000c42:	e6ee      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000c44:	000c      	movs	r4, r1
 8000c46:	4643      	mov	r3, r8
 8000c48:	0015      	movs	r5, r2
 8000c4a:	e77c      	b.n	8000b46 <__aeabi_fsub+0x1ba>
 8000c4c:	4663      	mov	r3, ip
 8000c4e:	000c      	movs	r4, r1
 8000c50:	1ac6      	subs	r6, r0, r3
 8000c52:	e6c9      	b.n	80009e8 <__aeabi_fsub+0x5c>
 8000c54:	0003      	movs	r3, r0
 8000c56:	4463      	add	r3, ip
 8000c58:	2501      	movs	r5, #1
 8000c5a:	015a      	lsls	r2, r3, #5
 8000c5c:	d400      	bmi.n	8000c60 <__aeabi_fsub+0x2d4>
 8000c5e:	e76e      	b.n	8000b3e <__aeabi_fsub+0x1b2>
 8000c60:	2502      	movs	r5, #2
 8000c62:	e6fa      	b.n	8000a5a <__aeabi_fsub+0xce>
 8000c64:	4663      	mov	r3, ip
 8000c66:	2501      	movs	r5, #1
 8000c68:	1a1b      	subs	r3, r3, r0
 8000c6a:	e6b8      	b.n	80009de <__aeabi_fsub+0x52>
 8000c6c:	4664      	mov	r4, ip
 8000c6e:	2320      	movs	r3, #32
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	1a9b      	subs	r3, r3, r2
 8000c74:	4662      	mov	r2, ip
 8000c76:	409a      	lsls	r2, r3
 8000c78:	0013      	movs	r3, r2
 8000c7a:	1e5a      	subs	r2, r3, #1
 8000c7c:	4193      	sbcs	r3, r2
 8000c7e:	4323      	orrs	r3, r4
 8000c80:	e7a2      	b.n	8000bc8 <__aeabi_fsub+0x23c>
 8000c82:	4643      	mov	r3, r8
 8000c84:	e774      	b.n	8000b70 <__aeabi_fsub+0x1e4>
 8000c86:	4661      	mov	r1, ip
 8000c88:	2320      	movs	r3, #32
 8000c8a:	40d1      	lsrs	r1, r2
 8000c8c:	1a9b      	subs	r3, r3, r2
 8000c8e:	4662      	mov	r2, ip
 8000c90:	409a      	lsls	r2, r3
 8000c92:	0013      	movs	r3, r2
 8000c94:	1e5a      	subs	r2, r3, #1
 8000c96:	4193      	sbcs	r3, r2
 8000c98:	430b      	orrs	r3, r1
 8000c9a:	e720      	b.n	8000ade <__aeabi_fsub+0x152>
 8000c9c:	4663      	mov	r3, ip
 8000c9e:	000c      	movs	r4, r1
 8000ca0:	2501      	movs	r5, #1
 8000ca2:	1ac3      	subs	r3, r0, r3
 8000ca4:	e69b      	b.n	80009de <__aeabi_fsub+0x52>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	d099      	beq.n	8000bde <__aeabi_fsub+0x252>
 8000caa:	000c      	movs	r4, r1
 8000cac:	4646      	mov	r6, r8
 8000cae:	2200      	movs	r2, #0
 8000cb0:	e6b7      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000cb2:	4646      	mov	r6, r8
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e6b4      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d000      	beq.n	8000cbe <__aeabi_fsub+0x332>
 8000cbc:	e73f      	b.n	8000b3e <__aeabi_fsub+0x1b2>
 8000cbe:	2400      	movs	r4, #0
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	e6ae      	b.n	8000a22 <__aeabi_fsub+0x96>
 8000cc4:	fbffffff 	.word	0xfbffffff
 8000cc8:	7dffffff 	.word	0x7dffffff

08000ccc <__aeabi_f2iz>:
 8000ccc:	0241      	lsls	r1, r0, #9
 8000cce:	0042      	lsls	r2, r0, #1
 8000cd0:	0fc3      	lsrs	r3, r0, #31
 8000cd2:	0a49      	lsrs	r1, r1, #9
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	0e12      	lsrs	r2, r2, #24
 8000cd8:	2a7e      	cmp	r2, #126	; 0x7e
 8000cda:	dd03      	ble.n	8000ce4 <__aeabi_f2iz+0x18>
 8000cdc:	2a9d      	cmp	r2, #157	; 0x9d
 8000cde:	dd02      	ble.n	8000ce6 <__aeabi_f2iz+0x1a>
 8000ce0:	4a09      	ldr	r2, [pc, #36]	; (8000d08 <__aeabi_f2iz+0x3c>)
 8000ce2:	1898      	adds	r0, r3, r2
 8000ce4:	4770      	bx	lr
 8000ce6:	2080      	movs	r0, #128	; 0x80
 8000ce8:	0400      	lsls	r0, r0, #16
 8000cea:	4301      	orrs	r1, r0
 8000cec:	2a95      	cmp	r2, #149	; 0x95
 8000cee:	dc07      	bgt.n	8000d00 <__aeabi_f2iz+0x34>
 8000cf0:	2096      	movs	r0, #150	; 0x96
 8000cf2:	1a82      	subs	r2, r0, r2
 8000cf4:	40d1      	lsrs	r1, r2
 8000cf6:	4248      	negs	r0, r1
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d1f3      	bne.n	8000ce4 <__aeabi_f2iz+0x18>
 8000cfc:	0008      	movs	r0, r1
 8000cfe:	e7f1      	b.n	8000ce4 <__aeabi_f2iz+0x18>
 8000d00:	3a96      	subs	r2, #150	; 0x96
 8000d02:	4091      	lsls	r1, r2
 8000d04:	e7f7      	b.n	8000cf6 <__aeabi_f2iz+0x2a>
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	7fffffff 	.word	0x7fffffff

08000d0c <__aeabi_ui2f>:
 8000d0c:	b570      	push	{r4, r5, r6, lr}
 8000d0e:	1e04      	subs	r4, r0, #0
 8000d10:	d00e      	beq.n	8000d30 <__aeabi_ui2f+0x24>
 8000d12:	f000 f87d 	bl	8000e10 <__clzsi2>
 8000d16:	239e      	movs	r3, #158	; 0x9e
 8000d18:	0001      	movs	r1, r0
 8000d1a:	1a1b      	subs	r3, r3, r0
 8000d1c:	2b96      	cmp	r3, #150	; 0x96
 8000d1e:	dc0c      	bgt.n	8000d3a <__aeabi_ui2f+0x2e>
 8000d20:	2808      	cmp	r0, #8
 8000d22:	d02c      	beq.n	8000d7e <__aeabi_ui2f+0x72>
 8000d24:	3908      	subs	r1, #8
 8000d26:	408c      	lsls	r4, r1
 8000d28:	0264      	lsls	r4, r4, #9
 8000d2a:	0a64      	lsrs	r4, r4, #9
 8000d2c:	b2d8      	uxtb	r0, r3
 8000d2e:	e001      	b.n	8000d34 <__aeabi_ui2f+0x28>
 8000d30:	2000      	movs	r0, #0
 8000d32:	2400      	movs	r4, #0
 8000d34:	05c0      	lsls	r0, r0, #23
 8000d36:	4320      	orrs	r0, r4
 8000d38:	bd70      	pop	{r4, r5, r6, pc}
 8000d3a:	2b99      	cmp	r3, #153	; 0x99
 8000d3c:	dd0a      	ble.n	8000d54 <__aeabi_ui2f+0x48>
 8000d3e:	0002      	movs	r2, r0
 8000d40:	0020      	movs	r0, r4
 8000d42:	321b      	adds	r2, #27
 8000d44:	4090      	lsls	r0, r2
 8000d46:	0002      	movs	r2, r0
 8000d48:	1e50      	subs	r0, r2, #1
 8000d4a:	4182      	sbcs	r2, r0
 8000d4c:	2005      	movs	r0, #5
 8000d4e:	1a40      	subs	r0, r0, r1
 8000d50:	40c4      	lsrs	r4, r0
 8000d52:	4314      	orrs	r4, r2
 8000d54:	2905      	cmp	r1, #5
 8000d56:	dc16      	bgt.n	8000d86 <__aeabi_ui2f+0x7a>
 8000d58:	0022      	movs	r2, r4
 8000d5a:	480f      	ldr	r0, [pc, #60]	; (8000d98 <__aeabi_ui2f+0x8c>)
 8000d5c:	4002      	ands	r2, r0
 8000d5e:	0765      	lsls	r5, r4, #29
 8000d60:	d009      	beq.n	8000d76 <__aeabi_ui2f+0x6a>
 8000d62:	250f      	movs	r5, #15
 8000d64:	402c      	ands	r4, r5
 8000d66:	2c04      	cmp	r4, #4
 8000d68:	d005      	beq.n	8000d76 <__aeabi_ui2f+0x6a>
 8000d6a:	3204      	adds	r2, #4
 8000d6c:	0154      	lsls	r4, r2, #5
 8000d6e:	d502      	bpl.n	8000d76 <__aeabi_ui2f+0x6a>
 8000d70:	239f      	movs	r3, #159	; 0x9f
 8000d72:	4002      	ands	r2, r0
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	0192      	lsls	r2, r2, #6
 8000d78:	0a54      	lsrs	r4, r2, #9
 8000d7a:	b2d8      	uxtb	r0, r3
 8000d7c:	e7da      	b.n	8000d34 <__aeabi_ui2f+0x28>
 8000d7e:	0264      	lsls	r4, r4, #9
 8000d80:	2096      	movs	r0, #150	; 0x96
 8000d82:	0a64      	lsrs	r4, r4, #9
 8000d84:	e7d6      	b.n	8000d34 <__aeabi_ui2f+0x28>
 8000d86:	1f4a      	subs	r2, r1, #5
 8000d88:	4094      	lsls	r4, r2
 8000d8a:	0022      	movs	r2, r4
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <__aeabi_ui2f+0x8c>)
 8000d8e:	4002      	ands	r2, r0
 8000d90:	0765      	lsls	r5, r4, #29
 8000d92:	d0f0      	beq.n	8000d76 <__aeabi_ui2f+0x6a>
 8000d94:	e7e5      	b.n	8000d62 <__aeabi_ui2f+0x56>
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	fbffffff 	.word	0xfbffffff

08000d9c <__aeabi_cfrcmple>:
 8000d9c:	4684      	mov	ip, r0
 8000d9e:	0008      	movs	r0, r1
 8000da0:	4661      	mov	r1, ip
 8000da2:	e7ff      	b.n	8000da4 <__aeabi_cfcmpeq>

08000da4 <__aeabi_cfcmpeq>:
 8000da4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000da6:	f000 f8c9 	bl	8000f3c <__lesf2>
 8000daa:	2800      	cmp	r0, #0
 8000dac:	d401      	bmi.n	8000db2 <__aeabi_cfcmpeq+0xe>
 8000dae:	2100      	movs	r1, #0
 8000db0:	42c8      	cmn	r0, r1
 8000db2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000db4 <__aeabi_fcmpeq>:
 8000db4:	b510      	push	{r4, lr}
 8000db6:	f000 f855 	bl	8000e64 <__eqsf2>
 8000dba:	4240      	negs	r0, r0
 8000dbc:	3001      	adds	r0, #1
 8000dbe:	bd10      	pop	{r4, pc}

08000dc0 <__aeabi_fcmplt>:
 8000dc0:	b510      	push	{r4, lr}
 8000dc2:	f000 f8bb 	bl	8000f3c <__lesf2>
 8000dc6:	2800      	cmp	r0, #0
 8000dc8:	db01      	blt.n	8000dce <__aeabi_fcmplt+0xe>
 8000dca:	2000      	movs	r0, #0
 8000dcc:	bd10      	pop	{r4, pc}
 8000dce:	2001      	movs	r0, #1
 8000dd0:	bd10      	pop	{r4, pc}
 8000dd2:	46c0      	nop			; (mov r8, r8)

08000dd4 <__aeabi_fcmple>:
 8000dd4:	b510      	push	{r4, lr}
 8000dd6:	f000 f8b1 	bl	8000f3c <__lesf2>
 8000dda:	2800      	cmp	r0, #0
 8000ddc:	dd01      	ble.n	8000de2 <__aeabi_fcmple+0xe>
 8000dde:	2000      	movs	r0, #0
 8000de0:	bd10      	pop	{r4, pc}
 8000de2:	2001      	movs	r0, #1
 8000de4:	bd10      	pop	{r4, pc}
 8000de6:	46c0      	nop			; (mov r8, r8)

08000de8 <__aeabi_fcmpgt>:
 8000de8:	b510      	push	{r4, lr}
 8000dea:	f000 f861 	bl	8000eb0 <__gesf2>
 8000dee:	2800      	cmp	r0, #0
 8000df0:	dc01      	bgt.n	8000df6 <__aeabi_fcmpgt+0xe>
 8000df2:	2000      	movs	r0, #0
 8000df4:	bd10      	pop	{r4, pc}
 8000df6:	2001      	movs	r0, #1
 8000df8:	bd10      	pop	{r4, pc}
 8000dfa:	46c0      	nop			; (mov r8, r8)

08000dfc <__aeabi_fcmpge>:
 8000dfc:	b510      	push	{r4, lr}
 8000dfe:	f000 f857 	bl	8000eb0 <__gesf2>
 8000e02:	2800      	cmp	r0, #0
 8000e04:	da01      	bge.n	8000e0a <__aeabi_fcmpge+0xe>
 8000e06:	2000      	movs	r0, #0
 8000e08:	bd10      	pop	{r4, pc}
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	bd10      	pop	{r4, pc}
 8000e0e:	46c0      	nop			; (mov r8, r8)

08000e10 <__clzsi2>:
 8000e10:	211c      	movs	r1, #28
 8000e12:	2301      	movs	r3, #1
 8000e14:	041b      	lsls	r3, r3, #16
 8000e16:	4298      	cmp	r0, r3
 8000e18:	d301      	bcc.n	8000e1e <__clzsi2+0xe>
 8000e1a:	0c00      	lsrs	r0, r0, #16
 8000e1c:	3910      	subs	r1, #16
 8000e1e:	0a1b      	lsrs	r3, r3, #8
 8000e20:	4298      	cmp	r0, r3
 8000e22:	d301      	bcc.n	8000e28 <__clzsi2+0x18>
 8000e24:	0a00      	lsrs	r0, r0, #8
 8000e26:	3908      	subs	r1, #8
 8000e28:	091b      	lsrs	r3, r3, #4
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d301      	bcc.n	8000e32 <__clzsi2+0x22>
 8000e2e:	0900      	lsrs	r0, r0, #4
 8000e30:	3904      	subs	r1, #4
 8000e32:	a202      	add	r2, pc, #8	; (adr r2, 8000e3c <__clzsi2+0x2c>)
 8000e34:	5c10      	ldrb	r0, [r2, r0]
 8000e36:	1840      	adds	r0, r0, r1
 8000e38:	4770      	bx	lr
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	02020304 	.word	0x02020304
 8000e40:	01010101 	.word	0x01010101
	...

08000e4c <__clzdi2>:
 8000e4c:	b510      	push	{r4, lr}
 8000e4e:	2900      	cmp	r1, #0
 8000e50:	d103      	bne.n	8000e5a <__clzdi2+0xe>
 8000e52:	f7ff ffdd 	bl	8000e10 <__clzsi2>
 8000e56:	3020      	adds	r0, #32
 8000e58:	e002      	b.n	8000e60 <__clzdi2+0x14>
 8000e5a:	0008      	movs	r0, r1
 8000e5c:	f7ff ffd8 	bl	8000e10 <__clzsi2>
 8000e60:	bd10      	pop	{r4, pc}
 8000e62:	46c0      	nop			; (mov r8, r8)

08000e64 <__eqsf2>:
 8000e64:	b570      	push	{r4, r5, r6, lr}
 8000e66:	0042      	lsls	r2, r0, #1
 8000e68:	0245      	lsls	r5, r0, #9
 8000e6a:	024e      	lsls	r6, r1, #9
 8000e6c:	004c      	lsls	r4, r1, #1
 8000e6e:	0fc3      	lsrs	r3, r0, #31
 8000e70:	0a6d      	lsrs	r5, r5, #9
 8000e72:	2001      	movs	r0, #1
 8000e74:	0e12      	lsrs	r2, r2, #24
 8000e76:	0a76      	lsrs	r6, r6, #9
 8000e78:	0e24      	lsrs	r4, r4, #24
 8000e7a:	0fc9      	lsrs	r1, r1, #31
 8000e7c:	2aff      	cmp	r2, #255	; 0xff
 8000e7e:	d006      	beq.n	8000e8e <__eqsf2+0x2a>
 8000e80:	2cff      	cmp	r4, #255	; 0xff
 8000e82:	d003      	beq.n	8000e8c <__eqsf2+0x28>
 8000e84:	42a2      	cmp	r2, r4
 8000e86:	d101      	bne.n	8000e8c <__eqsf2+0x28>
 8000e88:	42b5      	cmp	r5, r6
 8000e8a:	d006      	beq.n	8000e9a <__eqsf2+0x36>
 8000e8c:	bd70      	pop	{r4, r5, r6, pc}
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d1fc      	bne.n	8000e8c <__eqsf2+0x28>
 8000e92:	2cff      	cmp	r4, #255	; 0xff
 8000e94:	d1fa      	bne.n	8000e8c <__eqsf2+0x28>
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d1f8      	bne.n	8000e8c <__eqsf2+0x28>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d006      	beq.n	8000eac <__eqsf2+0x48>
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	2a00      	cmp	r2, #0
 8000ea2:	d1f3      	bne.n	8000e8c <__eqsf2+0x28>
 8000ea4:	0028      	movs	r0, r5
 8000ea6:	1e43      	subs	r3, r0, #1
 8000ea8:	4198      	sbcs	r0, r3
 8000eaa:	e7ef      	b.n	8000e8c <__eqsf2+0x28>
 8000eac:	2000      	movs	r0, #0
 8000eae:	e7ed      	b.n	8000e8c <__eqsf2+0x28>

08000eb0 <__gesf2>:
 8000eb0:	b570      	push	{r4, r5, r6, lr}
 8000eb2:	0042      	lsls	r2, r0, #1
 8000eb4:	0245      	lsls	r5, r0, #9
 8000eb6:	024e      	lsls	r6, r1, #9
 8000eb8:	004c      	lsls	r4, r1, #1
 8000eba:	0fc3      	lsrs	r3, r0, #31
 8000ebc:	0a6d      	lsrs	r5, r5, #9
 8000ebe:	0e12      	lsrs	r2, r2, #24
 8000ec0:	0a76      	lsrs	r6, r6, #9
 8000ec2:	0e24      	lsrs	r4, r4, #24
 8000ec4:	0fc8      	lsrs	r0, r1, #31
 8000ec6:	2aff      	cmp	r2, #255	; 0xff
 8000ec8:	d01b      	beq.n	8000f02 <__gesf2+0x52>
 8000eca:	2cff      	cmp	r4, #255	; 0xff
 8000ecc:	d00e      	beq.n	8000eec <__gesf2+0x3c>
 8000ece:	2a00      	cmp	r2, #0
 8000ed0:	d11b      	bne.n	8000f0a <__gesf2+0x5a>
 8000ed2:	2c00      	cmp	r4, #0
 8000ed4:	d101      	bne.n	8000eda <__gesf2+0x2a>
 8000ed6:	2e00      	cmp	r6, #0
 8000ed8:	d01c      	beq.n	8000f14 <__gesf2+0x64>
 8000eda:	2d00      	cmp	r5, #0
 8000edc:	d00c      	beq.n	8000ef8 <__gesf2+0x48>
 8000ede:	4283      	cmp	r3, r0
 8000ee0:	d01c      	beq.n	8000f1c <__gesf2+0x6c>
 8000ee2:	2102      	movs	r1, #2
 8000ee4:	1e58      	subs	r0, r3, #1
 8000ee6:	4008      	ands	r0, r1
 8000ee8:	3801      	subs	r0, #1
 8000eea:	bd70      	pop	{r4, r5, r6, pc}
 8000eec:	2e00      	cmp	r6, #0
 8000eee:	d122      	bne.n	8000f36 <__gesf2+0x86>
 8000ef0:	2a00      	cmp	r2, #0
 8000ef2:	d1f4      	bne.n	8000ede <__gesf2+0x2e>
 8000ef4:	2d00      	cmp	r5, #0
 8000ef6:	d1f2      	bne.n	8000ede <__gesf2+0x2e>
 8000ef8:	2800      	cmp	r0, #0
 8000efa:	d1f6      	bne.n	8000eea <__gesf2+0x3a>
 8000efc:	2001      	movs	r0, #1
 8000efe:	4240      	negs	r0, r0
 8000f00:	e7f3      	b.n	8000eea <__gesf2+0x3a>
 8000f02:	2d00      	cmp	r5, #0
 8000f04:	d117      	bne.n	8000f36 <__gesf2+0x86>
 8000f06:	2cff      	cmp	r4, #255	; 0xff
 8000f08:	d0f0      	beq.n	8000eec <__gesf2+0x3c>
 8000f0a:	2c00      	cmp	r4, #0
 8000f0c:	d1e7      	bne.n	8000ede <__gesf2+0x2e>
 8000f0e:	2e00      	cmp	r6, #0
 8000f10:	d1e5      	bne.n	8000ede <__gesf2+0x2e>
 8000f12:	e7e6      	b.n	8000ee2 <__gesf2+0x32>
 8000f14:	2000      	movs	r0, #0
 8000f16:	2d00      	cmp	r5, #0
 8000f18:	d0e7      	beq.n	8000eea <__gesf2+0x3a>
 8000f1a:	e7e2      	b.n	8000ee2 <__gesf2+0x32>
 8000f1c:	42a2      	cmp	r2, r4
 8000f1e:	dc05      	bgt.n	8000f2c <__gesf2+0x7c>
 8000f20:	dbea      	blt.n	8000ef8 <__gesf2+0x48>
 8000f22:	42b5      	cmp	r5, r6
 8000f24:	d802      	bhi.n	8000f2c <__gesf2+0x7c>
 8000f26:	d3e7      	bcc.n	8000ef8 <__gesf2+0x48>
 8000f28:	2000      	movs	r0, #0
 8000f2a:	e7de      	b.n	8000eea <__gesf2+0x3a>
 8000f2c:	4243      	negs	r3, r0
 8000f2e:	4158      	adcs	r0, r3
 8000f30:	0040      	lsls	r0, r0, #1
 8000f32:	3801      	subs	r0, #1
 8000f34:	e7d9      	b.n	8000eea <__gesf2+0x3a>
 8000f36:	2002      	movs	r0, #2
 8000f38:	4240      	negs	r0, r0
 8000f3a:	e7d6      	b.n	8000eea <__gesf2+0x3a>

08000f3c <__lesf2>:
 8000f3c:	b570      	push	{r4, r5, r6, lr}
 8000f3e:	0042      	lsls	r2, r0, #1
 8000f40:	0245      	lsls	r5, r0, #9
 8000f42:	024e      	lsls	r6, r1, #9
 8000f44:	004c      	lsls	r4, r1, #1
 8000f46:	0fc3      	lsrs	r3, r0, #31
 8000f48:	0a6d      	lsrs	r5, r5, #9
 8000f4a:	0e12      	lsrs	r2, r2, #24
 8000f4c:	0a76      	lsrs	r6, r6, #9
 8000f4e:	0e24      	lsrs	r4, r4, #24
 8000f50:	0fc8      	lsrs	r0, r1, #31
 8000f52:	2aff      	cmp	r2, #255	; 0xff
 8000f54:	d00b      	beq.n	8000f6e <__lesf2+0x32>
 8000f56:	2cff      	cmp	r4, #255	; 0xff
 8000f58:	d00d      	beq.n	8000f76 <__lesf2+0x3a>
 8000f5a:	2a00      	cmp	r2, #0
 8000f5c:	d11f      	bne.n	8000f9e <__lesf2+0x62>
 8000f5e:	2c00      	cmp	r4, #0
 8000f60:	d116      	bne.n	8000f90 <__lesf2+0x54>
 8000f62:	2e00      	cmp	r6, #0
 8000f64:	d114      	bne.n	8000f90 <__lesf2+0x54>
 8000f66:	2000      	movs	r0, #0
 8000f68:	2d00      	cmp	r5, #0
 8000f6a:	d010      	beq.n	8000f8e <__lesf2+0x52>
 8000f6c:	e009      	b.n	8000f82 <__lesf2+0x46>
 8000f6e:	2d00      	cmp	r5, #0
 8000f70:	d10c      	bne.n	8000f8c <__lesf2+0x50>
 8000f72:	2cff      	cmp	r4, #255	; 0xff
 8000f74:	d113      	bne.n	8000f9e <__lesf2+0x62>
 8000f76:	2e00      	cmp	r6, #0
 8000f78:	d108      	bne.n	8000f8c <__lesf2+0x50>
 8000f7a:	2a00      	cmp	r2, #0
 8000f7c:	d008      	beq.n	8000f90 <__lesf2+0x54>
 8000f7e:	4283      	cmp	r3, r0
 8000f80:	d012      	beq.n	8000fa8 <__lesf2+0x6c>
 8000f82:	2102      	movs	r1, #2
 8000f84:	1e58      	subs	r0, r3, #1
 8000f86:	4008      	ands	r0, r1
 8000f88:	3801      	subs	r0, #1
 8000f8a:	e000      	b.n	8000f8e <__lesf2+0x52>
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	bd70      	pop	{r4, r5, r6, pc}
 8000f90:	2d00      	cmp	r5, #0
 8000f92:	d1f4      	bne.n	8000f7e <__lesf2+0x42>
 8000f94:	2800      	cmp	r0, #0
 8000f96:	d1fa      	bne.n	8000f8e <__lesf2+0x52>
 8000f98:	2001      	movs	r0, #1
 8000f9a:	4240      	negs	r0, r0
 8000f9c:	e7f7      	b.n	8000f8e <__lesf2+0x52>
 8000f9e:	2c00      	cmp	r4, #0
 8000fa0:	d1ed      	bne.n	8000f7e <__lesf2+0x42>
 8000fa2:	2e00      	cmp	r6, #0
 8000fa4:	d1eb      	bne.n	8000f7e <__lesf2+0x42>
 8000fa6:	e7ec      	b.n	8000f82 <__lesf2+0x46>
 8000fa8:	42a2      	cmp	r2, r4
 8000faa:	dc05      	bgt.n	8000fb8 <__lesf2+0x7c>
 8000fac:	dbf2      	blt.n	8000f94 <__lesf2+0x58>
 8000fae:	42b5      	cmp	r5, r6
 8000fb0:	d802      	bhi.n	8000fb8 <__lesf2+0x7c>
 8000fb2:	d3ef      	bcc.n	8000f94 <__lesf2+0x58>
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	e7ea      	b.n	8000f8e <__lesf2+0x52>
 8000fb8:	4243      	negs	r3, r0
 8000fba:	4158      	adcs	r0, r3
 8000fbc:	0040      	lsls	r0, r0, #1
 8000fbe:	3801      	subs	r0, #1
 8000fc0:	e7e5      	b.n	8000f8e <__lesf2+0x52>
 8000fc2:	46c0      	nop			; (mov r8, r8)

08000fc4 <PVD_init>:
void Stop_mode(void){
    HAL_Delay(2000);
    HAL_PWR_EnterSTOPMode(PWR_MAINREGULATOR_ON,PWR_STOPENTRY_WFI);
}

void PVD_init(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000fca:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <PVD_init+0x34>)
 8000fcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000fce:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <PVD_init+0x34>)
 8000fd0:	2180      	movs	r1, #128	; 0x80
 8000fd2:	0549      	lsls	r1, r1, #21
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	639a      	str	r2, [r3, #56]	; 0x38
	PWR_PVDTypeDef sConfigPVD;
	sConfigPVD.PVDLevel = PWR_PVDLEVEL_6;
 8000fd8:	003b      	movs	r3, r7
 8000fda:	22c0      	movs	r2, #192	; 0xc0
 8000fdc:	601a      	str	r2, [r3, #0]
	sConfigPVD.Mode = PWR_PVD_MODE_IT_RISING_FALLING;
 8000fde:	003b      	movs	r3, r7
 8000fe0:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <PVD_init+0x38>)
 8000fe2:	605a      	str	r2, [r3, #4]
	HAL_PWR_PVDConfig(&sConfigPVD);
 8000fe4:	003b      	movs	r3, r7
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f001 fe96 	bl	8002d18 <HAL_PWR_ConfigPVD>
	HAL_PWR_EnablePVD();
 8000fec:	f001 fef6 	bl	8002ddc <HAL_PWR_EnablePVD>
}
 8000ff0:	46c0      	nop			; (mov r8, r8)
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	b002      	add	sp, #8
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	00010003 	.word	0x00010003

08001000 <save_data>:
 *      Author: Karol
 */

#include "flash.h"

void save_data(uint32_t Address,uint32_t data){
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]

    HAL_FLASH_Unlock();
 800100a:	f001 faeb 	bl	80025e4 <HAL_FLASH_Unlock>
	for(int i=0;i<50;i++){}
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	e002      	b.n	800101a <save_data+0x1a>
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	3301      	adds	r3, #1
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2b31      	cmp	r3, #49	; 0x31
 800101e:	ddf9      	ble.n	8001014 <save_data+0x14>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Address,(uint32_t)data);
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	0019      	movs	r1, r3
 8001026:	2002      	movs	r0, #2
 8001028:	f001 faa0 	bl	800256c <HAL_FLASH_Program>
	for(int i=0;i<50;i++){}
 800102c:	2300      	movs	r3, #0
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	e002      	b.n	8001038 <save_data+0x38>
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	3301      	adds	r3, #1
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	2b31      	cmp	r3, #49	; 0x31
 800103c:	ddf9      	ble.n	8001032 <save_data+0x32>
	HAL_FLASH_Lock();
 800103e:	f001 fb25 	bl	800268c <HAL_FLASH_Lock>
}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	46bd      	mov	sp, r7
 8001046:	b004      	add	sp, #16
 8001048:	bd80      	pop	{r7, pc}

0800104a <read_data>:

uint32_t read_data(uint32_t Address){
 800104a:	b580      	push	{r7, lr}
 800104c:	b084      	sub	sp, #16
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]

	__IO uint32_t read_data = *(__IO uint32_t *)Address;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	60fb      	str	r3, [r7, #12]
	return (uint32_t)read_data;
 8001058:	68fb      	ldr	r3, [r7, #12]
}
 800105a:	0018      	movs	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	b004      	add	sp, #16
 8001060:	bd80      	pop	{r7, pc}

08001062 <erase_data>:

void erase_data(uint32_t Address){
 8001062:	b580      	push	{r7, lr}
 8001064:	b086      	sub	sp, #24
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
HAL_FLASH_Unlock();
 800106a:	f001 fabb 	bl	80025e4 <HAL_FLASH_Unlock>
FLASH_EraseInitTypeDef EraseInitStruct;
EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800106e:	210c      	movs	r1, #12
 8001070:	187b      	adds	r3, r7, r1
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
EraseInitStruct.PageAddress = Address;
 8001076:	187b      	adds	r3, r7, r1
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	605a      	str	r2, [r3, #4]
EraseInitStruct.NbPages = 1;
 800107c:	187b      	adds	r3, r7, r1
 800107e:	2201      	movs	r2, #1
 8001080:	609a      	str	r2, [r3, #8]

uint32_t PageError;
if (HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 8001082:	2308      	movs	r3, #8
 8001084:	18fa      	adds	r2, r7, r3
 8001086:	187b      	adds	r3, r7, r1
 8001088:	0011      	movs	r1, r2
 800108a:	0018      	movs	r0, r3
 800108c:	f001 fc20 	bl	80028d0 <HAL_FLASHEx_Erase>
 8001090:	1e03      	subs	r3, r0, #0
 8001092:	d102      	bne.n	800109a <erase_data+0x38>
		return HAL_ERROR;
HAL_FLASH_Lock();
 8001094:	f001 fafa 	bl	800268c <HAL_FLASH_Lock>
 8001098:	e000      	b.n	800109c <erase_data+0x3a>
		return HAL_ERROR;
 800109a:	46c0      	nop			; (mov r8, r8)
}
 800109c:	46bd      	mov	sp, r7
 800109e:	b006      	add	sp, #24
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b089      	sub	sp, #36	; 0x24
 80010a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010aa:	240c      	movs	r4, #12
 80010ac:	193b      	adds	r3, r7, r4
 80010ae:	0018      	movs	r0, r3
 80010b0:	2314      	movs	r3, #20
 80010b2:	001a      	movs	r2, r3
 80010b4:	2100      	movs	r1, #0
 80010b6:	f004 ff67 	bl	8005f88 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ba:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <MX_GPIO_Init+0x84>)
 80010bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010be:	4b1a      	ldr	r3, [pc, #104]	; (8001128 <MX_GPIO_Init+0x84>)
 80010c0:	2104      	movs	r1, #4
 80010c2:	430a      	orrs	r2, r1
 80010c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80010c6:	4b18      	ldr	r3, [pc, #96]	; (8001128 <MX_GPIO_Init+0x84>)
 80010c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ca:	2204      	movs	r2, #4
 80010cc:	4013      	ands	r3, r2
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	4b15      	ldr	r3, [pc, #84]	; (8001128 <MX_GPIO_Init+0x84>)
 80010d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <MX_GPIO_Init+0x84>)
 80010d8:	2101      	movs	r1, #1
 80010da:	430a      	orrs	r2, r1
 80010dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <MX_GPIO_Init+0x84>)
 80010e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010e2:	2201      	movs	r2, #1
 80010e4:	4013      	ands	r3, r2
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_LED_GPIO_Port, USB_LED_Pin, GPIO_PIN_RESET);
 80010ea:	23a0      	movs	r3, #160	; 0xa0
 80010ec:	05db      	lsls	r3, r3, #23
 80010ee:	2200      	movs	r2, #0
 80010f0:	2120      	movs	r1, #32
 80010f2:	0018      	movs	r0, r3
 80010f4:	f001 fdf2 	bl	8002cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_LED_Pin;
 80010f8:	0021      	movs	r1, r4
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2220      	movs	r2, #32
 80010fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001100:	187b      	adds	r3, r7, r1
 8001102:	2201      	movs	r2, #1
 8001104:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	187b      	adds	r3, r7, r1
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	187b      	adds	r3, r7, r1
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(USB_LED_GPIO_Port, &GPIO_InitStruct);
 8001112:	187a      	adds	r2, r7, r1
 8001114:	23a0      	movs	r3, #160	; 0xa0
 8001116:	05db      	lsls	r3, r3, #23
 8001118:	0011      	movs	r1, r2
 800111a:	0018      	movs	r0, r3
 800111c:	f001 fc60 	bl	80029e0 <HAL_GPIO_Init>

}
 8001120:	46c0      	nop			; (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	b009      	add	sp, #36	; 0x24
 8001126:	bd90      	pop	{r4, r7, pc}
 8001128:	40021000 	.word	0x40021000

0800112c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0);
 8001134:	1d39      	adds	r1, r7, #4
 8001136:	4805      	ldr	r0, [pc, #20]	; (800114c <__io_putchar+0x20>)
 8001138:	2300      	movs	r3, #0
 800113a:	2201      	movs	r2, #1
 800113c:	f003 f88c 	bl	8004258 <HAL_UART_Transmit>
    return 1;
 8001140:	2301      	movs	r3, #1
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b002      	add	sp, #8
 8001148:	bd80      	pop	{r7, pc}
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	20000170 	.word	0x20000170

08001150 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  if (huart == &huart2) {
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	4b0c      	ldr	r3, [pc, #48]	; (800118c <HAL_UART_RxCpltCallback+0x3c>)
 800115c:	429a      	cmp	r2, r3
 800115e:	d110      	bne.n	8001182 <HAL_UART_RxCpltCallback+0x32>

	  MENU_USB(value);
 8001160:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <HAL_UART_RxCpltCallback+0x40>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	0018      	movs	r0, r3
 8001166:	f000 f9e7 	bl	8001538 <MENU_USB>
	  HAL_UART_Receive_IT(&huart2, &value, 1);
 800116a:	4909      	ldr	r1, [pc, #36]	; (8001190 <HAL_UART_RxCpltCallback+0x40>)
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <HAL_UART_RxCpltCallback+0x3c>)
 800116e:	2201      	movs	r2, #1
 8001170:	0018      	movs	r0, r3
 8001172:	f003 f911 	bl	8004398 <HAL_UART_Receive_IT>
	  HAL_UART_Transmit(&huart2, &value, 1, 0);
 8001176:	4906      	ldr	r1, [pc, #24]	; (8001190 <HAL_UART_RxCpltCallback+0x40>)
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <HAL_UART_RxCpltCallback+0x3c>)
 800117a:	2300      	movs	r3, #0
 800117c:	2201      	movs	r2, #1
 800117e:	f003 f86b 	bl	8004258 <HAL_UART_Transmit>
 }
}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	b002      	add	sp, #8
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	20000170 	.word	0x20000170
 8001190:	20000094 	.word	0x20000094

08001194 <HAL_PWR_PVDCallback>:

void HAL_PWR_PVDCallback(void){
 8001194:	b5b0      	push	{r4, r5, r7, lr}
 8001196:	af00      	add	r7, sp, #0
    if (PWR->CSR & PWR_CSR_PVDO) {
 8001198:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <HAL_PWR_PVDCallback+0x74>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	2204      	movs	r2, #4
 800119e:	4013      	ands	r3, r2
 80011a0:	d02e      	beq.n	8001200 <HAL_PWR_PVDCallback+0x6c>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80011a2:	23a0      	movs	r3, #160	; 0xa0
 80011a4:	05db      	lsls	r3, r3, #23
 80011a6:	2201      	movs	r2, #1
 80011a8:	2120      	movs	r1, #32
 80011aa:	0018      	movs	r0, r3
 80011ac:	f001 fd96 	bl	8002cdc <HAL_GPIO_WritePin>
		save_data(Addr_total_pulse, total_pulses);
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <HAL_PWR_PVDCallback+0x78>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4b16      	ldr	r3, [pc, #88]	; (8001210 <HAL_PWR_PVDCallback+0x7c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	0019      	movs	r1, r3
 80011ba:	0010      	movs	r0, r2
 80011bc:	f7ff ff20 	bl	8001000 <save_data>
		save_data(Addr_num, num);
 80011c0:	4b14      	ldr	r3, [pc, #80]	; (8001214 <HAL_PWR_PVDCallback+0x80>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b14      	ldr	r3, [pc, #80]	; (8001218 <HAL_PWR_PVDCallback+0x84>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	0019      	movs	r1, r3
 80011ca:	0010      	movs	r0, r2
 80011cc:	f7ff ff18 	bl	8001000 <save_data>
		save_data(Addr_Ton, (uint32_t)Ton);
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <HAL_PWR_PVDCallback+0x88>)
 80011d2:	681c      	ldr	r4, [r3, #0]
 80011d4:	4b12      	ldr	r3, [pc, #72]	; (8001220 <HAL_PWR_PVDCallback+0x8c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	1c18      	adds	r0, r3, #0
 80011da:	f7ff f88b 	bl	80002f4 <__aeabi_f2uiz>
 80011de:	0003      	movs	r3, r0
 80011e0:	0019      	movs	r1, r3
 80011e2:	0020      	movs	r0, r4
 80011e4:	f7ff ff0c 	bl	8001000 <save_data>
		save_data(Addr_Toff, (uint32_t)Toff);
 80011e8:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <HAL_PWR_PVDCallback+0x90>)
 80011ea:	681c      	ldr	r4, [r3, #0]
 80011ec:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <HAL_PWR_PVDCallback+0x94>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	1c18      	adds	r0, r3, #0
 80011f2:	f7ff f87f 	bl	80002f4 <__aeabi_f2uiz>
 80011f6:	0003      	movs	r3, r0
 80011f8:	0019      	movs	r1, r3
 80011fa:	0020      	movs	r0, r4
 80011fc:	f7ff ff00 	bl	8001000 <save_data>
		//Stop_mode();
    }
}
 8001200:	46c0      	nop			; (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	bdb0      	pop	{r4, r5, r7, pc}
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	40007000 	.word	0x40007000
 800120c:	20000000 	.word	0x20000000
 8001210:	200000b0 	.word	0x200000b0
 8001214:	20000004 	.word	0x20000004
 8001218:	20000098 	.word	0x20000098
 800121c:	20000008 	.word	0x20000008
 8001220:	200000b4 	.word	0x200000b4
 8001224:	2000000c 	.word	0x2000000c
 8001228:	200000b8 	.word	0x200000b8

0800122c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001230:	f001 f808 	bl	8002244 <HAL_Init>

  /* USER CODE BEGIN Init */
  PVD_init();
 8001234:	f7ff fec6 	bl	8000fc4 <PVD_init>
  PG_init();
 8001238:	f000 f960 	bl	80014fc <PG_init>
  GPIO_LEDS();
 800123c:	f000 f92a 	bl	8001494 <GPIO_LEDS>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001240:	f000 f8c0 	bl	80013c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001244:	f7ff ff2e 	bl	80010a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001248:	f000 ff56 	bl	80020f8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &value, 1);
 800124c:	4953      	ldr	r1, [pc, #332]	; (800139c <main+0x170>)
 800124e:	4b54      	ldr	r3, [pc, #336]	; (80013a0 <main+0x174>)
 8001250:	2201      	movs	r2, #1
 8001252:	0018      	movs	r0, r3
 8001254:	f003 f8a0 	bl	8004398 <HAL_UART_Receive_IT>
  printf("dupa");
 8001258:	4b52      	ldr	r3, [pc, #328]	; (80013a4 <main+0x178>)
 800125a:	0018      	movs	r0, r3
 800125c:	f004 fd12 	bl	8005c84 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1){

	switch(state) {
 8001260:	4b51      	ldr	r3, [pc, #324]	; (80013a8 <main+0x17c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b04      	cmp	r3, #4
 8001266:	d100      	bne.n	800126a <main+0x3e>
 8001268:	e08c      	b.n	8001384 <main+0x158>
 800126a:	dd00      	ble.n	800126e <main+0x42>
 800126c:	e093      	b.n	8001396 <main+0x16a>
 800126e:	2b03      	cmp	r3, #3
 8001270:	d100      	bne.n	8001274 <main+0x48>
 8001272:	e083      	b.n	800137c <main+0x150>
 8001274:	dd00      	ble.n	8001278 <main+0x4c>
 8001276:	e08e      	b.n	8001396 <main+0x16a>
 8001278:	2b01      	cmp	r3, #1
 800127a:	d002      	beq.n	8001282 <main+0x56>
 800127c:	2b02      	cmp	r3, #2
 800127e:	d03a      	beq.n	80012f6 <main+0xca>
		erase_data(Addr_total_pulse);
		state=0;
		break;
	  default:
		//  printf("dupa");
	  	break;
 8001280:	e089      	b.n	8001396 <main+0x16a>
	    GPIOC->BSRR = ~(1U<<4);
 8001282:	4b4a      	ldr	r3, [pc, #296]	; (80013ac <main+0x180>)
 8001284:	2211      	movs	r2, #17
 8001286:	4252      	negs	r2, r2
 8001288:	619a      	str	r2, [r3, #24]
	    while((GPIOC->ODR & GPIO_ODR_OD4)){}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	4b47      	ldr	r3, [pc, #284]	; (80013ac <main+0x180>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	2210      	movs	r2, #16
 8001292:	4013      	ands	r3, r2
 8001294:	d1fa      	bne.n	800128c <main+0x60>
	    HAL_Delay((uint32_t)Ton);
 8001296:	4b46      	ldr	r3, [pc, #280]	; (80013b0 <main+0x184>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	1c18      	adds	r0, r3, #0
 800129c:	f7ff f82a 	bl	80002f4 <__aeabi_f2uiz>
 80012a0:	0003      	movs	r3, r0
 80012a2:	0018      	movs	r0, r3
 80012a4:	f001 f80a 	bl	80022bc <HAL_Delay>
	    GPIOC->BSRR = (1U<<4);
 80012a8:	4b40      	ldr	r3, [pc, #256]	; (80013ac <main+0x180>)
 80012aa:	2210      	movs	r2, #16
 80012ac:	619a      	str	r2, [r3, #24]
	    while(!(GPIOC->ODR & GPIO_ODR_OD4)){}
 80012ae:	46c0      	nop			; (mov r8, r8)
 80012b0:	4b3e      	ldr	r3, [pc, #248]	; (80013ac <main+0x180>)
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	2210      	movs	r2, #16
 80012b6:	4013      	ands	r3, r2
 80012b8:	d0fa      	beq.n	80012b0 <main+0x84>
	    HAL_Delay((uint32_t)Toff);
 80012ba:	4b3e      	ldr	r3, [pc, #248]	; (80013b4 <main+0x188>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	1c18      	adds	r0, r3, #0
 80012c0:	f7ff f818 	bl	80002f4 <__aeabi_f2uiz>
 80012c4:	0003      	movs	r3, r0
 80012c6:	0018      	movs	r0, r3
 80012c8:	f000 fff8 	bl	80022bc <HAL_Delay>
	    total_pulses++;
 80012cc:	4b3a      	ldr	r3, [pc, #232]	; (80013b8 <main+0x18c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	1c5a      	adds	r2, r3, #1
 80012d2:	4b39      	ldr	r3, [pc, #228]	; (80013b8 <main+0x18c>)
 80012d4:	601a      	str	r2, [r3, #0]
	    if(state!=0 && state!=4){
 80012d6:	4b34      	ldr	r3, [pc, #208]	; (80013a8 <main+0x17c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d007      	beq.n	80012ee <main+0xc2>
 80012de:	4b32      	ldr	r3, [pc, #200]	; (80013a8 <main+0x17c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	d003      	beq.n	80012ee <main+0xc2>
	    state=1;
 80012e6:	4b30      	ldr	r3, [pc, #192]	; (80013a8 <main+0x17c>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	601a      	str	r2, [r3, #0]
	    break;
 80012ec:	e054      	b.n	8001398 <main+0x16c>
	    	state=4;
 80012ee:	4b2e      	ldr	r3, [pc, #184]	; (80013a8 <main+0x17c>)
 80012f0:	2204      	movs	r2, #4
 80012f2:	601a      	str	r2, [r3, #0]
	    break;
 80012f4:	e050      	b.n	8001398 <main+0x16c>
	    GPIOC->BSRR = ~(1U<<4);
 80012f6:	4b2d      	ldr	r3, [pc, #180]	; (80013ac <main+0x180>)
 80012f8:	2211      	movs	r2, #17
 80012fa:	4252      	negs	r2, r2
 80012fc:	619a      	str	r2, [r3, #24]
	    while((GPIOC->ODR & GPIO_ODR_OD4)){}
 80012fe:	46c0      	nop			; (mov r8, r8)
 8001300:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <main+0x180>)
 8001302:	695b      	ldr	r3, [r3, #20]
 8001304:	2210      	movs	r2, #16
 8001306:	4013      	ands	r3, r2
 8001308:	d1fa      	bne.n	8001300 <main+0xd4>
	    HAL_Delay((uint32_t)Ton);
 800130a:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <main+0x184>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	1c18      	adds	r0, r3, #0
 8001310:	f7fe fff0 	bl	80002f4 <__aeabi_f2uiz>
 8001314:	0003      	movs	r3, r0
 8001316:	0018      	movs	r0, r3
 8001318:	f000 ffd0 	bl	80022bc <HAL_Delay>
	    GPIOC->BSRR = (1U<<4);
 800131c:	4b23      	ldr	r3, [pc, #140]	; (80013ac <main+0x180>)
 800131e:	2210      	movs	r2, #16
 8001320:	619a      	str	r2, [r3, #24]
	    while(!(GPIOC->ODR & GPIO_ODR_OD4)){}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	4b21      	ldr	r3, [pc, #132]	; (80013ac <main+0x180>)
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	2210      	movs	r2, #16
 800132a:	4013      	ands	r3, r2
 800132c:	d0fa      	beq.n	8001324 <main+0xf8>
	    HAL_Delay((uint32_t)Toff);
 800132e:	4b21      	ldr	r3, [pc, #132]	; (80013b4 <main+0x188>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	1c18      	adds	r0, r3, #0
 8001334:	f7fe ffde 	bl	80002f4 <__aeabi_f2uiz>
 8001338:	0003      	movs	r3, r0
 800133a:	0018      	movs	r0, r3
 800133c:	f000 ffbe 	bl	80022bc <HAL_Delay>
	    total_pulses++;
 8001340:	4b1d      	ldr	r3, [pc, #116]	; (80013b8 <main+0x18c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <main+0x18c>)
 8001348:	601a      	str	r2, [r3, #0]
	    num--;
 800134a:	4b1c      	ldr	r3, [pc, #112]	; (80013bc <main+0x190>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	1e5a      	subs	r2, r3, #1
 8001350:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <main+0x190>)
 8001352:	601a      	str	r2, [r3, #0]
	    if(num>0 && state!=0 && state!=4){
 8001354:	4b19      	ldr	r3, [pc, #100]	; (80013bc <main+0x190>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d00b      	beq.n	8001374 <main+0x148>
 800135c:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <main+0x17c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d007      	beq.n	8001374 <main+0x148>
 8001364:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <main+0x17c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b04      	cmp	r3, #4
 800136a:	d003      	beq.n	8001374 <main+0x148>
	    	state=2;
 800136c:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <main+0x17c>)
 800136e:	2202      	movs	r2, #2
 8001370:	601a      	str	r2, [r3, #0]
	    break;
 8001372:	e011      	b.n	8001398 <main+0x16c>
	    	state=4;
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <main+0x17c>)
 8001376:	2204      	movs	r2, #4
 8001378:	601a      	str	r2, [r3, #0]
	    break;
 800137a:	e00d      	b.n	8001398 <main+0x16c>
		state=0;
 800137c:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <main+0x17c>)
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
		break;
 8001382:	e009      	b.n	8001398 <main+0x16c>
		erase_data(Addr_total_pulse);
 8001384:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <main+0x194>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0018      	movs	r0, r3
 800138a:	f7ff fe6a 	bl	8001062 <erase_data>
		state=0;
 800138e:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <main+0x17c>)
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
		break;
 8001394:	e000      	b.n	8001398 <main+0x16c>
	  	break;
 8001396:	46c0      	nop			; (mov r8, r8)
	switch(state) {
 8001398:	e762      	b.n	8001260 <main+0x34>
 800139a:	46c0      	nop			; (mov r8, r8)
 800139c:	20000094 	.word	0x20000094
 80013a0:	20000170 	.word	0x20000170
 80013a4:	08006f40 	.word	0x08006f40
 80013a8:	20000128 	.word	0x20000128
 80013ac:	50000800 	.word	0x50000800
 80013b0:	200000b4 	.word	0x200000b4
 80013b4:	200000b8 	.word	0x200000b8
 80013b8:	200000b0 	.word	0x200000b0
 80013bc:	20000098 	.word	0x20000098
 80013c0:	20000000 	.word	0x20000000

080013c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c4:	b590      	push	{r4, r7, lr}
 80013c6:	b09f      	sub	sp, #124	; 0x7c
 80013c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ca:	2440      	movs	r4, #64	; 0x40
 80013cc:	193b      	adds	r3, r7, r4
 80013ce:	0018      	movs	r0, r3
 80013d0:	2338      	movs	r3, #56	; 0x38
 80013d2:	001a      	movs	r2, r3
 80013d4:	2100      	movs	r1, #0
 80013d6:	f004 fdd7 	bl	8005f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013da:	232c      	movs	r3, #44	; 0x2c
 80013dc:	18fb      	adds	r3, r7, r3
 80013de:	0018      	movs	r0, r3
 80013e0:	2314      	movs	r3, #20
 80013e2:	001a      	movs	r2, r3
 80013e4:	2100      	movs	r1, #0
 80013e6:	f004 fdcf 	bl	8005f88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013ea:	1d3b      	adds	r3, r7, #4
 80013ec:	0018      	movs	r0, r3
 80013ee:	2328      	movs	r3, #40	; 0x28
 80013f0:	001a      	movs	r2, r3
 80013f2:	2100      	movs	r1, #0
 80013f4:	f004 fdc8 	bl	8005f88 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013f8:	4b24      	ldr	r3, [pc, #144]	; (800148c <SystemClock_Config+0xc8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a24      	ldr	r2, [pc, #144]	; (8001490 <SystemClock_Config+0xcc>)
 80013fe:	401a      	ands	r2, r3
 8001400:	4b22      	ldr	r3, [pc, #136]	; (800148c <SystemClock_Config+0xc8>)
 8001402:	2180      	movs	r1, #128	; 0x80
 8001404:	0109      	lsls	r1, r1, #4
 8001406:	430a      	orrs	r2, r1
 8001408:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800140a:	0021      	movs	r1, r4
 800140c:	187b      	adds	r3, r7, r1
 800140e:	2202      	movs	r2, #2
 8001410:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001412:	187b      	adds	r3, r7, r1
 8001414:	2201      	movs	r2, #1
 8001416:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001418:	187b      	adds	r3, r7, r1
 800141a:	2210      	movs	r2, #16
 800141c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800141e:	187b      	adds	r3, r7, r1
 8001420:	2200      	movs	r2, #0
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001424:	187b      	adds	r3, r7, r1
 8001426:	0018      	movs	r0, r3
 8001428:	f001 fcfa 	bl	8002e20 <HAL_RCC_OscConfig>
 800142c:	1e03      	subs	r3, r0, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8001430:	f000 fccc 	bl	8001dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001434:	212c      	movs	r1, #44	; 0x2c
 8001436:	187b      	adds	r3, r7, r1
 8001438:	220f      	movs	r2, #15
 800143a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800143c:	187b      	adds	r3, r7, r1
 800143e:	2201      	movs	r2, #1
 8001440:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001442:	187b      	adds	r3, r7, r1
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001448:	187b      	adds	r3, r7, r1
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800144e:	187b      	adds	r3, r7, r1
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001454:	187b      	adds	r3, r7, r1
 8001456:	2100      	movs	r1, #0
 8001458:	0018      	movs	r0, r3
 800145a:	f002 f8b5 	bl	80035c8 <HAL_RCC_ClockConfig>
 800145e:	1e03      	subs	r3, r0, #0
 8001460:	d001      	beq.n	8001466 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001462:	f000 fcb3 	bl	8001dcc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2202      	movs	r2, #2
 800146a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	2200      	movs	r2, #0
 8001470:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	0018      	movs	r0, r3
 8001476:	f002 fafd 	bl	8003a74 <HAL_RCCEx_PeriphCLKConfig>
 800147a:	1e03      	subs	r3, r0, #0
 800147c:	d001      	beq.n	8001482 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800147e:	f000 fca5 	bl	8001dcc <Error_Handler>
  }
}
 8001482:	46c0      	nop			; (mov r8, r8)
 8001484:	46bd      	mov	sp, r7
 8001486:	b01f      	add	sp, #124	; 0x7c
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	40007000 	.word	0x40007000
 8001490:	ffffe7ff 	.word	0xffffe7ff

08001494 <GPIO_LEDS>:

/* USER CODE BEGIN 4 */

void GPIO_LEDS(void){
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
	RCC->IOPENR |= RCC_IOPENR_GPIOBEN;
 8001498:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <GPIO_LEDS+0x60>)
 800149a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800149c:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <GPIO_LEDS+0x60>)
 800149e:	2102      	movs	r1, #2
 80014a0:	430a      	orrs	r2, r1
 80014a2:	62da      	str	r2, [r3, #44]	; 0x2c
	//2
	GPIOB->MODER &= ((GPIOA->MODER & ~(GPIO_MODER_MODE2)) | (GPIO_MODER_MODE2_0));
 80014a4:	23a0      	movs	r3, #160	; 0xa0
 80014a6:	05db      	lsls	r3, r3, #23
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2230      	movs	r2, #48	; 0x30
 80014ac:	4393      	bics	r3, r2
 80014ae:	2210      	movs	r2, #16
 80014b0:	431a      	orrs	r2, r3
 80014b2:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <GPIO_LEDS+0x64>)
 80014b4:	6819      	ldr	r1, [r3, #0]
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <GPIO_LEDS+0x64>)
 80014b8:	400a      	ands	r2, r1
 80014ba:	601a      	str	r2, [r3, #0]
	//1
	GPIOB->MODER &= ((GPIOA->MODER & ~(GPIO_MODER_MODE1)) | (GPIO_MODER_MODE1_0));
 80014bc:	23a0      	movs	r3, #160	; 0xa0
 80014be:	05db      	lsls	r3, r3, #23
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	220c      	movs	r2, #12
 80014c4:	4393      	bics	r3, r2
 80014c6:	2204      	movs	r2, #4
 80014c8:	431a      	orrs	r2, r3
 80014ca:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <GPIO_LEDS+0x64>)
 80014cc:	6819      	ldr	r1, [r3, #0]
 80014ce:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <GPIO_LEDS+0x64>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]
	//15
	GPIOB->MODER &= ((GPIOA->MODER & ~(GPIO_MODER_MODE15)) | (GPIO_MODER_MODE15_0));
 80014d4:	23a0      	movs	r3, #160	; 0xa0
 80014d6:	05db      	lsls	r3, r3, #23
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	089b      	lsrs	r3, r3, #2
 80014de:	2280      	movs	r2, #128	; 0x80
 80014e0:	05d2      	lsls	r2, r2, #23
 80014e2:	431a      	orrs	r2, r3
 80014e4:	4b04      	ldr	r3, [pc, #16]	; (80014f8 <GPIO_LEDS+0x64>)
 80014e6:	6819      	ldr	r1, [r3, #0]
 80014e8:	4b03      	ldr	r3, [pc, #12]	; (80014f8 <GPIO_LEDS+0x64>)
 80014ea:	400a      	ands	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]
}
 80014ee:	46c0      	nop			; (mov r8, r8)
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40021000 	.word	0x40021000
 80014f8:	50000400 	.word	0x50000400

080014fc <PG_init>:

void PG_init(void){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	RCC->IOPENR  |= RCC_IOPENR_GPIOCEN;
 8001500:	4b0a      	ldr	r3, [pc, #40]	; (800152c <PG_init+0x30>)
 8001502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001504:	4b09      	ldr	r3, [pc, #36]	; (800152c <PG_init+0x30>)
 8001506:	2104      	movs	r1, #4
 8001508:	430a      	orrs	r2, r1
 800150a:	62da      	str	r2, [r3, #44]	; 0x2c
	GPIOC -> MODER = (GPIO_MODER_MODE4_0)|(GPIOC->MODER & ~GPIO_MODER_MODE4);
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <PG_init+0x34>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a08      	ldr	r2, [pc, #32]	; (8001534 <PG_init+0x38>)
 8001512:	401a      	ands	r2, r3
 8001514:	4b06      	ldr	r3, [pc, #24]	; (8001530 <PG_init+0x34>)
 8001516:	2180      	movs	r1, #128	; 0x80
 8001518:	0049      	lsls	r1, r1, #1
 800151a:	430a      	orrs	r2, r1
 800151c:	601a      	str	r2, [r3, #0]
	GPIOC->BSRR = (1U<<4);
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <PG_init+0x34>)
 8001520:	2210      	movs	r2, #16
 8001522:	619a      	str	r2, [r3, #24]
}
 8001524:	46c0      	nop			; (mov r8, r8)
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	40021000 	.word	0x40021000
 8001530:	50000800 	.word	0x50000800
 8001534:	fffffcff 	.word	0xfffffcff

08001538 <MENU_USB>:

void MENU_USB(uint8_t value){
 8001538:	b5b0      	push	{r4, r5, r7, lr}
 800153a:	b0e8      	sub	sp, #416	; 0x1a0
 800153c:	af00      	add	r7, sp, #0
 800153e:	0002      	movs	r2, r0
 8001540:	4bdc      	ldr	r3, [pc, #880]	; (80018b4 <MENU_USB+0x37c>)
 8001542:	25d0      	movs	r5, #208	; 0xd0
 8001544:	006d      	lsls	r5, r5, #1
 8001546:	195b      	adds	r3, r3, r5
 8001548:	19db      	adds	r3, r3, r7
 800154a:	701a      	strb	r2, [r3, #0]
char menu[]="---------------HOW TO USE---------------"
 800154c:	23dc      	movs	r3, #220	; 0xdc
 800154e:	18fa      	adds	r2, r7, r3
 8001550:	4bd9      	ldr	r3, [pc, #868]	; (80018b8 <MENU_USB+0x380>)
 8001552:	0010      	movs	r0, r2
 8001554:	0019      	movs	r1, r3
 8001556:	23a3      	movs	r3, #163	; 0xa3
 8001558:	001a      	movs	r2, r3
 800155a:	f004 fe55 	bl	8006208 <memcpy>
"\r\nrun: Start a program\r\nstop: Stop a program\r\nread:"
"Read the last value before changing power supply\r\n"
"\r\ncont: To continue\r\n";
char error[]="\r\nWrong key\r\n";
 800155e:	23cc      	movs	r3, #204	; 0xcc
 8001560:	18fb      	adds	r3, r7, r3
 8001562:	4ad6      	ldr	r2, [pc, #856]	; (80018bc <MENU_USB+0x384>)
 8001564:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001566:	c313      	stmia	r3!, {r0, r1, r4}
 8001568:	8812      	ldrh	r2, [r2, #0]
 800156a:	801a      	strh	r2, [r3, #0]
char error_with_run[]="\r\nrun num freq duty cycle(max 99)\r\n";
 800156c:	23a8      	movs	r3, #168	; 0xa8
 800156e:	18fb      	adds	r3, r7, r3
 8001570:	4ad3      	ldr	r2, [pc, #844]	; (80018c0 <MENU_USB+0x388>)
 8001572:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001574:	c313      	stmia	r3!, {r0, r1, r4}
 8001576:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001578:	c313      	stmia	r3!, {r0, r1, r4}
 800157a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800157c:	c313      	stmia	r3!, {r0, r1, r4}
char error_with_duty_cycle[]="\r\nToo high value of duty cycle\r\n";
 800157e:	4bd1      	ldr	r3, [pc, #836]	; (80018c4 <MENU_USB+0x38c>)
 8001580:	195b      	adds	r3, r3, r5
 8001582:	19db      	adds	r3, r3, r7
 8001584:	4ad0      	ldr	r2, [pc, #832]	; (80018c8 <MENU_USB+0x390>)
 8001586:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001588:	c313      	stmia	r3!, {r0, r1, r4}
 800158a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800158c:	c313      	stmia	r3!, {r0, r1, r4}
 800158e:	ca03      	ldmia	r2!, {r0, r1}
 8001590:	c303      	stmia	r3!, {r0, r1}
 8001592:	7812      	ldrb	r2, [r2, #0]
 8001594:	701a      	strb	r2, [r3, #0]
char error_with_lenght[]="\r\nToo long command\n\r";
 8001596:	4bcd      	ldr	r3, [pc, #820]	; (80018cc <MENU_USB+0x394>)
 8001598:	195b      	adds	r3, r3, r5
 800159a:	19db      	adds	r3, r3, r7
 800159c:	4acc      	ldr	r2, [pc, #816]	; (80018d0 <MENU_USB+0x398>)
 800159e:	ca13      	ldmia	r2!, {r0, r1, r4}
 80015a0:	c313      	stmia	r3!, {r0, r1, r4}
 80015a2:	ca03      	ldmia	r2!, {r0, r1}
 80015a4:	c303      	stmia	r3!, {r0, r1}
 80015a6:	7812      	ldrb	r2, [r2, #0]
 80015a8:	701a      	strb	r2, [r3, #0]
int result;
char * ptr;
 		if (value == '\r' || value == '\n') {
 80015aa:	4bc2      	ldr	r3, [pc, #776]	; (80018b4 <MENU_USB+0x37c>)
 80015ac:	195b      	adds	r3, r3, r5
 80015ae:	19db      	adds	r3, r3, r7
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b0d      	cmp	r3, #13
 80015b4:	d006      	beq.n	80015c4 <MENU_USB+0x8c>
 80015b6:	4bbf      	ldr	r3, [pc, #764]	; (80018b4 <MENU_USB+0x37c>)
 80015b8:	195b      	adds	r3, r3, r5
 80015ba:	19db      	adds	r3, r3, r7
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b0a      	cmp	r3, #10
 80015c0:	d000      	beq.n	80015c4 <MENU_USB+0x8c>
 80015c2:	e322      	b.n	8001c0a <MENU_USB+0x6d2>
			if (line_length > 0) {
 80015c4:	4bc3      	ldr	r3, [pc, #780]	; (80018d4 <MENU_USB+0x39c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d100      	bne.n	80015ce <MENU_USB+0x96>
 80015cc:	e312      	b.n	8001bf4 <MENU_USB+0x6bc>
				line_buffer[line_length] = '\0';
 80015ce:	4bc1      	ldr	r3, [pc, #772]	; (80018d4 <MENU_USB+0x39c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4ac1      	ldr	r2, [pc, #772]	; (80018d8 <MENU_USB+0x3a0>)
 80015d4:	2100      	movs	r1, #0
 80015d6:	54d1      	strb	r1, [r2, r3]
					if (strncmp(line_buffer, "run",3) == 0) {
 80015d8:	49c0      	ldr	r1, [pc, #768]	; (80018dc <MENU_USB+0x3a4>)
 80015da:	4bbf      	ldr	r3, [pc, #764]	; (80018d8 <MENU_USB+0x3a0>)
 80015dc:	2203      	movs	r2, #3
 80015de:	0018      	movs	r0, r3
 80015e0:	f004 fcf7 	bl	8005fd2 <strncmp>
 80015e4:	1e03      	subs	r3, r0, #0
 80015e6:	d000      	beq.n	80015ea <MENU_USB+0xb2>
 80015e8:	e1e4      	b.n	80019b4 <MENU_USB+0x47c>
						splitString(line_buffer, tokens);
 80015ea:	4abd      	ldr	r2, [pc, #756]	; (80018e0 <MENU_USB+0x3a8>)
 80015ec:	4bba      	ldr	r3, [pc, #744]	; (80018d8 <MENU_USB+0x3a0>)
 80015ee:	0011      	movs	r1, r2
 80015f0:	0018      	movs	r0, r3
 80015f2:	f000 fb9b 	bl	8001d2c <splitString>
						ptr=strpbrk(tokens[1], "oo");
 80015f6:	4bba      	ldr	r3, [pc, #744]	; (80018e0 <MENU_USB+0x3a8>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	4aba      	ldr	r2, [pc, #744]	; (80018e4 <MENU_USB+0x3ac>)
 80015fc:	0011      	movs	r1, r2
 80015fe:	0018      	movs	r0, r3
 8001600:	f004 fcf8 	bl	8005ff4 <strpbrk>
 8001604:	0003      	movs	r3, r0
 8001606:	22c0      	movs	r2, #192	; 0xc0
 8001608:	0052      	lsls	r2, r2, #1
 800160a:	18b9      	adds	r1, r7, r2
 800160c:	600b      	str	r3, [r1, #0]
						if(!(ptr==NULL)){
 800160e:	18bb      	adds	r3, r7, r2
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d100      	bne.n	8001618 <MENU_USB+0xe0>
 8001616:	e0bc      	b.n	8001792 <MENU_USB+0x25a>
							for(int i=2;i<MAX_TOKENS;i++){
 8001618:	2302      	movs	r3, #2
 800161a:	22cc      	movs	r2, #204	; 0xcc
 800161c:	0052      	lsls	r2, r2, #1
 800161e:	18ba      	adds	r2, r7, r2
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	e047      	b.n	80016b4 <MENU_USB+0x17c>
								result=1;
 8001624:	2301      	movs	r3, #1
 8001626:	22ce      	movs	r2, #206	; 0xce
 8001628:	0052      	lsls	r2, r2, #1
 800162a:	18ba      	adds	r2, r7, r2
 800162c:	6013      	str	r3, [r2, #0]
								for(int j=0;j<strlen(tokens[i]);j++){
 800162e:	2300      	movs	r3, #0
 8001630:	22ca      	movs	r2, #202	; 0xca
 8001632:	0052      	lsls	r2, r2, #1
 8001634:	18ba      	adds	r2, r7, r2
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	e020      	b.n	800167c <MENU_USB+0x144>
									if(!isdigit(tokens[i][j])){
 800163a:	4ba9      	ldr	r3, [pc, #676]	; (80018e0 <MENU_USB+0x3a8>)
 800163c:	22cc      	movs	r2, #204	; 0xcc
 800163e:	0052      	lsls	r2, r2, #1
 8001640:	18ba      	adds	r2, r7, r2
 8001642:	6812      	ldr	r2, [r2, #0]
 8001644:	0092      	lsls	r2, r2, #2
 8001646:	58d2      	ldr	r2, [r2, r3]
 8001648:	23ca      	movs	r3, #202	; 0xca
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	18d3      	adds	r3, r2, r3
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	1c5a      	adds	r2, r3, #1
 8001656:	4ba4      	ldr	r3, [pc, #656]	; (80018e8 <MENU_USB+0x3b0>)
 8001658:	18d3      	adds	r3, r2, r3
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	001a      	movs	r2, r3
 800165e:	2304      	movs	r3, #4
 8001660:	4013      	ands	r3, r2
 8001662:	d104      	bne.n	800166e <MENU_USB+0x136>
										result=0;
 8001664:	2300      	movs	r3, #0
 8001666:	22ce      	movs	r2, #206	; 0xce
 8001668:	0052      	lsls	r2, r2, #1
 800166a:	18ba      	adds	r2, r7, r2
 800166c:	6013      	str	r3, [r2, #0]
								for(int j=0;j<strlen(tokens[i]);j++){
 800166e:	22ca      	movs	r2, #202	; 0xca
 8001670:	0052      	lsls	r2, r2, #1
 8001672:	18bb      	adds	r3, r7, r2
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	3301      	adds	r3, #1
 8001678:	18ba      	adds	r2, r7, r2
 800167a:	6013      	str	r3, [r2, #0]
 800167c:	4b98      	ldr	r3, [pc, #608]	; (80018e0 <MENU_USB+0x3a8>)
 800167e:	24cc      	movs	r4, #204	; 0xcc
 8001680:	0064      	lsls	r4, r4, #1
 8001682:	193a      	adds	r2, r7, r4
 8001684:	6812      	ldr	r2, [r2, #0]
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	58d3      	ldr	r3, [r2, r3]
 800168a:	0018      	movs	r0, r3
 800168c:	f7fe fd46 	bl	800011c <strlen>
 8001690:	0002      	movs	r2, r0
 8001692:	23ca      	movs	r3, #202	; 0xca
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	18fb      	adds	r3, r7, r3
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d8cd      	bhi.n	800163a <MENU_USB+0x102>
									}
								}
								if(result==0){
 800169e:	23ce      	movs	r3, #206	; 0xce
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	18fb      	adds	r3, r7, r3
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d00b      	beq.n	80016c2 <MENU_USB+0x18a>
							for(int i=2;i<MAX_TOKENS;i++){
 80016aa:	193b      	adds	r3, r7, r4
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	3301      	adds	r3, #1
 80016b0:	193a      	adds	r2, r7, r4
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	23cc      	movs	r3, #204	; 0xcc
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	18fb      	adds	r3, r7, r3
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b03      	cmp	r3, #3
 80016be:	ddb1      	ble.n	8001624 <MENU_USB+0xec>
 80016c0:	e000      	b.n	80016c4 <MENU_USB+0x18c>
									break;
 80016c2:	46c0      	nop			; (mov r8, r8)
								}
							}
							if(result!=0){
 80016c4:	23ce      	movs	r3, #206	; 0xce
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d05a      	beq.n	8001786 <MENU_USB+0x24e>
									freq=ASCII_TO_uint8_t(tokens[MAX_TOKENS-2]);
 80016d0:	4b83      	ldr	r3, [pc, #524]	; (80018e0 <MENU_USB+0x3a8>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f000 faf5 	bl	8001cc4 <ASCII_TO_uint8_t>
 80016da:	0002      	movs	r2, r0
 80016dc:	4b83      	ldr	r3, [pc, #524]	; (80018ec <MENU_USB+0x3b4>)
 80016de:	601a      	str	r2, [r3, #0]
									duty_cycle=ASCII_TO_uint8_t(tokens[MAX_TOKENS-1]);
 80016e0:	4b7f      	ldr	r3, [pc, #508]	; (80018e0 <MENU_USB+0x3a8>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	0018      	movs	r0, r3
 80016e6:	f000 faed 	bl	8001cc4 <ASCII_TO_uint8_t>
 80016ea:	0002      	movs	r2, r0
 80016ec:	4b80      	ldr	r3, [pc, #512]	; (80018f0 <MENU_USB+0x3b8>)
 80016ee:	601a      	str	r2, [r3, #0]
									if(freq==0 || duty_cycle==0){
 80016f0:	4b7e      	ldr	r3, [pc, #504]	; (80018ec <MENU_USB+0x3b4>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <MENU_USB+0x1c8>
 80016f8:	4b7d      	ldr	r3, [pc, #500]	; (80018f0 <MENU_USB+0x3b8>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d105      	bne.n	800170c <MENU_USB+0x1d4>
										printf(error_with_run);
 8001700:	23a8      	movs	r3, #168	; 0xa8
 8001702:	18fb      	adds	r3, r7, r3
 8001704:	0018      	movs	r0, r3
 8001706:	f004 fabd 	bl	8005c84 <iprintf>
 800170a:	e137      	b.n	800197c <MENU_USB+0x444>
									}
									else if(duty_cycle>=100){
 800170c:	4b78      	ldr	r3, [pc, #480]	; (80018f0 <MENU_USB+0x3b8>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b63      	cmp	r3, #99	; 0x63
 8001712:	d905      	bls.n	8001720 <MENU_USB+0x1e8>
										printf(error_with_duty_cycle);
 8001714:	2384      	movs	r3, #132	; 0x84
 8001716:	18fb      	adds	r3, r7, r3
 8001718:	0018      	movs	r0, r3
 800171a:	f004 fab3 	bl	8005c84 <iprintf>
 800171e:	e12d      	b.n	800197c <MENU_USB+0x444>
									}
									else{
										Period=(float)(1000/freq);
 8001720:	4b72      	ldr	r3, [pc, #456]	; (80018ec <MENU_USB+0x3b4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	0019      	movs	r1, r3
 8001726:	23fa      	movs	r3, #250	; 0xfa
 8001728:	0098      	lsls	r0, r3, #2
 800172a:	f7fe fd09 	bl	8000140 <__udivsi3>
 800172e:	0003      	movs	r3, r0
 8001730:	0018      	movs	r0, r3
 8001732:	f7ff faeb 	bl	8000d0c <__aeabi_ui2f>
 8001736:	1c02      	adds	r2, r0, #0
 8001738:	4b6e      	ldr	r3, [pc, #440]	; (80018f4 <MENU_USB+0x3bc>)
 800173a:	601a      	str	r2, [r3, #0]
										Ton=(float)((Period*duty_cycle)/100);
 800173c:	4b6c      	ldr	r3, [pc, #432]	; (80018f0 <MENU_USB+0x3b8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	0018      	movs	r0, r3
 8001742:	f7ff fae3 	bl	8000d0c <__aeabi_ui2f>
 8001746:	1c02      	adds	r2, r0, #0
 8001748:	4b6a      	ldr	r3, [pc, #424]	; (80018f4 <MENU_USB+0x3bc>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	1c19      	adds	r1, r3, #0
 800174e:	1c10      	adds	r0, r2, #0
 8001750:	f7fe ffce 	bl	80006f0 <__aeabi_fmul>
 8001754:	1c03      	adds	r3, r0, #0
 8001756:	4968      	ldr	r1, [pc, #416]	; (80018f8 <MENU_USB+0x3c0>)
 8001758:	1c18      	adds	r0, r3, #0
 800175a:	f7fe feaf 	bl	80004bc <__aeabi_fdiv>
 800175e:	1c03      	adds	r3, r0, #0
 8001760:	1c1a      	adds	r2, r3, #0
 8001762:	4b66      	ldr	r3, [pc, #408]	; (80018fc <MENU_USB+0x3c4>)
 8001764:	601a      	str	r2, [r3, #0]
										Toff=Period-Ton;
 8001766:	4b63      	ldr	r3, [pc, #396]	; (80018f4 <MENU_USB+0x3bc>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4b64      	ldr	r3, [pc, #400]	; (80018fc <MENU_USB+0x3c4>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	1c19      	adds	r1, r3, #0
 8001770:	1c10      	adds	r0, r2, #0
 8001772:	f7ff f90b 	bl	800098c <__aeabi_fsub>
 8001776:	1c03      	adds	r3, r0, #0
 8001778:	1c1a      	adds	r2, r3, #0
 800177a:	4b61      	ldr	r3, [pc, #388]	; (8001900 <MENU_USB+0x3c8>)
 800177c:	601a      	str	r2, [r3, #0]
//										save_data(Addr_Ton, (uint32_t)Ton);
//										save_data(Addr_Toff, (uint32_t)Toff);
										state=1;
 800177e:	4b61      	ldr	r3, [pc, #388]	; (8001904 <MENU_USB+0x3cc>)
 8001780:	2201      	movs	r2, #1
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	e0fa      	b.n	800197c <MENU_USB+0x444>
									}
							}
							else{
								printf(error_with_run);
 8001786:	23a8      	movs	r3, #168	; 0xa8
 8001788:	18fb      	adds	r3, r7, r3
 800178a:	0018      	movs	r0, r3
 800178c:	f004 fa7a 	bl	8005c84 <iprintf>
 8001790:	e0f4      	b.n	800197c <MENU_USB+0x444>
							}
						}
						else{
							for(int i=1;i<MAX_TOKENS;i++){
 8001792:	2301      	movs	r3, #1
 8001794:	22c8      	movs	r2, #200	; 0xc8
 8001796:	0052      	lsls	r2, r2, #1
 8001798:	18ba      	adds	r2, r7, r2
 800179a:	6013      	str	r3, [r2, #0]
 800179c:	e047      	b.n	800182e <MENU_USB+0x2f6>
								result=1;
 800179e:	2301      	movs	r3, #1
 80017a0:	22ce      	movs	r2, #206	; 0xce
 80017a2:	0052      	lsls	r2, r2, #1
 80017a4:	18ba      	adds	r2, r7, r2
 80017a6:	6013      	str	r3, [r2, #0]
								for(int j=0;j<strlen(tokens[i]);j++){
 80017a8:	2300      	movs	r3, #0
 80017aa:	22c6      	movs	r2, #198	; 0xc6
 80017ac:	0052      	lsls	r2, r2, #1
 80017ae:	18ba      	adds	r2, r7, r2
 80017b0:	6013      	str	r3, [r2, #0]
 80017b2:	e020      	b.n	80017f6 <MENU_USB+0x2be>
									if(!isdigit(tokens[i][j])){
 80017b4:	4b4a      	ldr	r3, [pc, #296]	; (80018e0 <MENU_USB+0x3a8>)
 80017b6:	22c8      	movs	r2, #200	; 0xc8
 80017b8:	0052      	lsls	r2, r2, #1
 80017ba:	18ba      	adds	r2, r7, r2
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	0092      	lsls	r2, r2, #2
 80017c0:	58d2      	ldr	r2, [r2, r3]
 80017c2:	23c6      	movs	r3, #198	; 0xc6
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	18fb      	adds	r3, r7, r3
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	18d3      	adds	r3, r2, r3
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	1c5a      	adds	r2, r3, #1
 80017d0:	4b45      	ldr	r3, [pc, #276]	; (80018e8 <MENU_USB+0x3b0>)
 80017d2:	18d3      	adds	r3, r2, r3
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	001a      	movs	r2, r3
 80017d8:	2304      	movs	r3, #4
 80017da:	4013      	ands	r3, r2
 80017dc:	d104      	bne.n	80017e8 <MENU_USB+0x2b0>
										result=0;
 80017de:	2300      	movs	r3, #0
 80017e0:	22ce      	movs	r2, #206	; 0xce
 80017e2:	0052      	lsls	r2, r2, #1
 80017e4:	18ba      	adds	r2, r7, r2
 80017e6:	6013      	str	r3, [r2, #0]
								for(int j=0;j<strlen(tokens[i]);j++){
 80017e8:	22c6      	movs	r2, #198	; 0xc6
 80017ea:	0052      	lsls	r2, r2, #1
 80017ec:	18bb      	adds	r3, r7, r2
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	18ba      	adds	r2, r7, r2
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	4b3a      	ldr	r3, [pc, #232]	; (80018e0 <MENU_USB+0x3a8>)
 80017f8:	24c8      	movs	r4, #200	; 0xc8
 80017fa:	0064      	lsls	r4, r4, #1
 80017fc:	193a      	adds	r2, r7, r4
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	0092      	lsls	r2, r2, #2
 8001802:	58d3      	ldr	r3, [r2, r3]
 8001804:	0018      	movs	r0, r3
 8001806:	f7fe fc89 	bl	800011c <strlen>
 800180a:	0002      	movs	r2, r0
 800180c:	23c6      	movs	r3, #198	; 0xc6
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	18fb      	adds	r3, r7, r3
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	d8cd      	bhi.n	80017b4 <MENU_USB+0x27c>
									}
								}
								if(result==0){
 8001818:	23ce      	movs	r3, #206	; 0xce
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d00b      	beq.n	800183c <MENU_USB+0x304>
							for(int i=1;i<MAX_TOKENS;i++){
 8001824:	193b      	adds	r3, r7, r4
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	3301      	adds	r3, #1
 800182a:	193a      	adds	r2, r7, r4
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	23c8      	movs	r3, #200	; 0xc8
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	18fb      	adds	r3, r7, r3
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2b03      	cmp	r3, #3
 8001838:	ddb1      	ble.n	800179e <MENU_USB+0x266>
 800183a:	e000      	b.n	800183e <MENU_USB+0x306>
									break;
 800183c:	46c0      	nop			; (mov r8, r8)
								}
							}
								if(result!=0){
 800183e:	23ce      	movs	r3, #206	; 0xce
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	18fb      	adds	r3, r7, r3
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d100      	bne.n	800184c <MENU_USB+0x314>
 800184a:	e092      	b.n	8001972 <MENU_USB+0x43a>
									num=ASCII_TO_uint8_t(tokens[MAX_TOKENS-3]);
 800184c:	4b24      	ldr	r3, [pc, #144]	; (80018e0 <MENU_USB+0x3a8>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	0018      	movs	r0, r3
 8001852:	f000 fa37 	bl	8001cc4 <ASCII_TO_uint8_t>
 8001856:	0002      	movs	r2, r0
 8001858:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <MENU_USB+0x3d0>)
 800185a:	601a      	str	r2, [r3, #0]
									freq=ASCII_TO_uint8_t(tokens[MAX_TOKENS-2]);
 800185c:	4b20      	ldr	r3, [pc, #128]	; (80018e0 <MENU_USB+0x3a8>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	0018      	movs	r0, r3
 8001862:	f000 fa2f 	bl	8001cc4 <ASCII_TO_uint8_t>
 8001866:	0002      	movs	r2, r0
 8001868:	4b20      	ldr	r3, [pc, #128]	; (80018ec <MENU_USB+0x3b4>)
 800186a:	601a      	str	r2, [r3, #0]
									duty_cycle=ASCII_TO_uint8_t(tokens[MAX_TOKENS-1]);
 800186c:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <MENU_USB+0x3a8>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	0018      	movs	r0, r3
 8001872:	f000 fa27 	bl	8001cc4 <ASCII_TO_uint8_t>
 8001876:	0002      	movs	r2, r0
 8001878:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <MENU_USB+0x3b8>)
 800187a:	601a      	str	r2, [r3, #0]
									if(num==0 || freq==0 || duty_cycle==0 ){
 800187c:	4b22      	ldr	r3, [pc, #136]	; (8001908 <MENU_USB+0x3d0>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d007      	beq.n	8001894 <MENU_USB+0x35c>
 8001884:	4b19      	ldr	r3, [pc, #100]	; (80018ec <MENU_USB+0x3b4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <MENU_USB+0x35c>
 800188c:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <MENU_USB+0x3b8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d105      	bne.n	80018a0 <MENU_USB+0x368>
										printf(error_with_run);
 8001894:	23a8      	movs	r3, #168	; 0xa8
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	0018      	movs	r0, r3
 800189a:	f004 f9f3 	bl	8005c84 <iprintf>
 800189e:	e06d      	b.n	800197c <MENU_USB+0x444>
									}
									else if(duty_cycle>=100){
 80018a0:	4b13      	ldr	r3, [pc, #76]	; (80018f0 <MENU_USB+0x3b8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b63      	cmp	r3, #99	; 0x63
 80018a6:	d931      	bls.n	800190c <MENU_USB+0x3d4>
										printf(error_with_duty_cycle);
 80018a8:	2384      	movs	r3, #132	; 0x84
 80018aa:	18fb      	adds	r3, r7, r3
 80018ac:	0018      	movs	r0, r3
 80018ae:	f004 f9e9 	bl	8005c84 <iprintf>
 80018b2:	e063      	b.n	800197c <MENU_USB+0x444>
 80018b4:	fffffe67 	.word	0xfffffe67
 80018b8:	08006f8c 	.word	0x08006f8c
 80018bc:	08007030 	.word	0x08007030
 80018c0:	08007040 	.word	0x08007040
 80018c4:	fffffee4 	.word	0xfffffee4
 80018c8:	08007064 	.word	0x08007064
 80018cc:	fffffecc 	.word	0xfffffecc
 80018d0:	08007088 	.word	0x08007088
 80018d4:	20000124 	.word	0x20000124
 80018d8:	200000c0 	.word	0x200000c0
 80018dc:	08006f48 	.word	0x08006f48
 80018e0:	20000114 	.word	0x20000114
 80018e4:	08006f4c 	.word	0x08006f4c
 80018e8:	0800718c 	.word	0x0800718c
 80018ec:	200000a8 	.word	0x200000a8
 80018f0:	200000ac 	.word	0x200000ac
 80018f4:	200000bc 	.word	0x200000bc
 80018f8:	42c80000 	.word	0x42c80000
 80018fc:	200000b4 	.word	0x200000b4
 8001900:	200000b8 	.word	0x200000b8
 8001904:	20000128 	.word	0x20000128
 8001908:	20000098 	.word	0x20000098
									}
									else{
										Period=(float)(1000/freq);
 800190c:	4bd0      	ldr	r3, [pc, #832]	; (8001c50 <MENU_USB+0x718>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	0019      	movs	r1, r3
 8001912:	23fa      	movs	r3, #250	; 0xfa
 8001914:	0098      	lsls	r0, r3, #2
 8001916:	f7fe fc13 	bl	8000140 <__udivsi3>
 800191a:	0003      	movs	r3, r0
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff f9f5 	bl	8000d0c <__aeabi_ui2f>
 8001922:	1c02      	adds	r2, r0, #0
 8001924:	4bcb      	ldr	r3, [pc, #812]	; (8001c54 <MENU_USB+0x71c>)
 8001926:	601a      	str	r2, [r3, #0]
										Ton=(float)((Period*duty_cycle)/100);
 8001928:	4bcb      	ldr	r3, [pc, #812]	; (8001c58 <MENU_USB+0x720>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	0018      	movs	r0, r3
 800192e:	f7ff f9ed 	bl	8000d0c <__aeabi_ui2f>
 8001932:	1c02      	adds	r2, r0, #0
 8001934:	4bc7      	ldr	r3, [pc, #796]	; (8001c54 <MENU_USB+0x71c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	1c19      	adds	r1, r3, #0
 800193a:	1c10      	adds	r0, r2, #0
 800193c:	f7fe fed8 	bl	80006f0 <__aeabi_fmul>
 8001940:	1c03      	adds	r3, r0, #0
 8001942:	49c6      	ldr	r1, [pc, #792]	; (8001c5c <MENU_USB+0x724>)
 8001944:	1c18      	adds	r0, r3, #0
 8001946:	f7fe fdb9 	bl	80004bc <__aeabi_fdiv>
 800194a:	1c03      	adds	r3, r0, #0
 800194c:	1c1a      	adds	r2, r3, #0
 800194e:	4bc4      	ldr	r3, [pc, #784]	; (8001c60 <MENU_USB+0x728>)
 8001950:	601a      	str	r2, [r3, #0]
										Toff=Period-Ton;
 8001952:	4bc0      	ldr	r3, [pc, #768]	; (8001c54 <MENU_USB+0x71c>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4bc2      	ldr	r3, [pc, #776]	; (8001c60 <MENU_USB+0x728>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	1c19      	adds	r1, r3, #0
 800195c:	1c10      	adds	r0, r2, #0
 800195e:	f7ff f815 	bl	800098c <__aeabi_fsub>
 8001962:	1c03      	adds	r3, r0, #0
 8001964:	1c1a      	adds	r2, r3, #0
 8001966:	4bbf      	ldr	r3, [pc, #764]	; (8001c64 <MENU_USB+0x72c>)
 8001968:	601a      	str	r2, [r3, #0]
//										save_data(Addr_num, num);
//										save_data(Addr_Ton, (uint32_t)Ton);
//										save_data(Addr_Toff, (uint32_t)Toff);
										state=2;
 800196a:	4bbf      	ldr	r3, [pc, #764]	; (8001c68 <MENU_USB+0x730>)
 800196c:	2202      	movs	r2, #2
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	e004      	b.n	800197c <MENU_USB+0x444>
									}
								}
								else{
									printf(error_with_run);
 8001972:	23a8      	movs	r3, #168	; 0xa8
 8001974:	18fb      	adds	r3, r7, r3
 8001976:	0018      	movs	r0, r3
 8001978:	f004 f984 	bl	8005c84 <iprintf>
								}
						}
						for (int i = 0; i < sizeof(tokens) / sizeof(tokens[0]); i++) {
 800197c:	2300      	movs	r3, #0
 800197e:	22c4      	movs	r2, #196	; 0xc4
 8001980:	0052      	lsls	r2, r2, #1
 8001982:	18ba      	adds	r2, r7, r2
 8001984:	6013      	str	r3, [r2, #0]
 8001986:	e00e      	b.n	80019a6 <MENU_USB+0x46e>
							 free(tokens[i]);
 8001988:	4bb8      	ldr	r3, [pc, #736]	; (8001c6c <MENU_USB+0x734>)
 800198a:	24c4      	movs	r4, #196	; 0xc4
 800198c:	0064      	lsls	r4, r4, #1
 800198e:	193a      	adds	r2, r7, r4
 8001990:	6812      	ldr	r2, [r2, #0]
 8001992:	0092      	lsls	r2, r2, #2
 8001994:	58d3      	ldr	r3, [r2, r3]
 8001996:	0018      	movs	r0, r3
 8001998:	f004 f804 	bl	80059a4 <free>
						for (int i = 0; i < sizeof(tokens) / sizeof(tokens[0]); i++) {
 800199c:	193b      	adds	r3, r7, r4
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	3301      	adds	r3, #1
 80019a2:	193a      	adds	r2, r7, r4
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	23c4      	movs	r3, #196	; 0xc4
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	d9ea      	bls.n	8001988 <MENU_USB+0x450>
 80019b2:	e101      	b.n	8001bb8 <MENU_USB+0x680>
						}
				}
				else if (strcmp(line_buffer, "stop") == 0){
 80019b4:	4aae      	ldr	r2, [pc, #696]	; (8001c70 <MENU_USB+0x738>)
 80019b6:	4baf      	ldr	r3, [pc, #700]	; (8001c74 <MENU_USB+0x73c>)
 80019b8:	0011      	movs	r1, r2
 80019ba:	0018      	movs	r0, r3
 80019bc:	f7fe fba4 	bl	8000108 <strcmp>
 80019c0:	1e03      	subs	r3, r0, #0
 80019c2:	d103      	bne.n	80019cc <MENU_USB+0x494>
					state=4;
 80019c4:	4ba8      	ldr	r3, [pc, #672]	; (8001c68 <MENU_USB+0x730>)
 80019c6:	2204      	movs	r2, #4
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	e0f5      	b.n	8001bb8 <MENU_USB+0x680>
				}
				else if (strcmp(line_buffer, "read") == 0){
 80019cc:	4aaa      	ldr	r2, [pc, #680]	; (8001c78 <MENU_USB+0x740>)
 80019ce:	4ba9      	ldr	r3, [pc, #676]	; (8001c74 <MENU_USB+0x73c>)
 80019d0:	0011      	movs	r1, r2
 80019d2:	0018      	movs	r0, r3
 80019d4:	f7fe fb98 	bl	8000108 <strcmp>
 80019d8:	1e03      	subs	r3, r0, #0
 80019da:	d000      	beq.n	80019de <MENU_USB+0x4a6>
 80019dc:	e084      	b.n	8001ae8 <MENU_USB+0x5b0>
					if(read_data(Addr_num)>0){
 80019de:	4ba7      	ldr	r3, [pc, #668]	; (8001c7c <MENU_USB+0x744>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	0018      	movs	r0, r3
 80019e4:	f7ff fb31 	bl	800104a <read_data>
 80019e8:	1e03      	subs	r3, r0, #0
 80019ea:	d01f      	beq.n	8001a2c <MENU_USB+0x4f4>
						fdata1=read_data(Addr_num)-read_data(Addr_total_pulse);
 80019ec:	4ba3      	ldr	r3, [pc, #652]	; (8001c7c <MENU_USB+0x744>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	0018      	movs	r0, r3
 80019f2:	f7ff fb2a 	bl	800104a <read_data>
 80019f6:	0004      	movs	r4, r0
 80019f8:	4ba1      	ldr	r3, [pc, #644]	; (8001c80 <MENU_USB+0x748>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	0018      	movs	r0, r3
 80019fe:	f7ff fb24 	bl	800104a <read_data>
 8001a02:	0003      	movs	r3, r0
 8001a04:	1ae2      	subs	r2, r4, r3
 8001a06:	4b9f      	ldr	r3, [pc, #636]	; (8001c84 <MENU_USB+0x74c>)
 8001a08:	601a      	str	r2, [r3, #0]
						fdata2=read_data(Addr_Ton);
 8001a0a:	4b9f      	ldr	r3, [pc, #636]	; (8001c88 <MENU_USB+0x750>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	0018      	movs	r0, r3
 8001a10:	f7ff fb1b 	bl	800104a <read_data>
 8001a14:	0002      	movs	r2, r0
 8001a16:	4b9d      	ldr	r3, [pc, #628]	; (8001c8c <MENU_USB+0x754>)
 8001a18:	601a      	str	r2, [r3, #0]
						fdata3=read_data(Addr_Toff);
 8001a1a:	4b9d      	ldr	r3, [pc, #628]	; (8001c90 <MENU_USB+0x758>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	0018      	movs	r0, r3
 8001a20:	f7ff fb13 	bl	800104a <read_data>
 8001a24:	0002      	movs	r2, r0
 8001a26:	4b9b      	ldr	r3, [pc, #620]	; (8001c94 <MENU_USB+0x75c>)
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	e017      	b.n	8001a5c <MENU_USB+0x524>
					}
					else{
						fdata1=read_data(Addr_total_pulse);
 8001a2c:	4b94      	ldr	r3, [pc, #592]	; (8001c80 <MENU_USB+0x748>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f7ff fb0a 	bl	800104a <read_data>
 8001a36:	0002      	movs	r2, r0
 8001a38:	4b92      	ldr	r3, [pc, #584]	; (8001c84 <MENU_USB+0x74c>)
 8001a3a:	601a      	str	r2, [r3, #0]
						fdata2=read_data(Addr_Ton);
 8001a3c:	4b92      	ldr	r3, [pc, #584]	; (8001c88 <MENU_USB+0x750>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7ff fb02 	bl	800104a <read_data>
 8001a46:	0002      	movs	r2, r0
 8001a48:	4b90      	ldr	r3, [pc, #576]	; (8001c8c <MENU_USB+0x754>)
 8001a4a:	601a      	str	r2, [r3, #0]
						fdata3=read_data(Addr_Toff);
 8001a4c:	4b90      	ldr	r3, [pc, #576]	; (8001c90 <MENU_USB+0x758>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	0018      	movs	r0, r3
 8001a52:	f7ff fafa 	bl	800104a <read_data>
 8001a56:	0002      	movs	r2, r0
 8001a58:	4b8e      	ldr	r3, [pc, #568]	; (8001c94 <MENU_USB+0x75c>)
 8001a5a:	601a      	str	r2, [r3, #0]
					}
				    char ch1[30];
				    char ch2[30];
				    char ch3[30];

				    printf("\n\r Pulses: ");
 8001a5c:	4b8e      	ldr	r3, [pc, #568]	; (8001c98 <MENU_USB+0x760>)
 8001a5e:	0018      	movs	r0, r3
 8001a60:	f004 f910 	bl	8005c84 <iprintf>
				    sprintf(ch1, "%lu", fdata1);
 8001a64:	4b87      	ldr	r3, [pc, #540]	; (8001c84 <MENU_USB+0x74c>)
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	498c      	ldr	r1, [pc, #560]	; (8001c9c <MENU_USB+0x764>)
 8001a6a:	244c      	movs	r4, #76	; 0x4c
 8001a6c:	193b      	adds	r3, r7, r4
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f004 f978 	bl	8005d64 <siprintf>
				    HAL_UART_Transmit(&huart2, (uint8_t*)ch1, strlen(ch1), 200);
 8001a74:	193b      	adds	r3, r7, r4
 8001a76:	0018      	movs	r0, r3
 8001a78:	f7fe fb50 	bl	800011c <strlen>
 8001a7c:	0003      	movs	r3, r0
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	1939      	adds	r1, r7, r4
 8001a82:	4887      	ldr	r0, [pc, #540]	; (8001ca0 <MENU_USB+0x768>)
 8001a84:	23c8      	movs	r3, #200	; 0xc8
 8001a86:	f002 fbe7 	bl	8004258 <HAL_UART_Transmit>

				    printf("\n\r Ton");
 8001a8a:	4b86      	ldr	r3, [pc, #536]	; (8001ca4 <MENU_USB+0x76c>)
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f004 f8f9 	bl	8005c84 <iprintf>
				    sprintf(ch2, "%lu", fdata2);
 8001a92:	4b7e      	ldr	r3, [pc, #504]	; (8001c8c <MENU_USB+0x754>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	4981      	ldr	r1, [pc, #516]	; (8001c9c <MENU_USB+0x764>)
 8001a98:	242c      	movs	r4, #44	; 0x2c
 8001a9a:	193b      	adds	r3, r7, r4
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f004 f961 	bl	8005d64 <siprintf>
				    HAL_UART_Transmit(&huart2, (uint8_t*)ch2, strlen(ch2), 200);
 8001aa2:	193b      	adds	r3, r7, r4
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f7fe fb39 	bl	800011c <strlen>
 8001aaa:	0003      	movs	r3, r0
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	1939      	adds	r1, r7, r4
 8001ab0:	487b      	ldr	r0, [pc, #492]	; (8001ca0 <MENU_USB+0x768>)
 8001ab2:	23c8      	movs	r3, #200	; 0xc8
 8001ab4:	f002 fbd0 	bl	8004258 <HAL_UART_Transmit>

				    printf("\n\r Toff");
 8001ab8:	4b7b      	ldr	r3, [pc, #492]	; (8001ca8 <MENU_USB+0x770>)
 8001aba:	0018      	movs	r0, r3
 8001abc:	f004 f8e2 	bl	8005c84 <iprintf>
				    sprintf(ch3, "%lu", fdata3);
 8001ac0:	4b74      	ldr	r3, [pc, #464]	; (8001c94 <MENU_USB+0x75c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4975      	ldr	r1, [pc, #468]	; (8001c9c <MENU_USB+0x764>)
 8001ac6:	240c      	movs	r4, #12
 8001ac8:	193b      	adds	r3, r7, r4
 8001aca:	0018      	movs	r0, r3
 8001acc:	f004 f94a 	bl	8005d64 <siprintf>
				    HAL_UART_Transmit(&huart2, (uint8_t*)ch3, strlen(ch3), 200);
 8001ad0:	193b      	adds	r3, r7, r4
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f7fe fb22 	bl	800011c <strlen>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	1939      	adds	r1, r7, r4
 8001ade:	4870      	ldr	r0, [pc, #448]	; (8001ca0 <MENU_USB+0x768>)
 8001ae0:	23c8      	movs	r3, #200	; 0xc8
 8001ae2:	f002 fbb9 	bl	8004258 <HAL_UART_Transmit>
 8001ae6:	e067      	b.n	8001bb8 <MENU_USB+0x680>

				}
				else if (strcmp(line_buffer, "cont") == 0){
 8001ae8:	4a70      	ldr	r2, [pc, #448]	; (8001cac <MENU_USB+0x774>)
 8001aea:	4b62      	ldr	r3, [pc, #392]	; (8001c74 <MENU_USB+0x73c>)
 8001aec:	0011      	movs	r1, r2
 8001aee:	0018      	movs	r0, r3
 8001af0:	f7fe fb0a 	bl	8000108 <strcmp>
 8001af4:	1e03      	subs	r3, r0, #0
 8001af6:	d155      	bne.n	8001ba4 <MENU_USB+0x66c>
					if(read_data(Addr_num)>0){
 8001af8:	4b60      	ldr	r3, [pc, #384]	; (8001c7c <MENU_USB+0x744>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff faa4 	bl	800104a <read_data>
 8001b02:	1e03      	subs	r3, r0, #0
 8001b04:	d02a      	beq.n	8001b5c <MENU_USB+0x624>
						num=read_data(Addr_num)-read_data(Addr_total_pulse);
 8001b06:	4b5d      	ldr	r3, [pc, #372]	; (8001c7c <MENU_USB+0x744>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	f7ff fa9d 	bl	800104a <read_data>
 8001b10:	0004      	movs	r4, r0
 8001b12:	4b5b      	ldr	r3, [pc, #364]	; (8001c80 <MENU_USB+0x748>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	0018      	movs	r0, r3
 8001b18:	f7ff fa97 	bl	800104a <read_data>
 8001b1c:	0003      	movs	r3, r0
 8001b1e:	1ae2      	subs	r2, r4, r3
 8001b20:	4b63      	ldr	r3, [pc, #396]	; (8001cb0 <MENU_USB+0x778>)
 8001b22:	601a      	str	r2, [r3, #0]
						Ton=read_data(Addr_Ton);
 8001b24:	4b58      	ldr	r3, [pc, #352]	; (8001c88 <MENU_USB+0x750>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f7ff fa8e 	bl	800104a <read_data>
 8001b2e:	0003      	movs	r3, r0
 8001b30:	0018      	movs	r0, r3
 8001b32:	f7ff f8eb 	bl	8000d0c <__aeabi_ui2f>
 8001b36:	1c02      	adds	r2, r0, #0
 8001b38:	4b49      	ldr	r3, [pc, #292]	; (8001c60 <MENU_USB+0x728>)
 8001b3a:	601a      	str	r2, [r3, #0]
						Toff=read_data(Addr_Toff);
 8001b3c:	4b54      	ldr	r3, [pc, #336]	; (8001c90 <MENU_USB+0x758>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	0018      	movs	r0, r3
 8001b42:	f7ff fa82 	bl	800104a <read_data>
 8001b46:	0003      	movs	r3, r0
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f7ff f8df 	bl	8000d0c <__aeabi_ui2f>
 8001b4e:	1c02      	adds	r2, r0, #0
 8001b50:	4b44      	ldr	r3, [pc, #272]	; (8001c64 <MENU_USB+0x72c>)
 8001b52:	601a      	str	r2, [r3, #0]
						state=2;
 8001b54:	4b44      	ldr	r3, [pc, #272]	; (8001c68 <MENU_USB+0x730>)
 8001b56:	2202      	movs	r2, #2
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	e02d      	b.n	8001bb8 <MENU_USB+0x680>
					}
					else{
						total_pulses=read_data(Addr_total_pulse);
 8001b5c:	4b48      	ldr	r3, [pc, #288]	; (8001c80 <MENU_USB+0x748>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	0018      	movs	r0, r3
 8001b62:	f7ff fa72 	bl	800104a <read_data>
 8001b66:	0002      	movs	r2, r0
 8001b68:	4b52      	ldr	r3, [pc, #328]	; (8001cb4 <MENU_USB+0x77c>)
 8001b6a:	601a      	str	r2, [r3, #0]
						Ton=read_data(Addr_Ton);
 8001b6c:	4b46      	ldr	r3, [pc, #280]	; (8001c88 <MENU_USB+0x750>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	0018      	movs	r0, r3
 8001b72:	f7ff fa6a 	bl	800104a <read_data>
 8001b76:	0003      	movs	r3, r0
 8001b78:	0018      	movs	r0, r3
 8001b7a:	f7ff f8c7 	bl	8000d0c <__aeabi_ui2f>
 8001b7e:	1c02      	adds	r2, r0, #0
 8001b80:	4b37      	ldr	r3, [pc, #220]	; (8001c60 <MENU_USB+0x728>)
 8001b82:	601a      	str	r2, [r3, #0]
						Toff=read_data(Addr_Toff);
 8001b84:	4b42      	ldr	r3, [pc, #264]	; (8001c90 <MENU_USB+0x758>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f7ff fa5e 	bl	800104a <read_data>
 8001b8e:	0003      	movs	r3, r0
 8001b90:	0018      	movs	r0, r3
 8001b92:	f7ff f8bb 	bl	8000d0c <__aeabi_ui2f>
 8001b96:	1c02      	adds	r2, r0, #0
 8001b98:	4b32      	ldr	r3, [pc, #200]	; (8001c64 <MENU_USB+0x72c>)
 8001b9a:	601a      	str	r2, [r3, #0]
						state=1;
 8001b9c:	4b32      	ldr	r3, [pc, #200]	; (8001c68 <MENU_USB+0x730>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	e009      	b.n	8001bb8 <MENU_USB+0x680>
					}
				}
				else {
					printf(error);
 8001ba4:	23cc      	movs	r3, #204	; 0xcc
 8001ba6:	18fb      	adds	r3, r7, r3
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f004 f86b 	bl	8005c84 <iprintf>
					printf(menu);
 8001bae:	23dc      	movs	r3, #220	; 0xdc
 8001bb0:	18fb      	adds	r3, r7, r3
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	f004 f866 	bl	8005c84 <iprintf>
				}
				printf("\r\n");
 8001bb8:	4b3f      	ldr	r3, [pc, #252]	; (8001cb8 <MENU_USB+0x780>)
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f004 f8c8 	bl	8005d50 <puts>
				for(int i;i<line_length;i++){
 8001bc0:	e00c      	b.n	8001bdc <MENU_USB+0x6a4>
					line_buffer[i]='\0';
 8001bc2:	4a2c      	ldr	r2, [pc, #176]	; (8001c74 <MENU_USB+0x73c>)
 8001bc4:	21c2      	movs	r1, #194	; 0xc2
 8001bc6:	0049      	lsls	r1, r1, #1
 8001bc8:	187b      	adds	r3, r7, r1
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	18d3      	adds	r3, r2, r3
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
				for(int i;i<line_length;i++){
 8001bd2:	187b      	adds	r3, r7, r1
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	187a      	adds	r2, r7, r1
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	23c2      	movs	r3, #194	; 0xc2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b35      	ldr	r3, [pc, #212]	; (8001cbc <MENU_USB+0x784>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d3ea      	bcc.n	8001bc2 <MENU_USB+0x68a>
					}
				line_length = 0;
 8001bec:	4b33      	ldr	r3, [pc, #204]	; (8001cbc <MENU_USB+0x784>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
			if (line_length > 0) {
 8001bf2:	e029      	b.n	8001c48 <MENU_USB+0x710>
			}
			else{
				printf(error);
 8001bf4:	23cc      	movs	r3, #204	; 0xcc
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f004 f843 	bl	8005c84 <iprintf>
				printf(menu);
 8001bfe:	23dc      	movs	r3, #220	; 0xdc
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	0018      	movs	r0, r3
 8001c04:	f004 f83e 	bl	8005c84 <iprintf>
			if (line_length > 0) {
 8001c08:	e01e      	b.n	8001c48 <MENU_USB+0x710>
			}
		}
		else {
			if (line_length >= LINE_MAX_LENGTH) {
 8001c0a:	4b2c      	ldr	r3, [pc, #176]	; (8001cbc <MENU_USB+0x784>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b4f      	cmp	r3, #79	; 0x4f
 8001c10:	d90c      	bls.n	8001c2c <MENU_USB+0x6f4>
				line_length = 0;
 8001c12:	4b2a      	ldr	r3, [pc, #168]	; (8001cbc <MENU_USB+0x784>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
				printf(error);
 8001c18:	23cc      	movs	r3, #204	; 0xcc
 8001c1a:	18fb      	adds	r3, r7, r3
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f004 f831 	bl	8005c84 <iprintf>
				printf(error_with_lenght);
 8001c22:	236c      	movs	r3, #108	; 0x6c
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	0018      	movs	r0, r3
 8001c28:	f004 f82c 	bl	8005c84 <iprintf>
			}
			line_buffer[line_length++] = value;
 8001c2c:	4b23      	ldr	r3, [pc, #140]	; (8001cbc <MENU_USB+0x784>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	1c59      	adds	r1, r3, #1
 8001c32:	4a22      	ldr	r2, [pc, #136]	; (8001cbc <MENU_USB+0x784>)
 8001c34:	6011      	str	r1, [r2, #0]
 8001c36:	4a0f      	ldr	r2, [pc, #60]	; (8001c74 <MENU_USB+0x73c>)
 8001c38:	4921      	ldr	r1, [pc, #132]	; (8001cc0 <MENU_USB+0x788>)
 8001c3a:	20d0      	movs	r0, #208	; 0xd0
 8001c3c:	0040      	lsls	r0, r0, #1
 8001c3e:	1809      	adds	r1, r1, r0
 8001c40:	19c9      	adds	r1, r1, r7
 8001c42:	7809      	ldrb	r1, [r1, #0]
 8001c44:	54d1      	strb	r1, [r2, r3]
		}
}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	46c0      	nop			; (mov r8, r8)
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	b068      	add	sp, #416	; 0x1a0
 8001c4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c50:	200000a8 	.word	0x200000a8
 8001c54:	200000bc 	.word	0x200000bc
 8001c58:	200000ac 	.word	0x200000ac
 8001c5c:	42c80000 	.word	0x42c80000
 8001c60:	200000b4 	.word	0x200000b4
 8001c64:	200000b8 	.word	0x200000b8
 8001c68:	20000128 	.word	0x20000128
 8001c6c:	20000114 	.word	0x20000114
 8001c70:	08006f50 	.word	0x08006f50
 8001c74:	200000c0 	.word	0x200000c0
 8001c78:	08006f58 	.word	0x08006f58
 8001c7c:	20000004 	.word	0x20000004
 8001c80:	20000000 	.word	0x20000000
 8001c84:	2000009c 	.word	0x2000009c
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	200000a0 	.word	0x200000a0
 8001c90:	2000000c 	.word	0x2000000c
 8001c94:	200000a4 	.word	0x200000a4
 8001c98:	08006f60 	.word	0x08006f60
 8001c9c:	08006f6c 	.word	0x08006f6c
 8001ca0:	20000170 	.word	0x20000170
 8001ca4:	08006f70 	.word	0x08006f70
 8001ca8:	08006f78 	.word	0x08006f78
 8001cac:	08006f80 	.word	0x08006f80
 8001cb0:	20000098 	.word	0x20000098
 8001cb4:	200000b0 	.word	0x200000b0
 8001cb8:	08006f88 	.word	0x08006f88
 8001cbc:	20000124 	.word	0x20000124
 8001cc0:	fffffe67 	.word	0xfffffe67

08001cc4 <ASCII_TO_uint8_t>:

uint32_t ASCII_TO_uint8_t(const char *table){
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
	uint32_t result = 0;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
	uint32_t numvalue=0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
    int size = sizeof(table) / sizeof(char);
 8001cd4:	2304      	movs	r3, #4
 8001cd6:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < size; i++) {
 8001cd8:	2300      	movs	r3, #0
 8001cda:	613b      	str	r3, [r7, #16]
 8001cdc:	e01d      	b.n	8001d1a <ASCII_TO_uint8_t+0x56>
    	if(table[i]==' ' || table[i]=='\0'){
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	18d3      	adds	r3, r2, r3
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b20      	cmp	r3, #32
 8001ce8:	d01b      	beq.n	8001d22 <ASCII_TO_uint8_t+0x5e>
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	18d3      	adds	r3, r2, r3
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d015      	beq.n	8001d22 <ASCII_TO_uint8_t+0x5e>
    		break;
    	}
    	else{
    		numvalue = table[i] - '0';
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	18d3      	adds	r3, r2, r3
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	3b30      	subs	r3, #48	; 0x30
 8001d00:	60fb      	str	r3, [r7, #12]
            result = result * 10 + numvalue;
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	0013      	movs	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	189b      	adds	r3, r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	001a      	movs	r2, r3
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	189b      	adds	r3, r3, r2
 8001d12:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < size; i++) {
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	3301      	adds	r3, #1
 8001d18:	613b      	str	r3, [r7, #16]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	dbdd      	blt.n	8001cde <ASCII_TO_uint8_t+0x1a>
    	}
    }
    return result;
 8001d22:	697b      	ldr	r3, [r7, #20]
}
 8001d24:	0018      	movs	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b006      	add	sp, #24
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <splitString>:


void splitString(const char* input_string, char** tokens) {
 8001d2c:	b590      	push	{r4, r7, lr}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
	const char spacebar[] = " \r\n";
 8001d36:	2408      	movs	r4, #8
 8001d38:	193b      	adds	r3, r7, r4
 8001d3a:	4a1b      	ldr	r2, [pc, #108]	; (8001da8 <splitString+0x7c>)
 8001d3c:	601a      	str	r2, [r3, #0]
    char* copy_of_input = strdup(input_string);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	0018      	movs	r0, r3
 8001d42:	f004 f929 	bl	8005f98 <strdup>
 8001d46:	0003      	movs	r3, r0
 8001d48:	60fb      	str	r3, [r7, #12]
    char* token = strtok(copy_of_input, spacebar);
 8001d4a:	193a      	adds	r2, r7, r4
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	0011      	movs	r1, r2
 8001d50:	0018      	movs	r0, r3
 8001d52:	f004 f969 	bl	8006028 <strtok>
 8001d56:	0003      	movs	r3, r0
 8001d58:	617b      	str	r3, [r7, #20]

    int token_count = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
    while (token != NULL && token_count < MAX_TOKENS) {
 8001d5e:	e014      	b.n	8001d8a <splitString+0x5e>
        tokens[token_count] = strdup(token);
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	18d4      	adds	r4, r2, r3
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f004 f914 	bl	8005f98 <strdup>
 8001d70:	0003      	movs	r3, r0
 8001d72:	6023      	str	r3, [r4, #0]
        token = strtok(NULL, spacebar);
 8001d74:	2308      	movs	r3, #8
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	0019      	movs	r1, r3
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	f004 f954 	bl	8006028 <strtok>
 8001d80:	0003      	movs	r3, r0
 8001d82:	617b      	str	r3, [r7, #20]
        token_count++;
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	3301      	adds	r3, #1
 8001d88:	613b      	str	r3, [r7, #16]
    while (token != NULL && token_count < MAX_TOKENS) {
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d002      	beq.n	8001d96 <splitString+0x6a>
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	dde4      	ble.n	8001d60 <splitString+0x34>
    }
    free(copy_of_input);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f003 fe03 	bl	80059a4 <free>
}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b007      	add	sp, #28
 8001da4:	bd90      	pop	{r4, r7, pc}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	000a0d20 	.word	0x000a0d20

08001dac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	2380      	movs	r3, #128	; 0x80
 8001dba:	05db      	lsls	r3, r3, #23
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d101      	bne.n	8001dc4 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8001dc0:	f000 fa60 	bl	8002284 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dc4:	46c0      	nop			; (mov r8, r8)
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	b002      	add	sp, #8
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd0:	b672      	cpsid	i
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <Error_Handler+0x8>
	...

08001dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <HAL_MspInit+0x34>)
 8001dde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001de0:	4b0a      	ldr	r3, [pc, #40]	; (8001e0c <HAL_MspInit+0x34>)
 8001de2:	2101      	movs	r1, #1
 8001de4:	430a      	orrs	r2, r1
 8001de6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <HAL_MspInit+0x34>)
 8001dea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001dec:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <HAL_MspInit+0x34>)
 8001dee:	2180      	movs	r1, #128	; 0x80
 8001df0:	0549      	lsls	r1, r1, #21
 8001df2:	430a      	orrs	r2, r1
 8001df4:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	f000 fb0a 	bl	8002414 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001e00:	2001      	movs	r0, #1
 8001e02:	f000 fb1c 	bl	800243e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40021000 	.word	0x40021000

08001e10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e10:	b5b0      	push	{r4, r5, r7, lr}
 8001e12:	b08c      	sub	sp, #48	; 0x30
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	0019      	movs	r1, r3
 8001e1e:	200f      	movs	r0, #15
 8001e20:	f000 faf8 	bl	8002414 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e24:	200f      	movs	r0, #15
 8001e26:	f000 fb0a 	bl	800243e <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001e2a:	4b32      	ldr	r3, [pc, #200]	; (8001ef4 <HAL_InitTick+0xe4>)
 8001e2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e2e:	4b31      	ldr	r3, [pc, #196]	; (8001ef4 <HAL_InitTick+0xe4>)
 8001e30:	2101      	movs	r1, #1
 8001e32:	430a      	orrs	r2, r1
 8001e34:	639a      	str	r2, [r3, #56]	; 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e36:	2308      	movs	r3, #8
 8001e38:	18fa      	adds	r2, r7, r3
 8001e3a:	240c      	movs	r4, #12
 8001e3c:	193b      	adds	r3, r7, r4
 8001e3e:	0011      	movs	r1, r2
 8001e40:	0018      	movs	r0, r3
 8001e42:	f001 fde5 	bl	8003a10 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e46:	193b      	adds	r3, r7, r4
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d104      	bne.n	8001e5c <HAL_InitTick+0x4c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e52:	f001 fdb1 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8001e56:	0003      	movs	r3, r0
 8001e58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e5a:	e004      	b.n	8001e66 <HAL_InitTick+0x56>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e5c:	f001 fdac 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8001e60:	0003      	movs	r3, r0
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e68:	4923      	ldr	r1, [pc, #140]	; (8001ef8 <HAL_InitTick+0xe8>)
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f7fe f968 	bl	8000140 <__udivsi3>
 8001e70:	0003      	movs	r3, r0
 8001e72:	3b01      	subs	r3, #1
 8001e74:	623b      	str	r3, [r7, #32]

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001e76:	4b21      	ldr	r3, [pc, #132]	; (8001efc <HAL_InitTick+0xec>)
 8001e78:	2280      	movs	r2, #128	; 0x80
 8001e7a:	05d2      	lsls	r2, r2, #23
 8001e7c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001e7e:	4b1f      	ldr	r3, [pc, #124]	; (8001efc <HAL_InitTick+0xec>)
 8001e80:	4a1f      	ldr	r2, [pc, #124]	; (8001f00 <HAL_InitTick+0xf0>)
 8001e82:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001e84:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <HAL_InitTick+0xec>)
 8001e86:	6a3a      	ldr	r2, [r7, #32]
 8001e88:	605a      	str	r2, [r3, #4]
  htim2.Init.ClockDivision = 0;
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	; (8001efc <HAL_InitTick+0xec>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e90:	4b1a      	ldr	r3, [pc, #104]	; (8001efc <HAL_InitTick+0xec>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8001e96:	252b      	movs	r5, #43	; 0x2b
 8001e98:	197c      	adds	r4, r7, r5
 8001e9a:	4b18      	ldr	r3, [pc, #96]	; (8001efc <HAL_InitTick+0xec>)
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f001 ff87 	bl	8003db0 <HAL_TIM_Base_Init>
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8001ea6:	197b      	adds	r3, r7, r5
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d11b      	bne.n	8001ee6 <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001eae:	197c      	adds	r4, r7, r5
 8001eb0:	4b12      	ldr	r3, [pc, #72]	; (8001efc <HAL_InitTick+0xec>)
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f001 ffc4 	bl	8003e40 <HAL_TIM_Base_Start_IT>
 8001eb8:	0003      	movs	r3, r0
 8001eba:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8001ebc:	197b      	adds	r3, r7, r5
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d110      	bne.n	8001ee6 <HAL_InitTick+0xd6>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d809      	bhi.n	8001ede <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	0019      	movs	r1, r3
 8001ed0:	200f      	movs	r0, #15
 8001ed2:	f000 fa9f 	bl	8002414 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <HAL_InitTick+0xf4>)
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	e003      	b.n	8001ee6 <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 8001ede:	232b      	movs	r3, #43	; 0x2b
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8001ee6:	232b      	movs	r3, #43	; 0x2b
 8001ee8:	18fb      	adds	r3, r7, r3
 8001eea:	781b      	ldrb	r3, [r3, #0]
}
 8001eec:	0018      	movs	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b00c      	add	sp, #48	; 0x30
 8001ef2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	000f4240 	.word	0x000f4240
 8001efc:	2000012c 	.word	0x2000012c
 8001f00:	000003e7 	.word	0x000003e7
 8001f04:	20000014 	.word	0x20000014

08001f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f0c:	e7fe      	b.n	8001f0c <NMI_Handler+0x4>

08001f0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f12:	e7fe      	b.n	8001f12 <HardFault_Handler+0x4>

08001f14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f18:	46c0      	nop			; (mov r8, r8)
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f22:	46c0      	nop			; (mov r8, r8)
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f2c:	46c0      	nop			; (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001f36:	f000 ff5f 	bl	8002df8 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f44:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <TIM2_IRQHandler+0x14>)
 8001f46:	0018      	movs	r0, r3
 8001f48:	f001 ffcc 	bl	8003ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f4c:	46c0      	nop			; (mov r8, r8)
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	2000012c 	.word	0x2000012c

08001f58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <USART2_IRQHandler+0x14>)
 8001f5e:	0018      	movs	r0, r3
 8001f60:	f002 fa78 	bl	8004454 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f64:	46c0      	nop			; (mov r8, r8)
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	20000170 	.word	0x20000170

08001f70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  return 1;
 8001f74:	2301      	movs	r3, #1
}
 8001f76:	0018      	movs	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <_kill>:

int _kill(int pid, int sig)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f86:	f004 f913 	bl	80061b0 <__errno>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	2216      	movs	r2, #22
 8001f8e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f90:	2301      	movs	r3, #1
 8001f92:	425b      	negs	r3, r3
}
 8001f94:	0018      	movs	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	b002      	add	sp, #8
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <_exit>:

void _exit (int status)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	425a      	negs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	0011      	movs	r1, r2
 8001fac:	0018      	movs	r0, r3
 8001fae:	f7ff ffe5 	bl	8001f7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fb2:	e7fe      	b.n	8001fb2 <_exit+0x16>

08001fb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	e00a      	b.n	8001fdc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fc6:	e000      	b.n	8001fca <_read+0x16>
 8001fc8:	bf00      	nop
 8001fca:	0001      	movs	r1, r0
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	60ba      	str	r2, [r7, #8]
 8001fd2:	b2ca      	uxtb	r2, r1
 8001fd4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	697a      	ldr	r2, [r7, #20]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	dbf0      	blt.n	8001fc6 <_read+0x12>
  }

  return len;
 8001fe4:	687b      	ldr	r3, [r7, #4]
}
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	b006      	add	sp, #24
 8001fec:	bd80      	pop	{r7, pc}

08001fee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b086      	sub	sp, #24
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	e009      	b.n	8002014 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	1c5a      	adds	r2, r3, #1
 8002004:	60ba      	str	r2, [r7, #8]
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	0018      	movs	r0, r3
 800200a:	f7ff f88f 	bl	800112c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	3301      	adds	r3, #1
 8002012:	617b      	str	r3, [r7, #20]
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	429a      	cmp	r2, r3
 800201a:	dbf1      	blt.n	8002000 <_write+0x12>
  }
  return len;
 800201c:	687b      	ldr	r3, [r7, #4]
}
 800201e:	0018      	movs	r0, r3
 8002020:	46bd      	mov	sp, r7
 8002022:	b006      	add	sp, #24
 8002024:	bd80      	pop	{r7, pc}

08002026 <_close>:

int _close(int file)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b082      	sub	sp, #8
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800202e:	2301      	movs	r3, #1
 8002030:	425b      	negs	r3, r3
}
 8002032:	0018      	movs	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	b002      	add	sp, #8
 8002038:	bd80      	pop	{r7, pc}

0800203a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2280      	movs	r2, #128	; 0x80
 8002048:	0192      	lsls	r2, r2, #6
 800204a:	605a      	str	r2, [r3, #4]
  return 0;
 800204c:	2300      	movs	r3, #0
}
 800204e:	0018      	movs	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	b002      	add	sp, #8
 8002054:	bd80      	pop	{r7, pc}

08002056 <_isatty>:

int _isatty(int file)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800205e:	2301      	movs	r3, #1
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	b002      	add	sp, #8
 8002066:	bd80      	pop	{r7, pc}

08002068 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002074:	2300      	movs	r3, #0
}
 8002076:	0018      	movs	r0, r3
 8002078:	46bd      	mov	sp, r7
 800207a:	b004      	add	sp, #16
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002088:	4a14      	ldr	r2, [pc, #80]	; (80020dc <_sbrk+0x5c>)
 800208a:	4b15      	ldr	r3, [pc, #84]	; (80020e0 <_sbrk+0x60>)
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002094:	4b13      	ldr	r3, [pc, #76]	; (80020e4 <_sbrk+0x64>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d102      	bne.n	80020a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800209c:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <_sbrk+0x64>)
 800209e:	4a12      	ldr	r2, [pc, #72]	; (80020e8 <_sbrk+0x68>)
 80020a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020a2:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <_sbrk+0x64>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	18d3      	adds	r3, r2, r3
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d207      	bcs.n	80020c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020b0:	f004 f87e 	bl	80061b0 <__errno>
 80020b4:	0003      	movs	r3, r0
 80020b6:	220c      	movs	r2, #12
 80020b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ba:	2301      	movs	r3, #1
 80020bc:	425b      	negs	r3, r3
 80020be:	e009      	b.n	80020d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020c0:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <_sbrk+0x64>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020c6:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <_sbrk+0x64>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	18d2      	adds	r2, r2, r3
 80020ce:	4b05      	ldr	r3, [pc, #20]	; (80020e4 <_sbrk+0x64>)
 80020d0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	0018      	movs	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b006      	add	sp, #24
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20005000 	.word	0x20005000
 80020e0:	00000400 	.word	0x00000400
 80020e4:	2000016c 	.word	0x2000016c
 80020e8:	20000360 	.word	0x20000360

080020ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020f0:	46c0      	nop			; (mov r8, r8)
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020fc:	4b14      	ldr	r3, [pc, #80]	; (8002150 <MX_USART2_UART_Init+0x58>)
 80020fe:	4a15      	ldr	r2, [pc, #84]	; (8002154 <MX_USART2_UART_Init+0x5c>)
 8002100:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002102:	4b13      	ldr	r3, [pc, #76]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002104:	22e1      	movs	r2, #225	; 0xe1
 8002106:	0252      	lsls	r2, r2, #9
 8002108:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800210a:	4b11      	ldr	r3, [pc, #68]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800210c:	2200      	movs	r2, #0
 800210e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002110:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002112:	2200      	movs	r2, #0
 8002114:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002118:	2200      	movs	r2, #0
 800211a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800211c:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800211e:	220c      	movs	r2, #12
 8002120:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002122:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002124:	2200      	movs	r2, #0
 8002126:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002128:	4b09      	ldr	r3, [pc, #36]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800212a:	2200      	movs	r2, #0
 800212c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800212e:	4b08      	ldr	r3, [pc, #32]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002130:	2200      	movs	r2, #0
 8002132:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002136:	2200      	movs	r2, #0
 8002138:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800213c:	0018      	movs	r0, r3
 800213e:	f002 f837 	bl	80041b0 <HAL_UART_Init>
 8002142:	1e03      	subs	r3, r0, #0
 8002144:	d001      	beq.n	800214a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002146:	f7ff fe41 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800214a:	46c0      	nop			; (mov r8, r8)
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000170 	.word	0x20000170
 8002154:	40004400 	.word	0x40004400

08002158 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002158:	b590      	push	{r4, r7, lr}
 800215a:	b089      	sub	sp, #36	; 0x24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002160:	240c      	movs	r4, #12
 8002162:	193b      	adds	r3, r7, r4
 8002164:	0018      	movs	r0, r3
 8002166:	2314      	movs	r3, #20
 8002168:	001a      	movs	r2, r3
 800216a:	2100      	movs	r1, #0
 800216c:	f003 ff0c 	bl	8005f88 <memset>
  if(uartHandle->Instance==USART2)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a1c      	ldr	r2, [pc, #112]	; (80021e8 <HAL_UART_MspInit+0x90>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d131      	bne.n	80021de <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800217a:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <HAL_UART_MspInit+0x94>)
 800217c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800217e:	4b1b      	ldr	r3, [pc, #108]	; (80021ec <HAL_UART_MspInit+0x94>)
 8002180:	2180      	movs	r1, #128	; 0x80
 8002182:	0289      	lsls	r1, r1, #10
 8002184:	430a      	orrs	r2, r1
 8002186:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002188:	4b18      	ldr	r3, [pc, #96]	; (80021ec <HAL_UART_MspInit+0x94>)
 800218a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800218c:	4b17      	ldr	r3, [pc, #92]	; (80021ec <HAL_UART_MspInit+0x94>)
 800218e:	2101      	movs	r1, #1
 8002190:	430a      	orrs	r2, r1
 8002192:	62da      	str	r2, [r3, #44]	; 0x2c
 8002194:	4b15      	ldr	r3, [pc, #84]	; (80021ec <HAL_UART_MspInit+0x94>)
 8002196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002198:	2201      	movs	r2, #1
 800219a:	4013      	ands	r3, r2
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80021a0:	0021      	movs	r1, r4
 80021a2:	187b      	adds	r3, r7, r1
 80021a4:	220c      	movs	r2, #12
 80021a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	187b      	adds	r3, r7, r1
 80021aa:	2202      	movs	r2, #2
 80021ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ae:	187b      	adds	r3, r7, r1
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b4:	187b      	adds	r3, r7, r1
 80021b6:	2203      	movs	r2, #3
 80021b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80021ba:	187b      	adds	r3, r7, r1
 80021bc:	2204      	movs	r2, #4
 80021be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c0:	187a      	adds	r2, r7, r1
 80021c2:	23a0      	movs	r3, #160	; 0xa0
 80021c4:	05db      	lsls	r3, r3, #23
 80021c6:	0011      	movs	r1, r2
 80021c8:	0018      	movs	r0, r3
 80021ca:	f000 fc09 	bl	80029e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80021ce:	2200      	movs	r2, #0
 80021d0:	2103      	movs	r1, #3
 80021d2:	201c      	movs	r0, #28
 80021d4:	f000 f91e 	bl	8002414 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021d8:	201c      	movs	r0, #28
 80021da:	f000 f930 	bl	800243e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	46bd      	mov	sp, r7
 80021e2:	b009      	add	sp, #36	; 0x24
 80021e4:	bd90      	pop	{r4, r7, pc}
 80021e6:	46c0      	nop			; (mov r8, r8)
 80021e8:	40004400 	.word	0x40004400
 80021ec:	40021000 	.word	0x40021000

080021f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80021f0:	480d      	ldr	r0, [pc, #52]	; (8002228 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80021f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80021f4:	f7ff ff7a 	bl	80020ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021f8:	480c      	ldr	r0, [pc, #48]	; (800222c <LoopForever+0x6>)
  ldr r1, =_edata
 80021fa:	490d      	ldr	r1, [pc, #52]	; (8002230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021fc:	4a0d      	ldr	r2, [pc, #52]	; (8002234 <LoopForever+0xe>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002200:	e002      	b.n	8002208 <LoopCopyDataInit>

08002202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002206:	3304      	adds	r3, #4

08002208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800220a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800220c:	d3f9      	bcc.n	8002202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220e:	4a0a      	ldr	r2, [pc, #40]	; (8002238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002210:	4c0a      	ldr	r4, [pc, #40]	; (800223c <LoopForever+0x16>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002214:	e001      	b.n	800221a <LoopFillZerobss>

08002216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002218:	3204      	adds	r2, #4

0800221a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800221a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800221c:	d3fb      	bcc.n	8002216 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800221e:	f003 ffcd 	bl	80061bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002222:	f7ff f803 	bl	800122c <main>

08002226 <LoopForever>:

LoopForever:
    b LoopForever
 8002226:	e7fe      	b.n	8002226 <LoopForever>
   ldr   r0, =_estack
 8002228:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800222c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002230:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002234:	08007380 	.word	0x08007380
  ldr r2, =_sbss
 8002238:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800223c:	20000360 	.word	0x20000360

08002240 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002240:	e7fe      	b.n	8002240 <ADC1_COMP_IRQHandler>
	...

08002244 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800224a:	1dfb      	adds	r3, r7, #7
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002250:	4b0b      	ldr	r3, [pc, #44]	; (8002280 <HAL_Init+0x3c>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b0a      	ldr	r3, [pc, #40]	; (8002280 <HAL_Init+0x3c>)
 8002256:	2140      	movs	r1, #64	; 0x40
 8002258:	430a      	orrs	r2, r1
 800225a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800225c:	2003      	movs	r0, #3
 800225e:	f7ff fdd7 	bl	8001e10 <HAL_InitTick>
 8002262:	1e03      	subs	r3, r0, #0
 8002264:	d003      	beq.n	800226e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002266:	1dfb      	adds	r3, r7, #7
 8002268:	2201      	movs	r2, #1
 800226a:	701a      	strb	r2, [r3, #0]
 800226c:	e001      	b.n	8002272 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800226e:	f7ff fdb3 	bl	8001dd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002272:	1dfb      	adds	r3, r7, #7
 8002274:	781b      	ldrb	r3, [r3, #0]
}
 8002276:	0018      	movs	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	b002      	add	sp, #8
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	40022000 	.word	0x40022000

08002284 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <HAL_IncTick+0x1c>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	001a      	movs	r2, r3
 800228e:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <HAL_IncTick+0x20>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	18d2      	adds	r2, r2, r3
 8002294:	4b03      	ldr	r3, [pc, #12]	; (80022a4 <HAL_IncTick+0x20>)
 8002296:	601a      	str	r2, [r3, #0]
}
 8002298:	46c0      	nop			; (mov r8, r8)
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	20000018 	.word	0x20000018
 80022a4:	200001f8 	.word	0x200001f8

080022a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  return uwTick;
 80022ac:	4b02      	ldr	r3, [pc, #8]	; (80022b8 <HAL_GetTick+0x10>)
 80022ae:	681b      	ldr	r3, [r3, #0]
}
 80022b0:	0018      	movs	r0, r3
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	200001f8 	.word	0x200001f8

080022bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022c4:	f7ff fff0 	bl	80022a8 <HAL_GetTick>
 80022c8:	0003      	movs	r3, r0
 80022ca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	3301      	adds	r3, #1
 80022d4:	d005      	beq.n	80022e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022d6:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <HAL_Delay+0x44>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	001a      	movs	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	189b      	adds	r3, r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022e2:	46c0      	nop			; (mov r8, r8)
 80022e4:	f7ff ffe0 	bl	80022a8 <HAL_GetTick>
 80022e8:	0002      	movs	r2, r0
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d8f7      	bhi.n	80022e4 <HAL_Delay+0x28>
  {
  }
}
 80022f4:	46c0      	nop			; (mov r8, r8)
 80022f6:	46c0      	nop			; (mov r8, r8)
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b004      	add	sp, #16
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	20000018 	.word	0x20000018

08002304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{  if ((int32_t)(IRQn) >= 0)
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	0002      	movs	r2, r0
 800230c:	1dfb      	adds	r3, r7, #7
 800230e:	701a      	strb	r2, [r3, #0]
 8002310:	1dfb      	adds	r3, r7, #7
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b7f      	cmp	r3, #127	; 0x7f
 8002316:	d809      	bhi.n	800232c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002318:	1dfb      	adds	r3, r7, #7
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	001a      	movs	r2, r3
 800231e:	231f      	movs	r3, #31
 8002320:	401a      	ands	r2, r3
 8002322:	4b04      	ldr	r3, [pc, #16]	; (8002334 <__NVIC_EnableIRQ+0x30>)
 8002324:	2101      	movs	r1, #1
 8002326:	4091      	lsls	r1, r2
 8002328:	000a      	movs	r2, r1
 800232a:	601a      	str	r2, [r3, #0]
  }
}
 800232c:	46c0      	nop			; (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	b002      	add	sp, #8
 8002332:	bd80      	pop	{r7, pc}
 8002334:	e000e100 	.word	0xe000e100

08002338 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002338:	b590      	push	{r4, r7, lr}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	0002      	movs	r2, r0
 8002340:	6039      	str	r1, [r7, #0]
 8002342:	1dfb      	adds	r3, r7, #7
 8002344:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002346:	1dfb      	adds	r3, r7, #7
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b7f      	cmp	r3, #127	; 0x7f
 800234c:	d828      	bhi.n	80023a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800234e:	4a2f      	ldr	r2, [pc, #188]	; (800240c <__NVIC_SetPriority+0xd4>)
 8002350:	1dfb      	adds	r3, r7, #7
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	b25b      	sxtb	r3, r3
 8002356:	089b      	lsrs	r3, r3, #2
 8002358:	33c0      	adds	r3, #192	; 0xc0
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	589b      	ldr	r3, [r3, r2]
 800235e:	1dfa      	adds	r2, r7, #7
 8002360:	7812      	ldrb	r2, [r2, #0]
 8002362:	0011      	movs	r1, r2
 8002364:	2203      	movs	r2, #3
 8002366:	400a      	ands	r2, r1
 8002368:	00d2      	lsls	r2, r2, #3
 800236a:	21ff      	movs	r1, #255	; 0xff
 800236c:	4091      	lsls	r1, r2
 800236e:	000a      	movs	r2, r1
 8002370:	43d2      	mvns	r2, r2
 8002372:	401a      	ands	r2, r3
 8002374:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	019b      	lsls	r3, r3, #6
 800237a:	22ff      	movs	r2, #255	; 0xff
 800237c:	401a      	ands	r2, r3
 800237e:	1dfb      	adds	r3, r7, #7
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	0018      	movs	r0, r3
 8002384:	2303      	movs	r3, #3
 8002386:	4003      	ands	r3, r0
 8002388:	00db      	lsls	r3, r3, #3
 800238a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800238c:	481f      	ldr	r0, [pc, #124]	; (800240c <__NVIC_SetPriority+0xd4>)
 800238e:	1dfb      	adds	r3, r7, #7
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	b25b      	sxtb	r3, r3
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	430a      	orrs	r2, r1
 8002398:	33c0      	adds	r3, #192	; 0xc0
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800239e:	e031      	b.n	8002404 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023a0:	4a1b      	ldr	r2, [pc, #108]	; (8002410 <__NVIC_SetPriority+0xd8>)
 80023a2:	1dfb      	adds	r3, r7, #7
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	0019      	movs	r1, r3
 80023a8:	230f      	movs	r3, #15
 80023aa:	400b      	ands	r3, r1
 80023ac:	3b08      	subs	r3, #8
 80023ae:	089b      	lsrs	r3, r3, #2
 80023b0:	3306      	adds	r3, #6
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	18d3      	adds	r3, r2, r3
 80023b6:	3304      	adds	r3, #4
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	1dfa      	adds	r2, r7, #7
 80023bc:	7812      	ldrb	r2, [r2, #0]
 80023be:	0011      	movs	r1, r2
 80023c0:	2203      	movs	r2, #3
 80023c2:	400a      	ands	r2, r1
 80023c4:	00d2      	lsls	r2, r2, #3
 80023c6:	21ff      	movs	r1, #255	; 0xff
 80023c8:	4091      	lsls	r1, r2
 80023ca:	000a      	movs	r2, r1
 80023cc:	43d2      	mvns	r2, r2
 80023ce:	401a      	ands	r2, r3
 80023d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	019b      	lsls	r3, r3, #6
 80023d6:	22ff      	movs	r2, #255	; 0xff
 80023d8:	401a      	ands	r2, r3
 80023da:	1dfb      	adds	r3, r7, #7
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	0018      	movs	r0, r3
 80023e0:	2303      	movs	r3, #3
 80023e2:	4003      	ands	r3, r0
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023e8:	4809      	ldr	r0, [pc, #36]	; (8002410 <__NVIC_SetPriority+0xd8>)
 80023ea:	1dfb      	adds	r3, r7, #7
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	001c      	movs	r4, r3
 80023f0:	230f      	movs	r3, #15
 80023f2:	4023      	ands	r3, r4
 80023f4:	3b08      	subs	r3, #8
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	430a      	orrs	r2, r1
 80023fa:	3306      	adds	r3, #6
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	18c3      	adds	r3, r0, r3
 8002400:	3304      	adds	r3, #4
 8002402:	601a      	str	r2, [r3, #0]
}
 8002404:	46c0      	nop			; (mov r8, r8)
 8002406:	46bd      	mov	sp, r7
 8002408:	b003      	add	sp, #12
 800240a:	bd90      	pop	{r4, r7, pc}
 800240c:	e000e100 	.word	0xe000e100
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
 800241e:	210f      	movs	r1, #15
 8002420:	187b      	adds	r3, r7, r1
 8002422:	1c02      	adds	r2, r0, #0
 8002424:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	187b      	adds	r3, r7, r1
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	b25b      	sxtb	r3, r3
 800242e:	0011      	movs	r1, r2
 8002430:	0018      	movs	r0, r3
 8002432:	f7ff ff81 	bl	8002338 <__NVIC_SetPriority>
}
 8002436:	46c0      	nop			; (mov r8, r8)
 8002438:	46bd      	mov	sp, r7
 800243a:	b004      	add	sp, #16
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	0002      	movs	r2, r0
 8002446:	1dfb      	adds	r3, r7, #7
 8002448:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	b25b      	sxtb	r3, r3
 8002450:	0018      	movs	r0, r3
 8002452:	f7ff ff57 	bl	8002304 <__NVIC_EnableIRQ>
}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	46bd      	mov	sp, r7
 800245a:	b002      	add	sp, #8
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b084      	sub	sp, #16
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002466:	230f      	movs	r3, #15
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2225      	movs	r2, #37	; 0x25
 8002472:	5c9b      	ldrb	r3, [r3, r2]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d008      	beq.n	800248c <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2204      	movs	r2, #4
 800247e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2224      	movs	r2, #36	; 0x24
 8002484:	2100      	movs	r1, #0
 8002486:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e024      	b.n	80024d6 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	210e      	movs	r1, #14
 8002498:	438a      	bics	r2, r1
 800249a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2101      	movs	r1, #1
 80024a8:	438a      	bics	r2, r1
 80024aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b0:	221c      	movs	r2, #28
 80024b2:	401a      	ands	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	2101      	movs	r1, #1
 80024ba:	4091      	lsls	r1, r2
 80024bc:	000a      	movs	r2, r1
 80024be:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2225      	movs	r2, #37	; 0x25
 80024c4:	2101      	movs	r1, #1
 80024c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2224      	movs	r2, #36	; 0x24
 80024cc:	2100      	movs	r1, #0
 80024ce:	5499      	strb	r1, [r3, r2]

    return status;
 80024d0:	230f      	movs	r3, #15
 80024d2:	18fb      	adds	r3, r7, r3
 80024d4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80024d6:	0018      	movs	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	b004      	add	sp, #16
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024e6:	210f      	movs	r1, #15
 80024e8:	187b      	adds	r3, r7, r1
 80024ea:	2200      	movs	r2, #0
 80024ec:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2225      	movs	r2, #37	; 0x25
 80024f2:	5c9b      	ldrb	r3, [r3, r2]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d006      	beq.n	8002508 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2204      	movs	r2, #4
 80024fe:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002500:	187b      	adds	r3, r7, r1
 8002502:	2201      	movs	r2, #1
 8002504:	701a      	strb	r2, [r3, #0]
 8002506:	e02a      	b.n	800255e <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	210e      	movs	r1, #14
 8002514:	438a      	bics	r2, r1
 8002516:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2101      	movs	r1, #1
 8002524:	438a      	bics	r2, r1
 8002526:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252c:	221c      	movs	r2, #28
 800252e:	401a      	ands	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	2101      	movs	r1, #1
 8002536:	4091      	lsls	r1, r2
 8002538:	000a      	movs	r2, r1
 800253a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2225      	movs	r2, #37	; 0x25
 8002540:	2101      	movs	r1, #1
 8002542:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2224      	movs	r2, #36	; 0x24
 8002548:	2100      	movs	r1, #0
 800254a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002550:	2b00      	cmp	r3, #0
 8002552:	d004      	beq.n	800255e <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	0010      	movs	r0, r2
 800255c:	4798      	blx	r3
    }
  }
  return status;
 800255e:	230f      	movs	r3, #15
 8002560:	18fb      	adds	r3, r7, r3
 8002562:	781b      	ldrb	r3, [r3, #0]
}
 8002564:	0018      	movs	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	b004      	add	sp, #16
 800256a:	bd80      	pop	{r7, pc}

0800256c <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 800256c:	b5b0      	push	{r4, r5, r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002578:	2317      	movs	r3, #23
 800257a:	18fb      	adds	r3, r7, r3
 800257c:	2201      	movs	r2, #1
 800257e:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002580:	4b16      	ldr	r3, [pc, #88]	; (80025dc <HAL_FLASH_Program+0x70>)
 8002582:	7c1b      	ldrb	r3, [r3, #16]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <HAL_FLASH_Program+0x20>
 8002588:	2302      	movs	r3, #2
 800258a:	e022      	b.n	80025d2 <HAL_FLASH_Program+0x66>
 800258c:	4b13      	ldr	r3, [pc, #76]	; (80025dc <HAL_FLASH_Program+0x70>)
 800258e:	2201      	movs	r2, #1
 8002590:	741a      	strb	r2, [r3, #16]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002592:	2517      	movs	r5, #23
 8002594:	197c      	adds	r4, r7, r5
 8002596:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <HAL_FLASH_Program+0x74>)
 8002598:	0018      	movs	r0, r3
 800259a:	f000 f88b 	bl	80026b4 <FLASH_WaitForLastOperation>
 800259e:	0003      	movs	r3, r0
 80025a0:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 80025a2:	0029      	movs	r1, r5
 80025a4:	187b      	adds	r3, r7, r1
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10c      	bne.n	80025c6 <HAL_FLASH_Program+0x5a>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80025ac:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <HAL_FLASH_Program+0x70>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	615a      	str	r2, [r3, #20]

    /*Program word (32-bit) at a specified address.*/
    *(__IO uint32_t *)Address = Data;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80025b8:	187c      	adds	r4, r7, r1
 80025ba:	4b09      	ldr	r3, [pc, #36]	; (80025e0 <HAL_FLASH_Program+0x74>)
 80025bc:	0018      	movs	r0, r3
 80025be:	f000 f879 	bl	80026b4 <FLASH_WaitForLastOperation>
 80025c2:	0003      	movs	r3, r0
 80025c4:	7023      	strb	r3, [r4, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80025c6:	4b05      	ldr	r3, [pc, #20]	; (80025dc <HAL_FLASH_Program+0x70>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	741a      	strb	r2, [r3, #16]

  return status;
 80025cc:	2317      	movs	r3, #23
 80025ce:	18fb      	adds	r3, r7, r3
 80025d0:	781b      	ldrb	r3, [r3, #0]
}
 80025d2:	0018      	movs	r0, r3
 80025d4:	46bd      	mov	sp, r7
 80025d6:	b006      	add	sp, #24
 80025d8:	bdb0      	pop	{r4, r5, r7, pc}
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	200001fc 	.word	0x200001fc
 80025e0:	0000c350 	.word	0x0000c350

080025e4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
  uint32_t primask_bit;

  /* Unlocking FLASH_PECR register access*/
  if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 80025ea:	4b23      	ldr	r3, [pc, #140]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d11a      	bne.n	800262c <HAL_FLASH_Unlock+0x48>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025f6:	f3ef 8310 	mrs	r3, PRIMASK
 80025fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80025fc:	68fb      	ldr	r3, [r7, #12]
  {
    /* Disable interrupts to avoid any interruption during unlock sequence */
    primask_bit = __get_PRIMASK();
 80025fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002600:	b672      	cpsid	i
}
 8002602:	46c0      	nop			; (mov r8, r8)
    __disable_irq();

    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY1);
 8002604:	4b1c      	ldr	r3, [pc, #112]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 8002606:	4a1d      	ldr	r2, [pc, #116]	; (800267c <HAL_FLASH_Unlock+0x98>)
 8002608:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY2);
 800260a:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 800260c:	4a1c      	ldr	r2, [pc, #112]	; (8002680 <HAL_FLASH_Unlock+0x9c>)
 800260e:	60da      	str	r2, [r3, #12]
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	f383 8810 	msr	PRIMASK, r3
}
 800261a:	46c0      	nop			; (mov r8, r8)

    /* Re-enable the interrupts: restore previous priority mask */
    __set_PRIMASK(primask_bit);

    if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 800261c:	4b16      	ldr	r3, [pc, #88]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	4013      	ands	r3, r2
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <HAL_FLASH_Unlock+0x48>
    {
      return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e021      	b.n	8002670 <HAL_FLASH_Unlock+0x8c>
    }
  }

  if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 800262c:	4b12      	ldr	r3, [pc, #72]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2202      	movs	r2, #2
 8002632:	4013      	ands	r3, r2
 8002634:	2b02      	cmp	r3, #2
 8002636:	d11a      	bne.n	800266e <HAL_FLASH_Unlock+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002638:	f3ef 8310 	mrs	r3, PRIMASK
 800263c:	607b      	str	r3, [r7, #4]
  return(result);
 800263e:	687b      	ldr	r3, [r7, #4]
  {
    /* Disable interrupts to avoid any interruption during unlock sequence */
    primask_bit = __get_PRIMASK();
 8002640:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002642:	b672      	cpsid	i
}
 8002644:	46c0      	nop			; (mov r8, r8)
    __disable_irq();

    /* Unlocking the program memory access */
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY1);
 8002646:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 8002648:	4a0e      	ldr	r2, [pc, #56]	; (8002684 <HAL_FLASH_Unlock+0xa0>)
 800264a:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY2);  
 800264c:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 800264e:	4a0e      	ldr	r2, [pc, #56]	; (8002688 <HAL_FLASH_Unlock+0xa4>)
 8002650:	611a      	str	r2, [r3, #16]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	f383 8810 	msr	PRIMASK, r3
}
 800265c:	46c0      	nop			; (mov r8, r8)

    /* Re-enable the interrupts: restore previous priority mask */
    __set_PRIMASK(primask_bit);

    if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 800265e:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_FLASH_Unlock+0x94>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2202      	movs	r2, #2
 8002664:	4013      	ands	r3, r2
 8002666:	2b02      	cmp	r3, #2
 8002668:	d101      	bne.n	800266e <HAL_FLASH_Unlock+0x8a>
    {
      return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <HAL_FLASH_Unlock+0x8c>
    }
  }

  return HAL_OK; 
 800266e:	2300      	movs	r3, #0
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b006      	add	sp, #24
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40022000 	.word	0x40022000
 800267c:	89abcdef 	.word	0x89abcdef
 8002680:	02030405 	.word	0x02030405
 8002684:	8c9daebf 	.word	0x8c9daebf
 8002688:	13141516 	.word	0x13141516

0800268c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* Set the PRGLOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PRGLOCK);
 8002690:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <HAL_FLASH_Lock+0x24>)
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <HAL_FLASH_Lock+0x24>)
 8002696:	2102      	movs	r1, #2
 8002698:	430a      	orrs	r2, r1
 800269a:	605a      	str	r2, [r3, #4]
  
  /* Set the PELOCK Bit to lock the PECR Register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 800269c:	4b04      	ldr	r3, [pc, #16]	; (80026b0 <HAL_FLASH_Lock+0x24>)
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	4b03      	ldr	r3, [pc, #12]	; (80026b0 <HAL_FLASH_Lock+0x24>)
 80026a2:	2101      	movs	r1, #1
 80026a4:	430a      	orrs	r2, r1
 80026a6:	605a      	str	r2, [r3, #4]

  return HAL_OK;  
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	0018      	movs	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40022000 	.word	0x40022000

080026b4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80026bc:	f7ff fdf4 	bl	80022a8 <HAL_GetTick>
 80026c0:	0003      	movs	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80026c4:	e00f      	b.n	80026e6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3301      	adds	r3, #1
 80026ca:	d00c      	beq.n	80026e6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d007      	beq.n	80026e2 <FLASH_WaitForLastOperation+0x2e>
 80026d2:	f7ff fde9 	bl	80022a8 <HAL_GetTick>
 80026d6:	0002      	movs	r2, r0
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d201      	bcs.n	80026e6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e052      	b.n	800278c <FLASH_WaitForLastOperation+0xd8>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80026e6:	4b2b      	ldr	r3, [pc, #172]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	2201      	movs	r2, #1
 80026ec:	4013      	ands	r3, r2
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d0e9      	beq.n	80026c6 <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80026f2:	4b28      	ldr	r3, [pc, #160]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	2202      	movs	r2, #2
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d102      	bne.n	8002704 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80026fe:	4b25      	ldr	r3, [pc, #148]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 8002700:	2202      	movs	r2, #2
 8002702:	619a      	str	r2, [r3, #24]
  }
  
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002704:	4b23      	ldr	r3, [pc, #140]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 8002706:	699a      	ldr	r2, [r3, #24]
 8002708:	2380      	movs	r3, #128	; 0x80
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	401a      	ands	r2, r3
 800270e:	2380      	movs	r3, #128	; 0x80
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	429a      	cmp	r2, r3
 8002714:	d035      	beq.n	8002782 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002716:	4b1f      	ldr	r3, [pc, #124]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 8002718:	699a      	ldr	r2, [r3, #24]
 800271a:	2380      	movs	r3, #128	; 0x80
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	401a      	ands	r2, r3
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	429a      	cmp	r2, r3
 8002726:	d02c      	beq.n	8002782 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002728:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 800272a:	699a      	ldr	r2, [r3, #24]
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	429a      	cmp	r2, r3
 8002738:	d023      	beq.n	8002782 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 800273a:	4b16      	ldr	r3, [pc, #88]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 800273c:	699a      	ldr	r2, [r3, #24]
 800273e:	2380      	movs	r3, #128	; 0x80
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002744:	2380      	movs	r3, #128	; 0x80
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	429a      	cmp	r2, r3
 800274a:	d01a      	beq.n	8002782 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 800274c:	4b11      	ldr	r3, [pc, #68]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 800274e:	699a      	ldr	r2, [r3, #24]
 8002750:	2380      	movs	r3, #128	; 0x80
 8002752:	019b      	lsls	r3, r3, #6
 8002754:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8002756:	2380      	movs	r3, #128	; 0x80
 8002758:	019b      	lsls	r3, r3, #6
 800275a:	429a      	cmp	r2, r3
 800275c:	d011      	beq.n	8002782 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 800275e:	4b0d      	ldr	r3, [pc, #52]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 8002760:	699a      	ldr	r2, [r3, #24]
 8002762:	2380      	movs	r3, #128	; 0x80
 8002764:	029b      	lsls	r3, r3, #10
 8002766:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	029b      	lsls	r3, r3, #10
 800276c:	429a      	cmp	r2, r3
 800276e:	d008      	beq.n	8002782 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 8002770:	4b08      	ldr	r3, [pc, #32]	; (8002794 <FLASH_WaitForLastOperation+0xe0>)
 8002772:	699a      	ldr	r2, [r3, #24]
 8002774:	2380      	movs	r3, #128	; 0x80
 8002776:	025b      	lsls	r3, r3, #9
 8002778:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 800277a:	2380      	movs	r3, #128	; 0x80
 800277c:	025b      	lsls	r3, r3, #9
 800277e:	429a      	cmp	r2, r3
 8002780:	d103      	bne.n	800278a <FLASH_WaitForLastOperation+0xd6>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    FLASH_SetErrorCode();
 8002782:	f000 f809 	bl	8002798 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e000      	b.n	800278c <FLASH_WaitForLastOperation+0xd8>
  }

  /* There is no error flag set */
  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	0018      	movs	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	b004      	add	sp, #16
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40022000 	.word	0x40022000

08002798 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
  uint32_t flags = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80027a2:	4b49      	ldr	r3, [pc, #292]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 80027a4:	699a      	ldr	r2, [r3, #24]
 80027a6:	2380      	movs	r3, #128	; 0x80
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	401a      	ands	r2, r3
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d10a      	bne.n	80027ca <FLASH_SetErrorCode+0x32>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80027b4:	4b45      	ldr	r3, [pc, #276]	; (80028cc <FLASH_SetErrorCode+0x134>)
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	2202      	movs	r2, #2
 80027ba:	431a      	orrs	r2, r3
 80027bc:	4b43      	ldr	r3, [pc, #268]	; (80028cc <FLASH_SetErrorCode+0x134>)
 80027be:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_WRPERR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2280      	movs	r2, #128	; 0x80
 80027c4:	0052      	lsls	r2, r2, #1
 80027c6:	4313      	orrs	r3, r2
 80027c8:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 80027ca:	4b3f      	ldr	r3, [pc, #252]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	2380      	movs	r3, #128	; 0x80
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	401a      	ands	r2, r3
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	429a      	cmp	r2, r3
 80027da:	d10a      	bne.n	80027f2 <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80027dc:	4b3b      	ldr	r3, [pc, #236]	; (80028cc <FLASH_SetErrorCode+0x134>)
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	2201      	movs	r2, #1
 80027e2:	431a      	orrs	r2, r3
 80027e4:	4b39      	ldr	r3, [pc, #228]	; (80028cc <FLASH_SetErrorCode+0x134>)
 80027e6:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_PGAERR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2280      	movs	r2, #128	; 0x80
 80027ec:	0092      	lsls	r2, r2, #2
 80027ee:	4313      	orrs	r3, r2
 80027f0:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 80027f2:	4b35      	ldr	r3, [pc, #212]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 80027f4:	699a      	ldr	r2, [r3, #24]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	401a      	ands	r2, r3
 80027fc:	2380      	movs	r3, #128	; 0x80
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	429a      	cmp	r2, r3
 8002802:	d10a      	bne.n	800281a <FLASH_SetErrorCode+0x82>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8002804:	4b31      	ldr	r3, [pc, #196]	; (80028cc <FLASH_SetErrorCode+0x134>)
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	2208      	movs	r2, #8
 800280a:	431a      	orrs	r2, r3
 800280c:	4b2f      	ldr	r3, [pc, #188]	; (80028cc <FLASH_SetErrorCode+0x134>)
 800280e:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_SIZERR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2280      	movs	r2, #128	; 0x80
 8002814:	00d2      	lsls	r2, r2, #3
 8002816:	4313      	orrs	r3, r2
 8002818:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800281a:	4b2b      	ldr	r3, [pc, #172]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	2380      	movs	r3, #128	; 0x80
 8002820:	011b      	lsls	r3, r3, #4
 8002822:	401a      	ands	r2, r3
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	429a      	cmp	r2, r3
 800282a:	d10a      	bne.n	8002842 <FLASH_SetErrorCode+0xaa>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800282c:	4b27      	ldr	r3, [pc, #156]	; (80028cc <FLASH_SetErrorCode+0x134>)
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	2204      	movs	r2, #4
 8002832:	431a      	orrs	r2, r3
 8002834:	4b25      	ldr	r3, [pc, #148]	; (80028cc <FLASH_SetErrorCode+0x134>)
 8002836:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_OPTVERR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2280      	movs	r2, #128	; 0x80
 800283c:	0112      	lsls	r2, r2, #4
 800283e:	4313      	orrs	r3, r2
 8002840:	607b      	str	r3, [r7, #4]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8002842:	4b21      	ldr	r3, [pc, #132]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 8002844:	699a      	ldr	r2, [r3, #24]
 8002846:	2380      	movs	r3, #128	; 0x80
 8002848:	019b      	lsls	r3, r3, #6
 800284a:	401a      	ands	r2, r3
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	019b      	lsls	r3, r3, #6
 8002850:	429a      	cmp	r2, r3
 8002852:	d10a      	bne.n	800286a <FLASH_SetErrorCode+0xd2>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002854:	4b1d      	ldr	r3, [pc, #116]	; (80028cc <FLASH_SetErrorCode+0x134>)
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	2210      	movs	r2, #16
 800285a:	431a      	orrs	r2, r3
 800285c:	4b1b      	ldr	r3, [pc, #108]	; (80028cc <FLASH_SetErrorCode+0x134>)
 800285e:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_RDERR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2280      	movs	r2, #128	; 0x80
 8002864:	0192      	lsls	r2, r2, #6
 8002866:	4313      	orrs	r3, r2
 8002868:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 800286a:	4b17      	ldr	r3, [pc, #92]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 800286c:	699a      	ldr	r2, [r3, #24]
 800286e:	2380      	movs	r3, #128	; 0x80
 8002870:	029b      	lsls	r3, r3, #10
 8002872:	401a      	ands	r2, r3
 8002874:	2380      	movs	r3, #128	; 0x80
 8002876:	029b      	lsls	r3, r3, #10
 8002878:	429a      	cmp	r2, r3
 800287a:	d109      	bne.n	8002890 <FLASH_SetErrorCode+0xf8>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 800287c:	4b13      	ldr	r3, [pc, #76]	; (80028cc <FLASH_SetErrorCode+0x134>)
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	2220      	movs	r2, #32
 8002882:	431a      	orrs	r2, r3
 8002884:	4b11      	ldr	r3, [pc, #68]	; (80028cc <FLASH_SetErrorCode+0x134>)
 8002886:	615a      	str	r2, [r3, #20]
    flags |= HAL_FLASH_ERROR_FWWERR;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2220      	movs	r2, #32
 800288c:	4313      	orrs	r3, r2
 800288e:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8002890:	4b0d      	ldr	r3, [pc, #52]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 8002892:	699a      	ldr	r2, [r3, #24]
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	025b      	lsls	r3, r3, #9
 8002898:	401a      	ands	r2, r3
 800289a:	2380      	movs	r3, #128	; 0x80
 800289c:	025b      	lsls	r3, r3, #9
 800289e:	429a      	cmp	r2, r3
 80028a0:	d10a      	bne.n	80028b8 <FLASH_SetErrorCode+0x120>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <FLASH_SetErrorCode+0x134>)
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	2240      	movs	r2, #64	; 0x40
 80028a8:	431a      	orrs	r2, r3
 80028aa:	4b08      	ldr	r3, [pc, #32]	; (80028cc <FLASH_SetErrorCode+0x134>)
 80028ac:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_NOTZEROERR;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2280      	movs	r2, #128	; 0x80
 80028b2:	0252      	lsls	r2, r2, #9
 80028b4:	4313      	orrs	r3, r2
 80028b6:	607b      	str	r3, [r7, #4]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80028b8:	4b03      	ldr	r3, [pc, #12]	; (80028c8 <FLASH_SetErrorCode+0x130>)
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	619a      	str	r2, [r3, #24]
}  
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b002      	add	sp, #8
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	40022000 	.word	0x40022000
 80028cc:	200001fc 	.word	0x200001fc

080028d0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80028d0:	b5b0      	push	{r4, r5, r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80028da:	230f      	movs	r3, #15
 80028dc:	18fb      	adds	r3, r7, r3
 80028de:	2201      	movs	r2, #1
 80028e0:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80028e6:	4b29      	ldr	r3, [pc, #164]	; (800298c <HAL_FLASHEx_Erase+0xbc>)
 80028e8:	7c1b      	ldrb	r3, [r3, #16]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d101      	bne.n	80028f2 <HAL_FLASHEx_Erase+0x22>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e048      	b.n	8002984 <HAL_FLASHEx_Erase+0xb4>
 80028f2:	4b26      	ldr	r3, [pc, #152]	; (800298c <HAL_FLASHEx_Erase+0xbc>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	741a      	strb	r2, [r3, #16]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80028f8:	250f      	movs	r5, #15
 80028fa:	197c      	adds	r4, r7, r5
 80028fc:	4b24      	ldr	r3, [pc, #144]	; (8002990 <HAL_FLASHEx_Erase+0xc0>)
 80028fe:	0018      	movs	r0, r3
 8002900:	f7ff fed8 	bl	80026b4 <FLASH_WaitForLastOperation>
 8002904:	0003      	movs	r3, r0
 8002906:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002908:	197b      	adds	r3, r7, r5
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d133      	bne.n	8002978 <HAL_FLASHEx_Erase+0xa8>
  {
    /*Initialization of PageError variable*/
    *PageError = 0xFFFFFFFFU;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	2201      	movs	r2, #1
 8002914:	4252      	negs	r2, r2
 8002916:	601a      	str	r2, [r3, #0]
    assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_PROGRAM_ADDRESS((pEraseInit->PageAddress & ~(FLASH_PAGE_SIZE - 1U)) + pEraseInit->NbPages * FLASH_PAGE_SIZE - 1U));

    /* Erase page by page to be done*/
    for(address = pEraseInit->PageAddress; 
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	e022      	b.n	8002966 <HAL_FLASHEx_Erase+0x96>
        address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
        address += FLASH_PAGE_SIZE)
    {
      FLASH_PageErase(address);
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	0018      	movs	r0, r3
 8002924:	f000 f83a 	bl	800299c <FLASH_PageErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002928:	250f      	movs	r5, #15
 800292a:	197c      	adds	r4, r7, r5
 800292c:	4b18      	ldr	r3, [pc, #96]	; (8002990 <HAL_FLASHEx_Erase+0xc0>)
 800292e:	0018      	movs	r0, r3
 8002930:	f7ff fec0 	bl	80026b4 <FLASH_WaitForLastOperation>
 8002934:	0003      	movs	r3, r0
 8002936:	7023      	strb	r3, [r4, #0]

      /* If the erase operation is completed, disable the ERASE Bit */
      CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8002938:	4b16      	ldr	r3, [pc, #88]	; (8002994 <HAL_FLASHEx_Erase+0xc4>)
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	4b15      	ldr	r3, [pc, #84]	; (8002994 <HAL_FLASHEx_Erase+0xc4>)
 800293e:	2108      	movs	r1, #8
 8002940:	438a      	bics	r2, r1
 8002942:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 8002944:	4b13      	ldr	r3, [pc, #76]	; (8002994 <HAL_FLASHEx_Erase+0xc4>)
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	4b12      	ldr	r3, [pc, #72]	; (8002994 <HAL_FLASHEx_Erase+0xc4>)
 800294a:	4913      	ldr	r1, [pc, #76]	; (8002998 <HAL_FLASHEx_Erase+0xc8>)
 800294c:	400a      	ands	r2, r1
 800294e:	605a      	str	r2, [r3, #4]

      if (status != HAL_OK) 
 8002950:	197b      	adds	r3, r7, r5
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_FLASHEx_Erase+0x90>
      {
        /* In case of error, stop erase procedure and return the faulty address */
        *PageError = address;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	601a      	str	r2, [r3, #0]
        break;
 800295e:	e00b      	b.n	8002978 <HAL_FLASHEx_Erase+0xa8>
        address += FLASH_PAGE_SIZE)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	3380      	adds	r3, #128	; 0x80
 8002964:	60bb      	str	r3, [r7, #8]
        address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	01da      	lsls	r2, r3, #7
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	18d3      	adds	r3, r2, r3
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	429a      	cmp	r2, r3
 8002976:	d3d3      	bcc.n	8002920 <HAL_FLASHEx_Erase+0x50>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002978:	4b04      	ldr	r3, [pc, #16]	; (800298c <HAL_FLASHEx_Erase+0xbc>)
 800297a:	2200      	movs	r2, #0
 800297c:	741a      	strb	r2, [r3, #16]

  return status;
 800297e:	230f      	movs	r3, #15
 8002980:	18fb      	adds	r3, r7, r3
 8002982:	781b      	ldrb	r3, [r3, #0]
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	b004      	add	sp, #16
 800298a:	bdb0      	pop	{r4, r5, r7, pc}
 800298c:	200001fc 	.word	0x200001fc
 8002990:	0000c350 	.word	0x0000c350
 8002994:	40022000 	.word	0x40022000
 8002998:	fffffdff 	.word	0xfffffdff

0800299c <FLASH_PageErase>:
  * @note   A Page is erased in the Program memory only if the address to load 
  *         is the start address of a page (multiple of @ref FLASH_PAGE_SIZE bytes).
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80029a4:	4b0c      	ldr	r3, [pc, #48]	; (80029d8 <FLASH_PageErase+0x3c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	615a      	str	r2, [r3, #20]

  /* Set the ERASE bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 80029aa:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <FLASH_PageErase+0x40>)
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <FLASH_PageErase+0x40>)
 80029b0:	2180      	movs	r1, #128	; 0x80
 80029b2:	0089      	lsls	r1, r1, #2
 80029b4:	430a      	orrs	r2, r1
 80029b6:	605a      	str	r2, [r3, #4]

  /* Set PROG bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_PROG);
 80029b8:	4b08      	ldr	r3, [pc, #32]	; (80029dc <FLASH_PageErase+0x40>)
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	4b07      	ldr	r3, [pc, #28]	; (80029dc <FLASH_PageErase+0x40>)
 80029be:	2108      	movs	r1, #8
 80029c0:	430a      	orrs	r2, r1
 80029c2:	605a      	str	r2, [r3, #4]

  /* Write 00000000h to the first word of the program page to erase */
  *(__IO uint32_t *)(uint32_t)(PageAddress & ~(FLASH_PAGE_SIZE - 1)) = 0x00000000;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	227f      	movs	r2, #127	; 0x7f
 80029c8:	4393      	bics	r3, r2
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
}
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	46bd      	mov	sp, r7
 80029d2:	b002      	add	sp, #8
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	200001fc 	.word	0x200001fc
 80029dc:	40022000 	.word	0x40022000

080029e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80029ea:	2300      	movs	r3, #0
 80029ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80029f6:	e155      	b.n	8002ca4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2101      	movs	r1, #1
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	4091      	lsls	r1, r2
 8002a02:	000a      	movs	r2, r1
 8002a04:	4013      	ands	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d100      	bne.n	8002a10 <HAL_GPIO_Init+0x30>
 8002a0e:	e146      	b.n	8002c9e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	2203      	movs	r2, #3
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d005      	beq.n	8002a28 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2203      	movs	r2, #3
 8002a22:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d130      	bne.n	8002a8a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	2203      	movs	r2, #3
 8002a34:	409a      	lsls	r2, r3
 8002a36:	0013      	movs	r3, r2
 8002a38:	43da      	mvns	r2, r3
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	68da      	ldr	r2, [r3, #12]
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	0013      	movs	r3, r2
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a5e:	2201      	movs	r2, #1
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	409a      	lsls	r2, r3
 8002a64:	0013      	movs	r3, r2
 8002a66:	43da      	mvns	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	091b      	lsrs	r3, r3, #4
 8002a74:	2201      	movs	r2, #1
 8002a76:	401a      	ands	r2, r3
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	0013      	movs	r3, r2
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	2203      	movs	r2, #3
 8002a90:	4013      	ands	r3, r2
 8002a92:	2b03      	cmp	r3, #3
 8002a94:	d017      	beq.n	8002ac6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	0013      	movs	r3, r2
 8002aa6:	43da      	mvns	r2, r3
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	409a      	lsls	r2, r3
 8002ab8:	0013      	movs	r3, r2
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2203      	movs	r2, #3
 8002acc:	4013      	ands	r3, r2
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d123      	bne.n	8002b1a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	08da      	lsrs	r2, r3, #3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3208      	adds	r2, #8
 8002ada:	0092      	lsls	r2, r2, #2
 8002adc:	58d3      	ldr	r3, [r2, r3]
 8002ade:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	2207      	movs	r2, #7
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	220f      	movs	r2, #15
 8002aea:	409a      	lsls	r2, r3
 8002aec:	0013      	movs	r3, r2
 8002aee:	43da      	mvns	r2, r3
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	4013      	ands	r3, r2
 8002af4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	691a      	ldr	r2, [r3, #16]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2107      	movs	r1, #7
 8002afe:	400b      	ands	r3, r1
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	409a      	lsls	r2, r3
 8002b04:	0013      	movs	r3, r2
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	08da      	lsrs	r2, r3, #3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3208      	adds	r2, #8
 8002b14:	0092      	lsls	r2, r2, #2
 8002b16:	6939      	ldr	r1, [r7, #16]
 8002b18:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	2203      	movs	r2, #3
 8002b26:	409a      	lsls	r2, r3
 8002b28:	0013      	movs	r3, r2
 8002b2a:	43da      	mvns	r2, r3
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2203      	movs	r2, #3
 8002b38:	401a      	ands	r2, r3
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	409a      	lsls	r2, r3
 8002b40:	0013      	movs	r3, r2
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	23c0      	movs	r3, #192	; 0xc0
 8002b54:	029b      	lsls	r3, r3, #10
 8002b56:	4013      	ands	r3, r2
 8002b58:	d100      	bne.n	8002b5c <HAL_GPIO_Init+0x17c>
 8002b5a:	e0a0      	b.n	8002c9e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5c:	4b57      	ldr	r3, [pc, #348]	; (8002cbc <HAL_GPIO_Init+0x2dc>)
 8002b5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b60:	4b56      	ldr	r3, [pc, #344]	; (8002cbc <HAL_GPIO_Init+0x2dc>)
 8002b62:	2101      	movs	r1, #1
 8002b64:	430a      	orrs	r2, r1
 8002b66:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b68:	4a55      	ldr	r2, [pc, #340]	; (8002cc0 <HAL_GPIO_Init+0x2e0>)
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	089b      	lsrs	r3, r3, #2
 8002b6e:	3302      	adds	r3, #2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	589b      	ldr	r3, [r3, r2]
 8002b74:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	2203      	movs	r2, #3
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	220f      	movs	r2, #15
 8002b80:	409a      	lsls	r2, r3
 8002b82:	0013      	movs	r3, r2
 8002b84:	43da      	mvns	r2, r3
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	23a0      	movs	r3, #160	; 0xa0
 8002b90:	05db      	lsls	r3, r3, #23
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d01f      	beq.n	8002bd6 <HAL_GPIO_Init+0x1f6>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a4a      	ldr	r2, [pc, #296]	; (8002cc4 <HAL_GPIO_Init+0x2e4>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d019      	beq.n	8002bd2 <HAL_GPIO_Init+0x1f2>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a49      	ldr	r2, [pc, #292]	; (8002cc8 <HAL_GPIO_Init+0x2e8>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d013      	beq.n	8002bce <HAL_GPIO_Init+0x1ee>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a48      	ldr	r2, [pc, #288]	; (8002ccc <HAL_GPIO_Init+0x2ec>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d00d      	beq.n	8002bca <HAL_GPIO_Init+0x1ea>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a47      	ldr	r2, [pc, #284]	; (8002cd0 <HAL_GPIO_Init+0x2f0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d007      	beq.n	8002bc6 <HAL_GPIO_Init+0x1e6>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a46      	ldr	r2, [pc, #280]	; (8002cd4 <HAL_GPIO_Init+0x2f4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d101      	bne.n	8002bc2 <HAL_GPIO_Init+0x1e2>
 8002bbe:	2305      	movs	r3, #5
 8002bc0:	e00a      	b.n	8002bd8 <HAL_GPIO_Init+0x1f8>
 8002bc2:	2306      	movs	r3, #6
 8002bc4:	e008      	b.n	8002bd8 <HAL_GPIO_Init+0x1f8>
 8002bc6:	2304      	movs	r3, #4
 8002bc8:	e006      	b.n	8002bd8 <HAL_GPIO_Init+0x1f8>
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e004      	b.n	8002bd8 <HAL_GPIO_Init+0x1f8>
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e002      	b.n	8002bd8 <HAL_GPIO_Init+0x1f8>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <HAL_GPIO_Init+0x1f8>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	2103      	movs	r1, #3
 8002bdc:	400a      	ands	r2, r1
 8002bde:	0092      	lsls	r2, r2, #2
 8002be0:	4093      	lsls	r3, r2
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002be8:	4935      	ldr	r1, [pc, #212]	; (8002cc0 <HAL_GPIO_Init+0x2e0>)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	089b      	lsrs	r3, r3, #2
 8002bee:	3302      	adds	r3, #2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bf6:	4b38      	ldr	r3, [pc, #224]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	43da      	mvns	r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4013      	ands	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	035b      	lsls	r3, r3, #13
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d003      	beq.n	8002c1a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c1a:	4b2f      	ldr	r3, [pc, #188]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002c20:	4b2d      	ldr	r3, [pc, #180]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	43da      	mvns	r2, r3
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	2380      	movs	r3, #128	; 0x80
 8002c36:	039b      	lsls	r3, r3, #14
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d003      	beq.n	8002c44 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c44:	4b24      	ldr	r3, [pc, #144]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002c4a:	4b23      	ldr	r3, [pc, #140]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	43da      	mvns	r2, r3
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	4013      	ands	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	2380      	movs	r3, #128	; 0x80
 8002c60:	029b      	lsls	r3, r3, #10
 8002c62:	4013      	ands	r3, r2
 8002c64:	d003      	beq.n	8002c6e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c6e:	4b1a      	ldr	r3, [pc, #104]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c74:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	43da      	mvns	r2, r3
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	4013      	ands	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	2380      	movs	r3, #128	; 0x80
 8002c8a:	025b      	lsls	r3, r3, #9
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	d003      	beq.n	8002c98 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c98:	4b0f      	ldr	r3, [pc, #60]	; (8002cd8 <HAL_GPIO_Init+0x2f8>)
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	40da      	lsrs	r2, r3
 8002cac:	1e13      	subs	r3, r2, #0
 8002cae:	d000      	beq.n	8002cb2 <HAL_GPIO_Init+0x2d2>
 8002cb0:	e6a2      	b.n	80029f8 <HAL_GPIO_Init+0x18>
  }
}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	46c0      	nop			; (mov r8, r8)
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	b006      	add	sp, #24
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	40010000 	.word	0x40010000
 8002cc4:	50000400 	.word	0x50000400
 8002cc8:	50000800 	.word	0x50000800
 8002ccc:	50000c00 	.word	0x50000c00
 8002cd0:	50001000 	.word	0x50001000
 8002cd4:	50001c00 	.word	0x50001c00
 8002cd8:	40010400 	.word	0x40010400

08002cdc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	0008      	movs	r0, r1
 8002ce6:	0011      	movs	r1, r2
 8002ce8:	1cbb      	adds	r3, r7, #2
 8002cea:	1c02      	adds	r2, r0, #0
 8002cec:	801a      	strh	r2, [r3, #0]
 8002cee:	1c7b      	adds	r3, r7, #1
 8002cf0:	1c0a      	adds	r2, r1, #0
 8002cf2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cf4:	1c7b      	adds	r3, r7, #1
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d004      	beq.n	8002d06 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cfc:	1cbb      	adds	r3, r7, #2
 8002cfe:	881a      	ldrh	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002d04:	e003      	b.n	8002d0e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002d06:	1cbb      	adds	r3, r7, #2
 8002d08:	881a      	ldrh	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b002      	add	sp, #8
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8002d20:	4b2b      	ldr	r3, [pc, #172]	; (8002dd0 <HAL_PWR_ConfigPVD+0xb8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	22e0      	movs	r2, #224	; 0xe0
 8002d26:	4393      	bics	r3, r2
 8002d28:	0019      	movs	r1, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	4b28      	ldr	r3, [pc, #160]	; (8002dd0 <HAL_PWR_ConfigPVD+0xb8>)
 8002d30:	430a      	orrs	r2, r1
 8002d32:	601a      	str	r2, [r3, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8002d34:	4b27      	ldr	r3, [pc, #156]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	4b26      	ldr	r3, [pc, #152]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d3a:	4927      	ldr	r1, [pc, #156]	; (8002dd8 <HAL_PWR_ConfigPVD+0xc0>)
 8002d3c:	400a      	ands	r2, r1
 8002d3e:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8002d40:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4b23      	ldr	r3, [pc, #140]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d46:	4924      	ldr	r1, [pc, #144]	; (8002dd8 <HAL_PWR_ConfigPVD+0xc0>)
 8002d48:	400a      	ands	r2, r1
 8002d4a:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8002d4c:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	4b20      	ldr	r3, [pc, #128]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d52:	4921      	ldr	r1, [pc, #132]	; (8002dd8 <HAL_PWR_ConfigPVD+0xc0>)
 8002d54:	400a      	ands	r2, r1
 8002d56:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8002d58:	4b1e      	ldr	r3, [pc, #120]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d5e:	491e      	ldr	r1, [pc, #120]	; (8002dd8 <HAL_PWR_ConfigPVD+0xc0>)
 8002d60:	400a      	ands	r2, r1
 8002d62:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	2380      	movs	r3, #128	; 0x80
 8002d6a:	025b      	lsls	r3, r3, #9
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	d006      	beq.n	8002d7e <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8002d70:	4b18      	ldr	r3, [pc, #96]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4b17      	ldr	r3, [pc, #92]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d76:	2180      	movs	r1, #128	; 0x80
 8002d78:	0249      	lsls	r1, r1, #9
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	2380      	movs	r3, #128	; 0x80
 8002d84:	029b      	lsls	r3, r3, #10
 8002d86:	4013      	ands	r3, r2
 8002d88:	d006      	beq.n	8002d98 <HAL_PWR_ConfigPVD+0x80>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8002d8a:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002d90:	2180      	movs	r1, #128	; 0x80
 8002d92:	0249      	lsls	r1, r1, #9
 8002d94:	430a      	orrs	r2, r1
 8002d96:	605a      	str	r2, [r3, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	4013      	ands	r3, r2
 8002da0:	d006      	beq.n	8002db0 <HAL_PWR_ConfigPVD+0x98>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8002da2:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002da4:	689a      	ldr	r2, [r3, #8]
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002da8:	2180      	movs	r1, #128	; 0x80
 8002daa:	0249      	lsls	r1, r1, #9
 8002dac:	430a      	orrs	r2, r1
 8002dae:	609a      	str	r2, [r3, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	2202      	movs	r2, #2
 8002db6:	4013      	ands	r3, r2
 8002db8:	d006      	beq.n	8002dc8 <HAL_PWR_ConfigPVD+0xb0>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <HAL_PWR_ConfigPVD+0xbc>)
 8002dc0:	2180      	movs	r1, #128	; 0x80
 8002dc2:	0249      	lsls	r1, r1, #9
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	60da      	str	r2, [r3, #12]
  }
}
 8002dc8:	46c0      	nop			; (mov r8, r8)
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b002      	add	sp, #8
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40007000 	.word	0x40007000
 8002dd4:	40010400 	.word	0x40010400
 8002dd8:	fffeffff 	.word	0xfffeffff

08002ddc <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR, PWR_CR_PVDE);
 8002de0:	4b04      	ldr	r3, [pc, #16]	; (8002df4 <HAL_PWR_EnablePVD+0x18>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4b03      	ldr	r3, [pc, #12]	; (8002df4 <HAL_PWR_EnablePVD+0x18>)
 8002de6:	2110      	movs	r1, #16
 8002de8:	430a      	orrs	r2, r1
 8002dea:	601a      	str	r2, [r3, #0]
}
 8002dec:	46c0      	nop			; (mov r8, r8)
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	46c0      	nop			; (mov r8, r8)
 8002df4:	40007000 	.word	0x40007000

08002df8 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8002dfc:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <HAL_PWR_PVD_IRQHandler+0x24>)
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	2380      	movs	r3, #128	; 0x80
 8002e02:	025b      	lsls	r3, r3, #9
 8002e04:	4013      	ands	r3, r2
 8002e06:	d005      	beq.n	8002e14 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8002e08:	f7fe f9c4 	bl	8001194 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8002e0c:	4b03      	ldr	r3, [pc, #12]	; (8002e1c <HAL_PWR_PVD_IRQHandler+0x24>)
 8002e0e:	2280      	movs	r2, #128	; 0x80
 8002e10:	0252      	lsls	r2, r2, #9
 8002e12:	615a      	str	r2, [r3, #20]
  }
}
 8002e14:	46c0      	nop			; (mov r8, r8)
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	40010400 	.word	0x40010400

08002e20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e20:	b5b0      	push	{r4, r5, r7, lr}
 8002e22:	b08a      	sub	sp, #40	; 0x28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d102      	bne.n	8002e34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f000 fbbf 	bl	80035b2 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e34:	4bc9      	ldr	r3, [pc, #804]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	220c      	movs	r2, #12
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e3e:	4bc7      	ldr	r3, [pc, #796]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002e40:	68da      	ldr	r2, [r3, #12]
 8002e42:	2380      	movs	r3, #128	; 0x80
 8002e44:	025b      	lsls	r3, r3, #9
 8002e46:	4013      	ands	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	4013      	ands	r3, r2
 8002e52:	d100      	bne.n	8002e56 <HAL_RCC_OscConfig+0x36>
 8002e54:	e07e      	b.n	8002f54 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d007      	beq.n	8002e6c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	2b0c      	cmp	r3, #12
 8002e60:	d112      	bne.n	8002e88 <HAL_RCC_OscConfig+0x68>
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	2380      	movs	r3, #128	; 0x80
 8002e66:	025b      	lsls	r3, r3, #9
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d10d      	bne.n	8002e88 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6c:	4bbb      	ldr	r3, [pc, #748]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	029b      	lsls	r3, r3, #10
 8002e74:	4013      	ands	r3, r2
 8002e76:	d100      	bne.n	8002e7a <HAL_RCC_OscConfig+0x5a>
 8002e78:	e06b      	b.n	8002f52 <HAL_RCC_OscConfig+0x132>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d167      	bne.n	8002f52 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	f000 fb95 	bl	80035b2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	2380      	movs	r3, #128	; 0x80
 8002e8e:	025b      	lsls	r3, r3, #9
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d107      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x84>
 8002e94:	4bb1      	ldr	r3, [pc, #708]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	4bb0      	ldr	r3, [pc, #704]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002e9a:	2180      	movs	r1, #128	; 0x80
 8002e9c:	0249      	lsls	r1, r1, #9
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	e027      	b.n	8002ef4 <HAL_RCC_OscConfig+0xd4>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	23a0      	movs	r3, #160	; 0xa0
 8002eaa:	02db      	lsls	r3, r3, #11
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d10e      	bne.n	8002ece <HAL_RCC_OscConfig+0xae>
 8002eb0:	4baa      	ldr	r3, [pc, #680]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4ba9      	ldr	r3, [pc, #676]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002eb6:	2180      	movs	r1, #128	; 0x80
 8002eb8:	02c9      	lsls	r1, r1, #11
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	4ba7      	ldr	r3, [pc, #668]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4ba6      	ldr	r3, [pc, #664]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002ec4:	2180      	movs	r1, #128	; 0x80
 8002ec6:	0249      	lsls	r1, r1, #9
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	e012      	b.n	8002ef4 <HAL_RCC_OscConfig+0xd4>
 8002ece:	4ba3      	ldr	r3, [pc, #652]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4ba2      	ldr	r3, [pc, #648]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002ed4:	49a2      	ldr	r1, [pc, #648]	; (8003160 <HAL_RCC_OscConfig+0x340>)
 8002ed6:	400a      	ands	r2, r1
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	4ba0      	ldr	r3, [pc, #640]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	2380      	movs	r3, #128	; 0x80
 8002ee0:	025b      	lsls	r3, r3, #9
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	4b9c      	ldr	r3, [pc, #624]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4b9b      	ldr	r3, [pc, #620]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002eee:	499d      	ldr	r1, [pc, #628]	; (8003164 <HAL_RCC_OscConfig+0x344>)
 8002ef0:	400a      	ands	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d015      	beq.n	8002f28 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efc:	f7ff f9d4 	bl	80022a8 <HAL_GetTick>
 8002f00:	0003      	movs	r3, r0
 8002f02:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f04:	e009      	b.n	8002f1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f06:	f7ff f9cf 	bl	80022a8 <HAL_GetTick>
 8002f0a:	0002      	movs	r2, r0
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b64      	cmp	r3, #100	; 0x64
 8002f12:	d902      	bls.n	8002f1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	f000 fb4c 	bl	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f1a:	4b90      	ldr	r3, [pc, #576]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	2380      	movs	r3, #128	; 0x80
 8002f20:	029b      	lsls	r3, r3, #10
 8002f22:	4013      	ands	r3, r2
 8002f24:	d0ef      	beq.n	8002f06 <HAL_RCC_OscConfig+0xe6>
 8002f26:	e015      	b.n	8002f54 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f28:	f7ff f9be 	bl	80022a8 <HAL_GetTick>
 8002f2c:	0003      	movs	r3, r0
 8002f2e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f30:	e008      	b.n	8002f44 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f32:	f7ff f9b9 	bl	80022a8 <HAL_GetTick>
 8002f36:	0002      	movs	r2, r0
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b64      	cmp	r3, #100	; 0x64
 8002f3e:	d901      	bls.n	8002f44 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e336      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f44:	4b85      	ldr	r3, [pc, #532]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	2380      	movs	r3, #128	; 0x80
 8002f4a:	029b      	lsls	r3, r3, #10
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d1f0      	bne.n	8002f32 <HAL_RCC_OscConfig+0x112>
 8002f50:	e000      	b.n	8002f54 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f52:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2202      	movs	r2, #2
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d100      	bne.n	8002f60 <HAL_RCC_OscConfig+0x140>
 8002f5e:	e099      	b.n	8003094 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	2220      	movs	r2, #32
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d009      	beq.n	8002f82 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002f6e:	4b7b      	ldr	r3, [pc, #492]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	4b7a      	ldr	r3, [pc, #488]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002f74:	2120      	movs	r1, #32
 8002f76:	430a      	orrs	r2, r1
 8002f78:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	4393      	bics	r3, r2
 8002f80:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	2b04      	cmp	r3, #4
 8002f86:	d005      	beq.n	8002f94 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	2b0c      	cmp	r3, #12
 8002f8c:	d13e      	bne.n	800300c <HAL_RCC_OscConfig+0x1ec>
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d13b      	bne.n	800300c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002f94:	4b71      	ldr	r3, [pc, #452]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2204      	movs	r2, #4
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d004      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x188>
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e304      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa8:	4b6c      	ldr	r3, [pc, #432]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	4a6e      	ldr	r2, [pc, #440]	; (8003168 <HAL_RCC_OscConfig+0x348>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	0019      	movs	r1, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	021a      	lsls	r2, r3, #8
 8002fb8:	4b68      	ldr	r3, [pc, #416]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002fbe:	4b67      	ldr	r3, [pc, #412]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2209      	movs	r2, #9
 8002fc4:	4393      	bics	r3, r2
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	4b64      	ldr	r3, [pc, #400]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002fca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fd0:	f000 fc42 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8002fd4:	0001      	movs	r1, r0
 8002fd6:	4b61      	ldr	r3, [pc, #388]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	091b      	lsrs	r3, r3, #4
 8002fdc:	220f      	movs	r2, #15
 8002fde:	4013      	ands	r3, r2
 8002fe0:	4a62      	ldr	r2, [pc, #392]	; (800316c <HAL_RCC_OscConfig+0x34c>)
 8002fe2:	5cd3      	ldrb	r3, [r2, r3]
 8002fe4:	000a      	movs	r2, r1
 8002fe6:	40da      	lsrs	r2, r3
 8002fe8:	4b61      	ldr	r3, [pc, #388]	; (8003170 <HAL_RCC_OscConfig+0x350>)
 8002fea:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002fec:	4b61      	ldr	r3, [pc, #388]	; (8003174 <HAL_RCC_OscConfig+0x354>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2513      	movs	r5, #19
 8002ff2:	197c      	adds	r4, r7, r5
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7fe ff0b 	bl	8001e10 <HAL_InitTick>
 8002ffa:	0003      	movs	r3, r0
 8002ffc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002ffe:	197b      	adds	r3, r7, r5
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d046      	beq.n	8003094 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003006:	197b      	adds	r3, r7, r5
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	e2d2      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	2b00      	cmp	r3, #0
 8003010:	d027      	beq.n	8003062 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003012:	4b52      	ldr	r3, [pc, #328]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2209      	movs	r2, #9
 8003018:	4393      	bics	r3, r2
 800301a:	0019      	movs	r1, r3
 800301c:	4b4f      	ldr	r3, [pc, #316]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 800301e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003020:	430a      	orrs	r2, r1
 8003022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003024:	f7ff f940 	bl	80022a8 <HAL_GetTick>
 8003028:	0003      	movs	r3, r0
 800302a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800302e:	f7ff f93b 	bl	80022a8 <HAL_GetTick>
 8003032:	0002      	movs	r2, r0
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e2b8      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003040:	4b46      	ldr	r3, [pc, #280]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2204      	movs	r2, #4
 8003046:	4013      	ands	r3, r2
 8003048:	d0f1      	beq.n	800302e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800304a:	4b44      	ldr	r3, [pc, #272]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	4a46      	ldr	r2, [pc, #280]	; (8003168 <HAL_RCC_OscConfig+0x348>)
 8003050:	4013      	ands	r3, r2
 8003052:	0019      	movs	r1, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	021a      	lsls	r2, r3, #8
 800305a:	4b40      	ldr	r3, [pc, #256]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 800305c:	430a      	orrs	r2, r1
 800305e:	605a      	str	r2, [r3, #4]
 8003060:	e018      	b.n	8003094 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003062:	4b3e      	ldr	r3, [pc, #248]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	4b3d      	ldr	r3, [pc, #244]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8003068:	2101      	movs	r1, #1
 800306a:	438a      	bics	r2, r1
 800306c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306e:	f7ff f91b 	bl	80022a8 <HAL_GetTick>
 8003072:	0003      	movs	r3, r0
 8003074:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003078:	f7ff f916 	bl	80022a8 <HAL_GetTick>
 800307c:	0002      	movs	r2, r0
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e293      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800308a:	4b34      	ldr	r3, [pc, #208]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2204      	movs	r2, #4
 8003090:	4013      	ands	r3, r2
 8003092:	d1f1      	bne.n	8003078 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2210      	movs	r2, #16
 800309a:	4013      	ands	r3, r2
 800309c:	d100      	bne.n	80030a0 <HAL_RCC_OscConfig+0x280>
 800309e:	e0a2      	b.n	80031e6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d140      	bne.n	8003128 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030a6:	4b2d      	ldr	r3, [pc, #180]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	2380      	movs	r3, #128	; 0x80
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4013      	ands	r3, r2
 80030b0:	d005      	beq.n	80030be <HAL_RCC_OscConfig+0x29e>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e279      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030be:	4b27      	ldr	r3, [pc, #156]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	4a2d      	ldr	r2, [pc, #180]	; (8003178 <HAL_RCC_OscConfig+0x358>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	0019      	movs	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030cc:	4b23      	ldr	r3, [pc, #140]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 80030ce:	430a      	orrs	r2, r1
 80030d0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030d2:	4b22      	ldr	r3, [pc, #136]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	0a19      	lsrs	r1, r3, #8
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	061a      	lsls	r2, r3, #24
 80030e0:	4b1e      	ldr	r3, [pc, #120]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 80030e2:	430a      	orrs	r2, r1
 80030e4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ea:	0b5b      	lsrs	r3, r3, #13
 80030ec:	3301      	adds	r3, #1
 80030ee:	2280      	movs	r2, #128	; 0x80
 80030f0:	0212      	lsls	r2, r2, #8
 80030f2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80030f4:	4b19      	ldr	r3, [pc, #100]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	091b      	lsrs	r3, r3, #4
 80030fa:	210f      	movs	r1, #15
 80030fc:	400b      	ands	r3, r1
 80030fe:	491b      	ldr	r1, [pc, #108]	; (800316c <HAL_RCC_OscConfig+0x34c>)
 8003100:	5ccb      	ldrb	r3, [r1, r3]
 8003102:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003104:	4b1a      	ldr	r3, [pc, #104]	; (8003170 <HAL_RCC_OscConfig+0x350>)
 8003106:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003108:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <HAL_RCC_OscConfig+0x354>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2513      	movs	r5, #19
 800310e:	197c      	adds	r4, r7, r5
 8003110:	0018      	movs	r0, r3
 8003112:	f7fe fe7d 	bl	8001e10 <HAL_InitTick>
 8003116:	0003      	movs	r3, r0
 8003118:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800311a:	197b      	adds	r3, r7, r5
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d061      	beq.n	80031e6 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003122:	197b      	adds	r3, r7, r5
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	e244      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	69db      	ldr	r3, [r3, #28]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d040      	beq.n	80031b2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003130:	4b0a      	ldr	r3, [pc, #40]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	4b09      	ldr	r3, [pc, #36]	; (800315c <HAL_RCC_OscConfig+0x33c>)
 8003136:	2180      	movs	r1, #128	; 0x80
 8003138:	0049      	lsls	r1, r1, #1
 800313a:	430a      	orrs	r2, r1
 800313c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7ff f8b3 	bl	80022a8 <HAL_GetTick>
 8003142:	0003      	movs	r3, r0
 8003144:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003146:	e019      	b.n	800317c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003148:	f7ff f8ae 	bl	80022a8 <HAL_GetTick>
 800314c:	0002      	movs	r2, r0
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d912      	bls.n	800317c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e22b      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	40021000 	.word	0x40021000
 8003160:	fffeffff 	.word	0xfffeffff
 8003164:	fffbffff 	.word	0xfffbffff
 8003168:	ffffe0ff 	.word	0xffffe0ff
 800316c:	08007120 	.word	0x08007120
 8003170:	20000010 	.word	0x20000010
 8003174:	20000014 	.word	0x20000014
 8003178:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800317c:	4bca      	ldr	r3, [pc, #808]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	2380      	movs	r3, #128	; 0x80
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4013      	ands	r3, r2
 8003186:	d0df      	beq.n	8003148 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003188:	4bc7      	ldr	r3, [pc, #796]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	4ac7      	ldr	r2, [pc, #796]	; (80034ac <HAL_RCC_OscConfig+0x68c>)
 800318e:	4013      	ands	r3, r2
 8003190:	0019      	movs	r1, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003196:	4bc4      	ldr	r3, [pc, #784]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003198:	430a      	orrs	r2, r1
 800319a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800319c:	4bc2      	ldr	r3, [pc, #776]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	021b      	lsls	r3, r3, #8
 80031a2:	0a19      	lsrs	r1, r3, #8
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	061a      	lsls	r2, r3, #24
 80031aa:	4bbf      	ldr	r3, [pc, #764]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80031ac:	430a      	orrs	r2, r1
 80031ae:	605a      	str	r2, [r3, #4]
 80031b0:	e019      	b.n	80031e6 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031b2:	4bbd      	ldr	r3, [pc, #756]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4bbc      	ldr	r3, [pc, #752]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80031b8:	49bd      	ldr	r1, [pc, #756]	; (80034b0 <HAL_RCC_OscConfig+0x690>)
 80031ba:	400a      	ands	r2, r1
 80031bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031be:	f7ff f873 	bl	80022a8 <HAL_GetTick>
 80031c2:	0003      	movs	r3, r0
 80031c4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031c8:	f7ff f86e 	bl	80022a8 <HAL_GetTick>
 80031cc:	0002      	movs	r2, r0
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e1eb      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80031da:	4bb3      	ldr	r3, [pc, #716]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	2380      	movs	r3, #128	; 0x80
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	4013      	ands	r3, r2
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2208      	movs	r2, #8
 80031ec:	4013      	ands	r3, r2
 80031ee:	d036      	beq.n	800325e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	695b      	ldr	r3, [r3, #20]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d019      	beq.n	800322c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031f8:	4bab      	ldr	r3, [pc, #684]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80031fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80031fc:	4baa      	ldr	r3, [pc, #680]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80031fe:	2101      	movs	r1, #1
 8003200:	430a      	orrs	r2, r1
 8003202:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003204:	f7ff f850 	bl	80022a8 <HAL_GetTick>
 8003208:	0003      	movs	r3, r0
 800320a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800320e:	f7ff f84b 	bl	80022a8 <HAL_GetTick>
 8003212:	0002      	movs	r2, r0
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e1c8      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003220:	4ba1      	ldr	r3, [pc, #644]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003224:	2202      	movs	r2, #2
 8003226:	4013      	ands	r3, r2
 8003228:	d0f1      	beq.n	800320e <HAL_RCC_OscConfig+0x3ee>
 800322a:	e018      	b.n	800325e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800322c:	4b9e      	ldr	r3, [pc, #632]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800322e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003230:	4b9d      	ldr	r3, [pc, #628]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003232:	2101      	movs	r1, #1
 8003234:	438a      	bics	r2, r1
 8003236:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003238:	f7ff f836 	bl	80022a8 <HAL_GetTick>
 800323c:	0003      	movs	r3, r0
 800323e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003240:	e008      	b.n	8003254 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003242:	f7ff f831 	bl	80022a8 <HAL_GetTick>
 8003246:	0002      	movs	r2, r0
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e1ae      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003254:	4b94      	ldr	r3, [pc, #592]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003258:	2202      	movs	r2, #2
 800325a:	4013      	ands	r3, r2
 800325c:	d1f1      	bne.n	8003242 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2204      	movs	r2, #4
 8003264:	4013      	ands	r3, r2
 8003266:	d100      	bne.n	800326a <HAL_RCC_OscConfig+0x44a>
 8003268:	e0ae      	b.n	80033c8 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800326a:	2023      	movs	r0, #35	; 0x23
 800326c:	183b      	adds	r3, r7, r0
 800326e:	2200      	movs	r2, #0
 8003270:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003272:	4b8d      	ldr	r3, [pc, #564]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003274:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003276:	2380      	movs	r3, #128	; 0x80
 8003278:	055b      	lsls	r3, r3, #21
 800327a:	4013      	ands	r3, r2
 800327c:	d109      	bne.n	8003292 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800327e:	4b8a      	ldr	r3, [pc, #552]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003280:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003282:	4b89      	ldr	r3, [pc, #548]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003284:	2180      	movs	r1, #128	; 0x80
 8003286:	0549      	lsls	r1, r1, #21
 8003288:	430a      	orrs	r2, r1
 800328a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800328c:	183b      	adds	r3, r7, r0
 800328e:	2201      	movs	r2, #1
 8003290:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003292:	4b88      	ldr	r3, [pc, #544]	; (80034b4 <HAL_RCC_OscConfig+0x694>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	2380      	movs	r3, #128	; 0x80
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	4013      	ands	r3, r2
 800329c:	d11a      	bne.n	80032d4 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800329e:	4b85      	ldr	r3, [pc, #532]	; (80034b4 <HAL_RCC_OscConfig+0x694>)
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	4b84      	ldr	r3, [pc, #528]	; (80034b4 <HAL_RCC_OscConfig+0x694>)
 80032a4:	2180      	movs	r1, #128	; 0x80
 80032a6:	0049      	lsls	r1, r1, #1
 80032a8:	430a      	orrs	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ac:	f7fe fffc 	bl	80022a8 <HAL_GetTick>
 80032b0:	0003      	movs	r3, r0
 80032b2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b6:	f7fe fff7 	bl	80022a8 <HAL_GetTick>
 80032ba:	0002      	movs	r2, r0
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b64      	cmp	r3, #100	; 0x64
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e174      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032c8:	4b7a      	ldr	r3, [pc, #488]	; (80034b4 <HAL_RCC_OscConfig+0x694>)
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	2380      	movs	r3, #128	; 0x80
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	4013      	ands	r3, r2
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	2380      	movs	r3, #128	; 0x80
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	429a      	cmp	r2, r3
 80032de:	d107      	bne.n	80032f0 <HAL_RCC_OscConfig+0x4d0>
 80032e0:	4b71      	ldr	r3, [pc, #452]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80032e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032e4:	4b70      	ldr	r3, [pc, #448]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80032e6:	2180      	movs	r1, #128	; 0x80
 80032e8:	0049      	lsls	r1, r1, #1
 80032ea:	430a      	orrs	r2, r1
 80032ec:	651a      	str	r2, [r3, #80]	; 0x50
 80032ee:	e031      	b.n	8003354 <HAL_RCC_OscConfig+0x534>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10c      	bne.n	8003312 <HAL_RCC_OscConfig+0x4f2>
 80032f8:	4b6b      	ldr	r3, [pc, #428]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80032fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032fc:	4b6a      	ldr	r3, [pc, #424]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80032fe:	496c      	ldr	r1, [pc, #432]	; (80034b0 <HAL_RCC_OscConfig+0x690>)
 8003300:	400a      	ands	r2, r1
 8003302:	651a      	str	r2, [r3, #80]	; 0x50
 8003304:	4b68      	ldr	r3, [pc, #416]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003306:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003308:	4b67      	ldr	r3, [pc, #412]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800330a:	496b      	ldr	r1, [pc, #428]	; (80034b8 <HAL_RCC_OscConfig+0x698>)
 800330c:	400a      	ands	r2, r1
 800330e:	651a      	str	r2, [r3, #80]	; 0x50
 8003310:	e020      	b.n	8003354 <HAL_RCC_OscConfig+0x534>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	23a0      	movs	r3, #160	; 0xa0
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	429a      	cmp	r2, r3
 800331c:	d10e      	bne.n	800333c <HAL_RCC_OscConfig+0x51c>
 800331e:	4b62      	ldr	r3, [pc, #392]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003320:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003322:	4b61      	ldr	r3, [pc, #388]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	00c9      	lsls	r1, r1, #3
 8003328:	430a      	orrs	r2, r1
 800332a:	651a      	str	r2, [r3, #80]	; 0x50
 800332c:	4b5e      	ldr	r3, [pc, #376]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800332e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003330:	4b5d      	ldr	r3, [pc, #372]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003332:	2180      	movs	r1, #128	; 0x80
 8003334:	0049      	lsls	r1, r1, #1
 8003336:	430a      	orrs	r2, r1
 8003338:	651a      	str	r2, [r3, #80]	; 0x50
 800333a:	e00b      	b.n	8003354 <HAL_RCC_OscConfig+0x534>
 800333c:	4b5a      	ldr	r3, [pc, #360]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800333e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003340:	4b59      	ldr	r3, [pc, #356]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003342:	495b      	ldr	r1, [pc, #364]	; (80034b0 <HAL_RCC_OscConfig+0x690>)
 8003344:	400a      	ands	r2, r1
 8003346:	651a      	str	r2, [r3, #80]	; 0x50
 8003348:	4b57      	ldr	r3, [pc, #348]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800334a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800334c:	4b56      	ldr	r3, [pc, #344]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800334e:	495a      	ldr	r1, [pc, #360]	; (80034b8 <HAL_RCC_OscConfig+0x698>)
 8003350:	400a      	ands	r2, r1
 8003352:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d015      	beq.n	8003388 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800335c:	f7fe ffa4 	bl	80022a8 <HAL_GetTick>
 8003360:	0003      	movs	r3, r0
 8003362:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003364:	e009      	b.n	800337a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003366:	f7fe ff9f 	bl	80022a8 <HAL_GetTick>
 800336a:	0002      	movs	r2, r0
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	4a52      	ldr	r2, [pc, #328]	; (80034bc <HAL_RCC_OscConfig+0x69c>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e11b      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800337a:	4b4b      	ldr	r3, [pc, #300]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800337c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800337e:	2380      	movs	r3, #128	; 0x80
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4013      	ands	r3, r2
 8003384:	d0ef      	beq.n	8003366 <HAL_RCC_OscConfig+0x546>
 8003386:	e014      	b.n	80033b2 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003388:	f7fe ff8e 	bl	80022a8 <HAL_GetTick>
 800338c:	0003      	movs	r3, r0
 800338e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003390:	e009      	b.n	80033a6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003392:	f7fe ff89 	bl	80022a8 <HAL_GetTick>
 8003396:	0002      	movs	r2, r0
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	4a47      	ldr	r2, [pc, #284]	; (80034bc <HAL_RCC_OscConfig+0x69c>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e105      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033a6:	4b40      	ldr	r3, [pc, #256]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80033a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033aa:	2380      	movs	r3, #128	; 0x80
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4013      	ands	r3, r2
 80033b0:	d1ef      	bne.n	8003392 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033b2:	2323      	movs	r3, #35	; 0x23
 80033b4:	18fb      	adds	r3, r7, r3
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d105      	bne.n	80033c8 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033bc:	4b3a      	ldr	r3, [pc, #232]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80033be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033c0:	4b39      	ldr	r3, [pc, #228]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80033c2:	493f      	ldr	r1, [pc, #252]	; (80034c0 <HAL_RCC_OscConfig+0x6a0>)
 80033c4:	400a      	ands	r2, r1
 80033c6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2220      	movs	r2, #32
 80033ce:	4013      	ands	r3, r2
 80033d0:	d049      	beq.n	8003466 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d026      	beq.n	8003428 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80033da:	4b33      	ldr	r3, [pc, #204]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	4b32      	ldr	r3, [pc, #200]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80033e0:	2101      	movs	r1, #1
 80033e2:	430a      	orrs	r2, r1
 80033e4:	609a      	str	r2, [r3, #8]
 80033e6:	4b30      	ldr	r3, [pc, #192]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80033e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033ea:	4b2f      	ldr	r3, [pc, #188]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 80033ec:	2101      	movs	r1, #1
 80033ee:	430a      	orrs	r2, r1
 80033f0:	635a      	str	r2, [r3, #52]	; 0x34
 80033f2:	4b34      	ldr	r3, [pc, #208]	; (80034c4 <HAL_RCC_OscConfig+0x6a4>)
 80033f4:	6a1a      	ldr	r2, [r3, #32]
 80033f6:	4b33      	ldr	r3, [pc, #204]	; (80034c4 <HAL_RCC_OscConfig+0x6a4>)
 80033f8:	2180      	movs	r1, #128	; 0x80
 80033fa:	0189      	lsls	r1, r1, #6
 80033fc:	430a      	orrs	r2, r1
 80033fe:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003400:	f7fe ff52 	bl	80022a8 <HAL_GetTick>
 8003404:	0003      	movs	r3, r0
 8003406:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800340a:	f7fe ff4d 	bl	80022a8 <HAL_GetTick>
 800340e:	0002      	movs	r2, r0
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e0ca      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800341c:	4b22      	ldr	r3, [pc, #136]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	2202      	movs	r2, #2
 8003422:	4013      	ands	r3, r2
 8003424:	d0f1      	beq.n	800340a <HAL_RCC_OscConfig+0x5ea>
 8003426:	e01e      	b.n	8003466 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003428:	4b1f      	ldr	r3, [pc, #124]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	4b1e      	ldr	r3, [pc, #120]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800342e:	2101      	movs	r1, #1
 8003430:	438a      	bics	r2, r1
 8003432:	609a      	str	r2, [r3, #8]
 8003434:	4b23      	ldr	r3, [pc, #140]	; (80034c4 <HAL_RCC_OscConfig+0x6a4>)
 8003436:	6a1a      	ldr	r2, [r3, #32]
 8003438:	4b22      	ldr	r3, [pc, #136]	; (80034c4 <HAL_RCC_OscConfig+0x6a4>)
 800343a:	4923      	ldr	r1, [pc, #140]	; (80034c8 <HAL_RCC_OscConfig+0x6a8>)
 800343c:	400a      	ands	r2, r1
 800343e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003440:	f7fe ff32 	bl	80022a8 <HAL_GetTick>
 8003444:	0003      	movs	r3, r0
 8003446:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003448:	e008      	b.n	800345c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800344a:	f7fe ff2d 	bl	80022a8 <HAL_GetTick>
 800344e:	0002      	movs	r2, r0
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d901      	bls.n	800345c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e0aa      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800345c:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	2202      	movs	r2, #2
 8003462:	4013      	ands	r3, r2
 8003464:	d1f1      	bne.n	800344a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346a:	2b00      	cmp	r3, #0
 800346c:	d100      	bne.n	8003470 <HAL_RCC_OscConfig+0x650>
 800346e:	e09f      	b.n	80035b0 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	2b0c      	cmp	r3, #12
 8003474:	d100      	bne.n	8003478 <HAL_RCC_OscConfig+0x658>
 8003476:	e078      	b.n	800356a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347c:	2b02      	cmp	r3, #2
 800347e:	d159      	bne.n	8003534 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003480:	4b09      	ldr	r3, [pc, #36]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <HAL_RCC_OscConfig+0x688>)
 8003486:	4911      	ldr	r1, [pc, #68]	; (80034cc <HAL_RCC_OscConfig+0x6ac>)
 8003488:	400a      	ands	r2, r1
 800348a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7fe ff0c 	bl	80022a8 <HAL_GetTick>
 8003490:	0003      	movs	r3, r0
 8003492:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003494:	e01c      	b.n	80034d0 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003496:	f7fe ff07 	bl	80022a8 <HAL_GetTick>
 800349a:	0002      	movs	r2, r0
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d915      	bls.n	80034d0 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e084      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
 80034a8:	40021000 	.word	0x40021000
 80034ac:	ffff1fff 	.word	0xffff1fff
 80034b0:	fffffeff 	.word	0xfffffeff
 80034b4:	40007000 	.word	0x40007000
 80034b8:	fffffbff 	.word	0xfffffbff
 80034bc:	00001388 	.word	0x00001388
 80034c0:	efffffff 	.word	0xefffffff
 80034c4:	40010000 	.word	0x40010000
 80034c8:	ffffdfff 	.word	0xffffdfff
 80034cc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80034d0:	4b3a      	ldr	r3, [pc, #232]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	2380      	movs	r3, #128	; 0x80
 80034d6:	049b      	lsls	r3, r3, #18
 80034d8:	4013      	ands	r3, r2
 80034da:	d1dc      	bne.n	8003496 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034dc:	4b37      	ldr	r3, [pc, #220]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4a37      	ldr	r2, [pc, #220]	; (80035c0 <HAL_RCC_OscConfig+0x7a0>)
 80034e2:	4013      	ands	r3, r2
 80034e4:	0019      	movs	r1, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f4:	431a      	orrs	r2, r3
 80034f6:	4b31      	ldr	r3, [pc, #196]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 80034f8:	430a      	orrs	r2, r1
 80034fa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034fc:	4b2f      	ldr	r3, [pc, #188]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	4b2e      	ldr	r3, [pc, #184]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 8003502:	2180      	movs	r1, #128	; 0x80
 8003504:	0449      	lsls	r1, r1, #17
 8003506:	430a      	orrs	r2, r1
 8003508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350a:	f7fe fecd 	bl	80022a8 <HAL_GetTick>
 800350e:	0003      	movs	r3, r0
 8003510:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003514:	f7fe fec8 	bl	80022a8 <HAL_GetTick>
 8003518:	0002      	movs	r2, r0
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e045      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003526:	4b25      	ldr	r3, [pc, #148]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	2380      	movs	r3, #128	; 0x80
 800352c:	049b      	lsls	r3, r3, #18
 800352e:	4013      	ands	r3, r2
 8003530:	d0f0      	beq.n	8003514 <HAL_RCC_OscConfig+0x6f4>
 8003532:	e03d      	b.n	80035b0 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003534:	4b21      	ldr	r3, [pc, #132]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	4b20      	ldr	r3, [pc, #128]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 800353a:	4922      	ldr	r1, [pc, #136]	; (80035c4 <HAL_RCC_OscConfig+0x7a4>)
 800353c:	400a      	ands	r2, r1
 800353e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003540:	f7fe feb2 	bl	80022a8 <HAL_GetTick>
 8003544:	0003      	movs	r3, r0
 8003546:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003548:	e008      	b.n	800355c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800354a:	f7fe fead 	bl	80022a8 <HAL_GetTick>
 800354e:	0002      	movs	r2, r0
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e02a      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800355c:	4b17      	ldr	r3, [pc, #92]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	2380      	movs	r3, #128	; 0x80
 8003562:	049b      	lsls	r3, r3, #18
 8003564:	4013      	ands	r3, r2
 8003566:	d1f0      	bne.n	800354a <HAL_RCC_OscConfig+0x72a>
 8003568:	e022      	b.n	80035b0 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356e:	2b01      	cmp	r3, #1
 8003570:	d101      	bne.n	8003576 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e01d      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003576:	4b11      	ldr	r3, [pc, #68]	; (80035bc <HAL_RCC_OscConfig+0x79c>)
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	2380      	movs	r3, #128	; 0x80
 8003580:	025b      	lsls	r3, r3, #9
 8003582:	401a      	ands	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003588:	429a      	cmp	r2, r3
 800358a:	d10f      	bne.n	80035ac <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	23f0      	movs	r3, #240	; 0xf0
 8003590:	039b      	lsls	r3, r3, #14
 8003592:	401a      	ands	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003598:	429a      	cmp	r2, r3
 800359a:	d107      	bne.n	80035ac <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	23c0      	movs	r3, #192	; 0xc0
 80035a0:	041b      	lsls	r3, r3, #16
 80035a2:	401a      	ands	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d001      	beq.n	80035b0 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e000      	b.n	80035b2 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	0018      	movs	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	b00a      	add	sp, #40	; 0x28
 80035b8:	bdb0      	pop	{r4, r5, r7, pc}
 80035ba:	46c0      	nop			; (mov r8, r8)
 80035bc:	40021000 	.word	0x40021000
 80035c0:	ff02ffff 	.word	0xff02ffff
 80035c4:	feffffff 	.word	0xfeffffff

080035c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c8:	b5b0      	push	{r4, r5, r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e128      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035dc:	4b96      	ldr	r3, [pc, #600]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2201      	movs	r2, #1
 80035e2:	4013      	ands	r3, r2
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d91e      	bls.n	8003628 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ea:	4b93      	ldr	r3, [pc, #588]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2201      	movs	r2, #1
 80035f0:	4393      	bics	r3, r2
 80035f2:	0019      	movs	r1, r3
 80035f4:	4b90      	ldr	r3, [pc, #576]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035fc:	f7fe fe54 	bl	80022a8 <HAL_GetTick>
 8003600:	0003      	movs	r3, r0
 8003602:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003604:	e009      	b.n	800361a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003606:	f7fe fe4f 	bl	80022a8 <HAL_GetTick>
 800360a:	0002      	movs	r2, r0
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	4a8a      	ldr	r2, [pc, #552]	; (800383c <HAL_RCC_ClockConfig+0x274>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d901      	bls.n	800361a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e109      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800361a:	4b87      	ldr	r3, [pc, #540]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2201      	movs	r2, #1
 8003620:	4013      	ands	r3, r2
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d1ee      	bne.n	8003606 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2202      	movs	r2, #2
 800362e:	4013      	ands	r3, r2
 8003630:	d009      	beq.n	8003646 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003632:	4b83      	ldr	r3, [pc, #524]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	22f0      	movs	r2, #240	; 0xf0
 8003638:	4393      	bics	r3, r2
 800363a:	0019      	movs	r1, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	4b7f      	ldr	r3, [pc, #508]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 8003642:	430a      	orrs	r2, r1
 8003644:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2201      	movs	r2, #1
 800364c:	4013      	ands	r3, r2
 800364e:	d100      	bne.n	8003652 <HAL_RCC_ClockConfig+0x8a>
 8003650:	e089      	b.n	8003766 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d107      	bne.n	800366a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800365a:	4b79      	ldr	r3, [pc, #484]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	2380      	movs	r3, #128	; 0x80
 8003660:	029b      	lsls	r3, r3, #10
 8003662:	4013      	ands	r3, r2
 8003664:	d120      	bne.n	80036a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e0e1      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b03      	cmp	r3, #3
 8003670:	d107      	bne.n	8003682 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003672:	4b73      	ldr	r3, [pc, #460]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	2380      	movs	r3, #128	; 0x80
 8003678:	049b      	lsls	r3, r3, #18
 800367a:	4013      	ands	r3, r2
 800367c:	d114      	bne.n	80036a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e0d5      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d106      	bne.n	8003698 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800368a:	4b6d      	ldr	r3, [pc, #436]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2204      	movs	r2, #4
 8003690:	4013      	ands	r3, r2
 8003692:	d109      	bne.n	80036a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e0ca      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003698:	4b69      	ldr	r3, [pc, #420]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4013      	ands	r3, r2
 80036a2:	d101      	bne.n	80036a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e0c2      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036a8:	4b65      	ldr	r3, [pc, #404]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	2203      	movs	r2, #3
 80036ae:	4393      	bics	r3, r2
 80036b0:	0019      	movs	r1, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	4b62      	ldr	r3, [pc, #392]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80036b8:	430a      	orrs	r2, r1
 80036ba:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036bc:	f7fe fdf4 	bl	80022a8 <HAL_GetTick>
 80036c0:	0003      	movs	r3, r0
 80036c2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d111      	bne.n	80036f0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80036cc:	e009      	b.n	80036e2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ce:	f7fe fdeb 	bl	80022a8 <HAL_GetTick>
 80036d2:	0002      	movs	r2, r0
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	4a58      	ldr	r2, [pc, #352]	; (800383c <HAL_RCC_ClockConfig+0x274>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e0a5      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80036e2:	4b57      	ldr	r3, [pc, #348]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	220c      	movs	r2, #12
 80036e8:	4013      	ands	r3, r2
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d1ef      	bne.n	80036ce <HAL_RCC_ClockConfig+0x106>
 80036ee:	e03a      	b.n	8003766 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d111      	bne.n	800371c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036f8:	e009      	b.n	800370e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036fa:	f7fe fdd5 	bl	80022a8 <HAL_GetTick>
 80036fe:	0002      	movs	r2, r0
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	4a4d      	ldr	r2, [pc, #308]	; (800383c <HAL_RCC_ClockConfig+0x274>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d901      	bls.n	800370e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e08f      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800370e:	4b4c      	ldr	r3, [pc, #304]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	220c      	movs	r2, #12
 8003714:	4013      	ands	r3, r2
 8003716:	2b0c      	cmp	r3, #12
 8003718:	d1ef      	bne.n	80036fa <HAL_RCC_ClockConfig+0x132>
 800371a:	e024      	b.n	8003766 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d11b      	bne.n	800375c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003724:	e009      	b.n	800373a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003726:	f7fe fdbf 	bl	80022a8 <HAL_GetTick>
 800372a:	0002      	movs	r2, r0
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	4a42      	ldr	r2, [pc, #264]	; (800383c <HAL_RCC_ClockConfig+0x274>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d901      	bls.n	800373a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e079      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800373a:	4b41      	ldr	r3, [pc, #260]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	220c      	movs	r2, #12
 8003740:	4013      	ands	r3, r2
 8003742:	2b04      	cmp	r3, #4
 8003744:	d1ef      	bne.n	8003726 <HAL_RCC_ClockConfig+0x15e>
 8003746:	e00e      	b.n	8003766 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003748:	f7fe fdae 	bl	80022a8 <HAL_GetTick>
 800374c:	0002      	movs	r2, r0
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	4a3a      	ldr	r2, [pc, #232]	; (800383c <HAL_RCC_ClockConfig+0x274>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d901      	bls.n	800375c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e068      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800375c:	4b38      	ldr	r3, [pc, #224]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	220c      	movs	r2, #12
 8003762:	4013      	ands	r3, r2
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003766:	4b34      	ldr	r3, [pc, #208]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2201      	movs	r2, #1
 800376c:	4013      	ands	r3, r2
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	429a      	cmp	r2, r3
 8003772:	d21e      	bcs.n	80037b2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003774:	4b30      	ldr	r3, [pc, #192]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2201      	movs	r2, #1
 800377a:	4393      	bics	r3, r2
 800377c:	0019      	movs	r1, r3
 800377e:	4b2e      	ldr	r3, [pc, #184]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	430a      	orrs	r2, r1
 8003784:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003786:	f7fe fd8f 	bl	80022a8 <HAL_GetTick>
 800378a:	0003      	movs	r3, r0
 800378c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800378e:	e009      	b.n	80037a4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003790:	f7fe fd8a 	bl	80022a8 <HAL_GetTick>
 8003794:	0002      	movs	r2, r0
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	4a28      	ldr	r2, [pc, #160]	; (800383c <HAL_RCC_ClockConfig+0x274>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d901      	bls.n	80037a4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e044      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037a4:	4b24      	ldr	r3, [pc, #144]	; (8003838 <HAL_RCC_ClockConfig+0x270>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2201      	movs	r2, #1
 80037aa:	4013      	ands	r3, r2
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d1ee      	bne.n	8003790 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2204      	movs	r2, #4
 80037b8:	4013      	ands	r3, r2
 80037ba:	d009      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037bc:	4b20      	ldr	r3, [pc, #128]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	4a20      	ldr	r2, [pc, #128]	; (8003844 <HAL_RCC_ClockConfig+0x27c>)
 80037c2:	4013      	ands	r3, r2
 80037c4:	0019      	movs	r1, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	4b1d      	ldr	r3, [pc, #116]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80037cc:	430a      	orrs	r2, r1
 80037ce:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2208      	movs	r2, #8
 80037d6:	4013      	ands	r3, r2
 80037d8:	d00a      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037da:	4b19      	ldr	r3, [pc, #100]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	4a1a      	ldr	r2, [pc, #104]	; (8003848 <HAL_RCC_ClockConfig+0x280>)
 80037e0:	4013      	ands	r3, r2
 80037e2:	0019      	movs	r1, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	00da      	lsls	r2, r3, #3
 80037ea:	4b15      	ldr	r3, [pc, #84]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80037ec:	430a      	orrs	r2, r1
 80037ee:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037f0:	f000 f832 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 80037f4:	0001      	movs	r1, r0
 80037f6:	4b12      	ldr	r3, [pc, #72]	; (8003840 <HAL_RCC_ClockConfig+0x278>)
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	091b      	lsrs	r3, r3, #4
 80037fc:	220f      	movs	r2, #15
 80037fe:	4013      	ands	r3, r2
 8003800:	4a12      	ldr	r2, [pc, #72]	; (800384c <HAL_RCC_ClockConfig+0x284>)
 8003802:	5cd3      	ldrb	r3, [r2, r3]
 8003804:	000a      	movs	r2, r1
 8003806:	40da      	lsrs	r2, r3
 8003808:	4b11      	ldr	r3, [pc, #68]	; (8003850 <HAL_RCC_ClockConfig+0x288>)
 800380a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800380c:	4b11      	ldr	r3, [pc, #68]	; (8003854 <HAL_RCC_ClockConfig+0x28c>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	250b      	movs	r5, #11
 8003812:	197c      	adds	r4, r7, r5
 8003814:	0018      	movs	r0, r3
 8003816:	f7fe fafb 	bl	8001e10 <HAL_InitTick>
 800381a:	0003      	movs	r3, r0
 800381c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800381e:	197b      	adds	r3, r7, r5
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d002      	beq.n	800382c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003826:	197b      	adds	r3, r7, r5
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	e000      	b.n	800382e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	0018      	movs	r0, r3
 8003830:	46bd      	mov	sp, r7
 8003832:	b004      	add	sp, #16
 8003834:	bdb0      	pop	{r4, r5, r7, pc}
 8003836:	46c0      	nop			; (mov r8, r8)
 8003838:	40022000 	.word	0x40022000
 800383c:	00001388 	.word	0x00001388
 8003840:	40021000 	.word	0x40021000
 8003844:	fffff8ff 	.word	0xfffff8ff
 8003848:	ffffc7ff 	.word	0xffffc7ff
 800384c:	08007120 	.word	0x08007120
 8003850:	20000010 	.word	0x20000010
 8003854:	20000014 	.word	0x20000014

08003858 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003858:	b5b0      	push	{r4, r5, r7, lr}
 800385a:	b08e      	sub	sp, #56	; 0x38
 800385c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800385e:	4b4c      	ldr	r3, [pc, #304]	; (8003990 <HAL_RCC_GetSysClockFreq+0x138>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003864:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003866:	230c      	movs	r3, #12
 8003868:	4013      	ands	r3, r2
 800386a:	2b0c      	cmp	r3, #12
 800386c:	d014      	beq.n	8003898 <HAL_RCC_GetSysClockFreq+0x40>
 800386e:	d900      	bls.n	8003872 <HAL_RCC_GetSysClockFreq+0x1a>
 8003870:	e07b      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x112>
 8003872:	2b04      	cmp	r3, #4
 8003874:	d002      	beq.n	800387c <HAL_RCC_GetSysClockFreq+0x24>
 8003876:	2b08      	cmp	r3, #8
 8003878:	d00b      	beq.n	8003892 <HAL_RCC_GetSysClockFreq+0x3a>
 800387a:	e076      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800387c:	4b44      	ldr	r3, [pc, #272]	; (8003990 <HAL_RCC_GetSysClockFreq+0x138>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2210      	movs	r2, #16
 8003882:	4013      	ands	r3, r2
 8003884:	d002      	beq.n	800388c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003886:	4b43      	ldr	r3, [pc, #268]	; (8003994 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003888:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800388a:	e07c      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800388c:	4b42      	ldr	r3, [pc, #264]	; (8003998 <HAL_RCC_GetSysClockFreq+0x140>)
 800388e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003890:	e079      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003892:	4b42      	ldr	r3, [pc, #264]	; (800399c <HAL_RCC_GetSysClockFreq+0x144>)
 8003894:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003896:	e076      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800389a:	0c9a      	lsrs	r2, r3, #18
 800389c:	230f      	movs	r3, #15
 800389e:	401a      	ands	r2, r3
 80038a0:	4b3f      	ldr	r3, [pc, #252]	; (80039a0 <HAL_RCC_GetSysClockFreq+0x148>)
 80038a2:	5c9b      	ldrb	r3, [r3, r2]
 80038a4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80038a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a8:	0d9a      	lsrs	r2, r3, #22
 80038aa:	2303      	movs	r3, #3
 80038ac:	4013      	ands	r3, r2
 80038ae:	3301      	adds	r3, #1
 80038b0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038b2:	4b37      	ldr	r3, [pc, #220]	; (8003990 <HAL_RCC_GetSysClockFreq+0x138>)
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	2380      	movs	r3, #128	; 0x80
 80038b8:	025b      	lsls	r3, r3, #9
 80038ba:	4013      	ands	r3, r2
 80038bc:	d01a      	beq.n	80038f4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80038be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038c0:	61bb      	str	r3, [r7, #24]
 80038c2:	2300      	movs	r3, #0
 80038c4:	61fb      	str	r3, [r7, #28]
 80038c6:	4a35      	ldr	r2, [pc, #212]	; (800399c <HAL_RCC_GetSysClockFreq+0x144>)
 80038c8:	2300      	movs	r3, #0
 80038ca:	69b8      	ldr	r0, [r7, #24]
 80038cc:	69f9      	ldr	r1, [r7, #28]
 80038ce:	f7fc fce3 	bl	8000298 <__aeabi_lmul>
 80038d2:	0002      	movs	r2, r0
 80038d4:	000b      	movs	r3, r1
 80038d6:	0010      	movs	r0, r2
 80038d8:	0019      	movs	r1, r3
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	f7fc fcb7 	bl	8000258 <__aeabi_uldivmod>
 80038ea:	0002      	movs	r2, r0
 80038ec:	000b      	movs	r3, r1
 80038ee:	0013      	movs	r3, r2
 80038f0:	637b      	str	r3, [r7, #52]	; 0x34
 80038f2:	e037      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80038f4:	4b26      	ldr	r3, [pc, #152]	; (8003990 <HAL_RCC_GetSysClockFreq+0x138>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2210      	movs	r2, #16
 80038fa:	4013      	ands	r3, r2
 80038fc:	d01a      	beq.n	8003934 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80038fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	2300      	movs	r3, #0
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	4a23      	ldr	r2, [pc, #140]	; (8003994 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003908:	2300      	movs	r3, #0
 800390a:	68b8      	ldr	r0, [r7, #8]
 800390c:	68f9      	ldr	r1, [r7, #12]
 800390e:	f7fc fcc3 	bl	8000298 <__aeabi_lmul>
 8003912:	0002      	movs	r2, r0
 8003914:	000b      	movs	r3, r1
 8003916:	0010      	movs	r0, r2
 8003918:	0019      	movs	r1, r3
 800391a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391c:	603b      	str	r3, [r7, #0]
 800391e:	2300      	movs	r3, #0
 8003920:	607b      	str	r3, [r7, #4]
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f7fc fc97 	bl	8000258 <__aeabi_uldivmod>
 800392a:	0002      	movs	r2, r0
 800392c:	000b      	movs	r3, r1
 800392e:	0013      	movs	r3, r2
 8003930:	637b      	str	r3, [r7, #52]	; 0x34
 8003932:	e017      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003936:	0018      	movs	r0, r3
 8003938:	2300      	movs	r3, #0
 800393a:	0019      	movs	r1, r3
 800393c:	4a16      	ldr	r2, [pc, #88]	; (8003998 <HAL_RCC_GetSysClockFreq+0x140>)
 800393e:	2300      	movs	r3, #0
 8003940:	f7fc fcaa 	bl	8000298 <__aeabi_lmul>
 8003944:	0002      	movs	r2, r0
 8003946:	000b      	movs	r3, r1
 8003948:	0010      	movs	r0, r2
 800394a:	0019      	movs	r1, r3
 800394c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394e:	001c      	movs	r4, r3
 8003950:	2300      	movs	r3, #0
 8003952:	001d      	movs	r5, r3
 8003954:	0022      	movs	r2, r4
 8003956:	002b      	movs	r3, r5
 8003958:	f7fc fc7e 	bl	8000258 <__aeabi_uldivmod>
 800395c:	0002      	movs	r2, r0
 800395e:	000b      	movs	r3, r1
 8003960:	0013      	movs	r3, r2
 8003962:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003966:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003968:	e00d      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800396a:	4b09      	ldr	r3, [pc, #36]	; (8003990 <HAL_RCC_GetSysClockFreq+0x138>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	0b5b      	lsrs	r3, r3, #13
 8003970:	2207      	movs	r2, #7
 8003972:	4013      	ands	r3, r2
 8003974:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	3301      	adds	r3, #1
 800397a:	2280      	movs	r2, #128	; 0x80
 800397c:	0212      	lsls	r2, r2, #8
 800397e:	409a      	lsls	r2, r3
 8003980:	0013      	movs	r3, r2
 8003982:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003984:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003988:	0018      	movs	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	b00e      	add	sp, #56	; 0x38
 800398e:	bdb0      	pop	{r4, r5, r7, pc}
 8003990:	40021000 	.word	0x40021000
 8003994:	003d0900 	.word	0x003d0900
 8003998:	00f42400 	.word	0x00f42400
 800399c:	007a1200 	.word	0x007a1200
 80039a0:	08007138 	.word	0x08007138

080039a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039a8:	4b02      	ldr	r3, [pc, #8]	; (80039b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80039aa:	681b      	ldr	r3, [r3, #0]
}
 80039ac:	0018      	movs	r0, r3
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	20000010 	.word	0x20000010

080039b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039bc:	f7ff fff2 	bl	80039a4 <HAL_RCC_GetHCLKFreq>
 80039c0:	0001      	movs	r1, r0
 80039c2:	4b06      	ldr	r3, [pc, #24]	; (80039dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	0a1b      	lsrs	r3, r3, #8
 80039c8:	2207      	movs	r2, #7
 80039ca:	4013      	ands	r3, r2
 80039cc:	4a04      	ldr	r2, [pc, #16]	; (80039e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80039ce:	5cd3      	ldrb	r3, [r2, r3]
 80039d0:	40d9      	lsrs	r1, r3
 80039d2:	000b      	movs	r3, r1
}
 80039d4:	0018      	movs	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	46c0      	nop			; (mov r8, r8)
 80039dc:	40021000 	.word	0x40021000
 80039e0:	08007130 	.word	0x08007130

080039e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039e8:	f7ff ffdc 	bl	80039a4 <HAL_RCC_GetHCLKFreq>
 80039ec:	0001      	movs	r1, r0
 80039ee:	4b06      	ldr	r3, [pc, #24]	; (8003a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	0adb      	lsrs	r3, r3, #11
 80039f4:	2207      	movs	r2, #7
 80039f6:	4013      	ands	r3, r2
 80039f8:	4a04      	ldr	r2, [pc, #16]	; (8003a0c <HAL_RCC_GetPCLK2Freq+0x28>)
 80039fa:	5cd3      	ldrb	r3, [r2, r3]
 80039fc:	40d9      	lsrs	r1, r3
 80039fe:	000b      	movs	r3, r1
}
 8003a00:	0018      	movs	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	08007130 	.word	0x08007130

08003a10 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	220f      	movs	r2, #15
 8003a1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a20:	4b12      	ldr	r3, [pc, #72]	; (8003a6c <HAL_RCC_GetClockConfig+0x5c>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2203      	movs	r2, #3
 8003a26:	401a      	ands	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a2c:	4b0f      	ldr	r3, [pc, #60]	; (8003a6c <HAL_RCC_GetClockConfig+0x5c>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	22f0      	movs	r2, #240	; 0xf0
 8003a32:	401a      	ands	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a38:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <HAL_RCC_GetClockConfig+0x5c>)
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	23e0      	movs	r3, #224	; 0xe0
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	401a      	ands	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003a46:	4b09      	ldr	r3, [pc, #36]	; (8003a6c <HAL_RCC_GetClockConfig+0x5c>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	08da      	lsrs	r2, r3, #3
 8003a4c:	23e0      	movs	r3, #224	; 0xe0
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	401a      	ands	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003a56:	4b06      	ldr	r3, [pc, #24]	; (8003a70 <HAL_RCC_GetClockConfig+0x60>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	401a      	ands	r2, r3
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	601a      	str	r2, [r3, #0]
}
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	46bd      	mov	sp, r7
 8003a66:	b002      	add	sp, #8
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	40022000 	.word	0x40022000

08003a74 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003a7c:	2317      	movs	r3, #23
 8003a7e:	18fb      	adds	r3, r7, r3
 8003a80:	2200      	movs	r2, #0
 8003a82:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d106      	bne.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	2380      	movs	r3, #128	; 0x80
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	4013      	ands	r3, r2
 8003a98:	d100      	bne.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003a9a:	e104      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a9c:	4bb9      	ldr	r3, [pc, #740]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aa0:	2380      	movs	r3, #128	; 0x80
 8003aa2:	055b      	lsls	r3, r3, #21
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d10a      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aa8:	4bb6      	ldr	r3, [pc, #728]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003aaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aac:	4bb5      	ldr	r3, [pc, #724]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003aae:	2180      	movs	r1, #128	; 0x80
 8003ab0:	0549      	lsls	r1, r1, #21
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003ab6:	2317      	movs	r3, #23
 8003ab8:	18fb      	adds	r3, r7, r3
 8003aba:	2201      	movs	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abe:	4bb2      	ldr	r3, [pc, #712]	; (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	2380      	movs	r3, #128	; 0x80
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d11a      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aca:	4baf      	ldr	r3, [pc, #700]	; (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	4bae      	ldr	r3, [pc, #696]	; (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003ad0:	2180      	movs	r1, #128	; 0x80
 8003ad2:	0049      	lsls	r1, r1, #1
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ad8:	f7fe fbe6 	bl	80022a8 <HAL_GetTick>
 8003adc:	0003      	movs	r3, r0
 8003ade:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae0:	e008      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae2:	f7fe fbe1 	bl	80022a8 <HAL_GetTick>
 8003ae6:	0002      	movs	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b64      	cmp	r3, #100	; 0x64
 8003aee:	d901      	bls.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e143      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af4:	4ba4      	ldr	r3, [pc, #656]	; (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	2380      	movs	r3, #128	; 0x80
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	4013      	ands	r3, r2
 8003afe:	d0f0      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003b00:	4ba0      	ldr	r3, [pc, #640]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	23c0      	movs	r3, #192	; 0xc0
 8003b06:	039b      	lsls	r3, r3, #14
 8003b08:	4013      	ands	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	23c0      	movs	r3, #192	; 0xc0
 8003b12:	039b      	lsls	r3, r3, #14
 8003b14:	4013      	ands	r3, r2
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d107      	bne.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	23c0      	movs	r3, #192	; 0xc0
 8003b22:	039b      	lsls	r3, r3, #14
 8003b24:	4013      	ands	r3, r2
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d013      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	23c0      	movs	r3, #192	; 0xc0
 8003b32:	029b      	lsls	r3, r3, #10
 8003b34:	401a      	ands	r2, r3
 8003b36:	23c0      	movs	r3, #192	; 0xc0
 8003b38:	029b      	lsls	r3, r3, #10
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d10a      	bne.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003b3e:	4b91      	ldr	r3, [pc, #580]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	2380      	movs	r3, #128	; 0x80
 8003b44:	029b      	lsls	r3, r3, #10
 8003b46:	401a      	ands	r2, r3
 8003b48:	2380      	movs	r3, #128	; 0x80
 8003b4a:	029b      	lsls	r3, r3, #10
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d101      	bne.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e113      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003b54:	4b8b      	ldr	r3, [pc, #556]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b58:	23c0      	movs	r3, #192	; 0xc0
 8003b5a:	029b      	lsls	r3, r3, #10
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d049      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685a      	ldr	r2, [r3, #4]
 8003b6a:	23c0      	movs	r3, #192	; 0xc0
 8003b6c:	029b      	lsls	r3, r3, #10
 8003b6e:	4013      	ands	r3, r2
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d004      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2220      	movs	r2, #32
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	d10d      	bne.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	23c0      	movs	r3, #192	; 0xc0
 8003b86:	029b      	lsls	r3, r3, #10
 8003b88:	4013      	ands	r3, r2
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d034      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	2380      	movs	r3, #128	; 0x80
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d02e      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003b9c:	4b79      	ldr	r3, [pc, #484]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ba0:	4a7a      	ldr	r2, [pc, #488]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ba6:	4b77      	ldr	r3, [pc, #476]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003ba8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003baa:	4b76      	ldr	r3, [pc, #472]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bac:	2180      	movs	r1, #128	; 0x80
 8003bae:	0309      	lsls	r1, r1, #12
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bb4:	4b73      	ldr	r3, [pc, #460]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bb8:	4b72      	ldr	r3, [pc, #456]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bba:	4975      	ldr	r1, [pc, #468]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003bbc:	400a      	ands	r2, r1
 8003bbe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003bc0:	4b70      	ldr	r3, [pc, #448]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	2380      	movs	r3, #128	; 0x80
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	4013      	ands	r3, r2
 8003bce:	d014      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd0:	f7fe fb6a 	bl	80022a8 <HAL_GetTick>
 8003bd4:	0003      	movs	r3, r0
 8003bd6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bd8:	e009      	b.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bda:	f7fe fb65 	bl	80022a8 <HAL_GetTick>
 8003bde:	0002      	movs	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	4a6b      	ldr	r2, [pc, #428]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d901      	bls.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e0c6      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bee:	4b65      	ldr	r3, [pc, #404]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bf0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bf2:	2380      	movs	r3, #128	; 0x80
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	d0ef      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	2380      	movs	r3, #128	; 0x80
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	4013      	ands	r3, r2
 8003c04:	d01f      	beq.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	689a      	ldr	r2, [r3, #8]
 8003c0a:	23c0      	movs	r3, #192	; 0xc0
 8003c0c:	029b      	lsls	r3, r3, #10
 8003c0e:	401a      	ands	r2, r3
 8003c10:	23c0      	movs	r3, #192	; 0xc0
 8003c12:	029b      	lsls	r3, r3, #10
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d10c      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003c18:	4b5a      	ldr	r3, [pc, #360]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a5e      	ldr	r2, [pc, #376]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	0019      	movs	r1, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	23c0      	movs	r3, #192	; 0xc0
 8003c28:	039b      	lsls	r3, r3, #14
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	4b55      	ldr	r3, [pc, #340]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	4b54      	ldr	r3, [pc, #336]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c34:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	23c0      	movs	r3, #192	; 0xc0
 8003c3c:	029b      	lsls	r3, r3, #10
 8003c3e:	401a      	ands	r2, r3
 8003c40:	4b50      	ldr	r3, [pc, #320]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c42:	430a      	orrs	r2, r1
 8003c44:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	d01f      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	23c0      	movs	r3, #192	; 0xc0
 8003c56:	029b      	lsls	r3, r3, #10
 8003c58:	401a      	ands	r2, r3
 8003c5a:	23c0      	movs	r3, #192	; 0xc0
 8003c5c:	029b      	lsls	r3, r3, #10
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d10c      	bne.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8003c62:	4b48      	ldr	r3, [pc, #288]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a4c      	ldr	r2, [pc, #304]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	0019      	movs	r1, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	23c0      	movs	r3, #192	; 0xc0
 8003c72:	039b      	lsls	r3, r3, #14
 8003c74:	401a      	ands	r2, r3
 8003c76:	4b43      	ldr	r3, [pc, #268]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	4b41      	ldr	r3, [pc, #260]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c7e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	23c0      	movs	r3, #192	; 0xc0
 8003c86:	029b      	lsls	r3, r3, #10
 8003c88:	401a      	ands	r2, r3
 8003c8a:	4b3e      	ldr	r3, [pc, #248]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c90:	2317      	movs	r3, #23
 8003c92:	18fb      	adds	r3, r7, r3
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d105      	bne.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c9a:	4b3a      	ldr	r3, [pc, #232]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c9e:	4b39      	ldr	r3, [pc, #228]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003ca0:	493e      	ldr	r1, [pc, #248]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8003ca2:	400a      	ands	r2, r1
 8003ca4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2201      	movs	r2, #1
 8003cac:	4013      	ands	r3, r2
 8003cae:	d009      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cb0:	4b34      	ldr	r3, [pc, #208]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cb4:	2203      	movs	r2, #3
 8003cb6:	4393      	bics	r3, r2
 8003cb8:	0019      	movs	r1, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	4b31      	ldr	r3, [pc, #196]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	4013      	ands	r3, r2
 8003ccc:	d009      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cce:	4b2d      	ldr	r3, [pc, #180]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd2:	220c      	movs	r2, #12
 8003cd4:	4393      	bics	r3, r2
 8003cd6:	0019      	movs	r1, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	4b29      	ldr	r3, [pc, #164]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	4013      	ands	r3, r2
 8003cea:	d009      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cec:	4b25      	ldr	r3, [pc, #148]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cf0:	4a2b      	ldr	r2, [pc, #172]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	0019      	movs	r1, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	695a      	ldr	r2, [r3, #20]
 8003cfa:	4b22      	ldr	r3, [pc, #136]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2208      	movs	r2, #8
 8003d06:	4013      	ands	r3, r2
 8003d08:	d009      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d0a:	4b1e      	ldr	r3, [pc, #120]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d0e:	4a25      	ldr	r2, [pc, #148]	; (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003d10:	4013      	ands	r3, r2
 8003d12:	0019      	movs	r1, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699a      	ldr	r2, [r3, #24]
 8003d18:	4b1a      	ldr	r3, [pc, #104]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	2380      	movs	r3, #128	; 0x80
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	4013      	ands	r3, r2
 8003d28:	d009      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d2a:	4b16      	ldr	r3, [pc, #88]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d2e:	4a17      	ldr	r2, [pc, #92]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	0019      	movs	r1, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	69da      	ldr	r2, [r3, #28]
 8003d38:	4b12      	ldr	r3, [pc, #72]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2240      	movs	r2, #64	; 0x40
 8003d44:	4013      	ands	r3, r2
 8003d46:	d009      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d48:	4b0e      	ldr	r3, [pc, #56]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d4c:	4a16      	ldr	r2, [pc, #88]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003d4e:	4013      	ands	r3, r2
 8003d50:	0019      	movs	r1, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d56:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2280      	movs	r2, #128	; 0x80
 8003d62:	4013      	ands	r3, r2
 8003d64:	d009      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003d66:	4b07      	ldr	r3, [pc, #28]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d6a:	4a10      	ldr	r2, [pc, #64]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	0019      	movs	r1, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a1a      	ldr	r2, [r3, #32]
 8003d74:	4b03      	ldr	r3, [pc, #12]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d76:	430a      	orrs	r2, r1
 8003d78:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b006      	add	sp, #24
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40007000 	.word	0x40007000
 8003d8c:	fffcffff 	.word	0xfffcffff
 8003d90:	fff7ffff 	.word	0xfff7ffff
 8003d94:	00001388 	.word	0x00001388
 8003d98:	ffcfffff 	.word	0xffcfffff
 8003d9c:	efffffff 	.word	0xefffffff
 8003da0:	fffff3ff 	.word	0xfffff3ff
 8003da4:	ffffcfff 	.word	0xffffcfff
 8003da8:	fbffffff 	.word	0xfbffffff
 8003dac:	fff3ffff 	.word	0xfff3ffff

08003db0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e032      	b.n	8003e28 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2239      	movs	r2, #57	; 0x39
 8003dc6:	5c9b      	ldrb	r3, [r3, r2]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d107      	bne.n	8003dde <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2238      	movs	r2, #56	; 0x38
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	0018      	movs	r0, r3
 8003dda:	f000 f829 	bl	8003e30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2239      	movs	r2, #57	; 0x39
 8003de2:	2102      	movs	r1, #2
 8003de4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3304      	adds	r3, #4
 8003dee:	0019      	movs	r1, r3
 8003df0:	0010      	movs	r0, r2
 8003df2:	f000 f97f 	bl	80040f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	223e      	movs	r2, #62	; 0x3e
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	223a      	movs	r2, #58	; 0x3a
 8003e02:	2101      	movs	r1, #1
 8003e04:	5499      	strb	r1, [r3, r2]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	223b      	movs	r2, #59	; 0x3b
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	5499      	strb	r1, [r3, r2]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	223c      	movs	r2, #60	; 0x3c
 8003e12:	2101      	movs	r1, #1
 8003e14:	5499      	strb	r1, [r3, r2]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	223d      	movs	r2, #61	; 0x3d
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2239      	movs	r2, #57	; 0x39
 8003e22:	2101      	movs	r1, #1
 8003e24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	0018      	movs	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b002      	add	sp, #8
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003e38:	46c0      	nop			; (mov r8, r8)
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2239      	movs	r2, #57	; 0x39
 8003e4c:	5c9b      	ldrb	r3, [r3, r2]
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d001      	beq.n	8003e58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e03b      	b.n	8003ed0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2239      	movs	r2, #57	; 0x39
 8003e5c:	2102      	movs	r1, #2
 8003e5e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	2380      	movs	r3, #128	; 0x80
 8003e76:	05db      	lsls	r3, r3, #23
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d00e      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x5a>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a15      	ldr	r2, [pc, #84]	; (8003ed8 <HAL_TIM_Base_Start_IT+0x98>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d009      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x5a>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a14      	ldr	r2, [pc, #80]	; (8003edc <HAL_TIM_Base_Start_IT+0x9c>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d004      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x5a>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a12      	ldr	r2, [pc, #72]	; (8003ee0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d111      	bne.n	8003ebe <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	2207      	movs	r2, #7
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2b06      	cmp	r3, #6
 8003eaa:	d010      	beq.n	8003ece <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2101      	movs	r1, #1
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ebc:	e007      	b.n	8003ece <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2101      	movs	r1, #1
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	b004      	add	sp, #16
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40000400 	.word	0x40000400
 8003edc:	40010800 	.word	0x40010800
 8003ee0:	40011400 	.word	0x40011400

08003ee4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d124      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	2202      	movs	r2, #2
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d11d      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2203      	movs	r2, #3
 8003f0e:	4252      	negs	r2, r2
 8003f10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	2203      	movs	r2, #3
 8003f20:	4013      	ands	r3, r2
 8003f22:	d004      	beq.n	8003f2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	0018      	movs	r0, r3
 8003f28:	f000 f8cc 	bl	80040c4 <HAL_TIM_IC_CaptureCallback>
 8003f2c:	e007      	b.n	8003f3e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	0018      	movs	r0, r3
 8003f32:	f000 f8bf 	bl	80040b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f000 f8cb 	bl	80040d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	2204      	movs	r2, #4
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	d125      	bne.n	8003f9e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	2204      	movs	r2, #4
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d11e      	bne.n	8003f9e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2205      	movs	r2, #5
 8003f66:	4252      	negs	r2, r2
 8003f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	699a      	ldr	r2, [r3, #24]
 8003f76:	23c0      	movs	r3, #192	; 0xc0
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	d004      	beq.n	8003f88 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	0018      	movs	r0, r3
 8003f82:	f000 f89f 	bl	80040c4 <HAL_TIM_IC_CaptureCallback>
 8003f86:	e007      	b.n	8003f98 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	0018      	movs	r0, r3
 8003f8c:	f000 f892 	bl	80040b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	0018      	movs	r0, r3
 8003f94:	f000 f89e 	bl	80040d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	2208      	movs	r2, #8
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d124      	bne.n	8003ff6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	2208      	movs	r2, #8
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d11d      	bne.n	8003ff6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2209      	movs	r2, #9
 8003fc0:	4252      	negs	r2, r2
 8003fc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	2203      	movs	r2, #3
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d004      	beq.n	8003fe0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	0018      	movs	r0, r3
 8003fda:	f000 f873 	bl	80040c4 <HAL_TIM_IC_CaptureCallback>
 8003fde:	e007      	b.n	8003ff0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	f000 f866 	bl	80040b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	0018      	movs	r0, r3
 8003fec:	f000 f872 	bl	80040d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	2210      	movs	r2, #16
 8003ffe:	4013      	ands	r3, r2
 8004000:	2b10      	cmp	r3, #16
 8004002:	d125      	bne.n	8004050 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	2210      	movs	r2, #16
 800400c:	4013      	ands	r3, r2
 800400e:	2b10      	cmp	r3, #16
 8004010:	d11e      	bne.n	8004050 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2211      	movs	r2, #17
 8004018:	4252      	negs	r2, r2
 800401a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2208      	movs	r2, #8
 8004020:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	69da      	ldr	r2, [r3, #28]
 8004028:	23c0      	movs	r3, #192	; 0xc0
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	4013      	ands	r3, r2
 800402e:	d004      	beq.n	800403a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	0018      	movs	r0, r3
 8004034:	f000 f846 	bl	80040c4 <HAL_TIM_IC_CaptureCallback>
 8004038:	e007      	b.n	800404a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	0018      	movs	r0, r3
 800403e:	f000 f839 	bl	80040b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	0018      	movs	r0, r3
 8004046:	f000 f845 	bl	80040d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	2201      	movs	r2, #1
 8004058:	4013      	ands	r3, r2
 800405a:	2b01      	cmp	r3, #1
 800405c:	d10f      	bne.n	800407e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	2201      	movs	r2, #1
 8004066:	4013      	ands	r3, r2
 8004068:	2b01      	cmp	r3, #1
 800406a:	d108      	bne.n	800407e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2202      	movs	r2, #2
 8004072:	4252      	negs	r2, r2
 8004074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	0018      	movs	r0, r3
 800407a:	f7fd fe97 	bl	8001dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	2240      	movs	r2, #64	; 0x40
 8004086:	4013      	ands	r3, r2
 8004088:	2b40      	cmp	r3, #64	; 0x40
 800408a:	d10f      	bne.n	80040ac <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	2240      	movs	r2, #64	; 0x40
 8004094:	4013      	ands	r3, r2
 8004096:	2b40      	cmp	r3, #64	; 0x40
 8004098:	d108      	bne.n	80040ac <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2241      	movs	r2, #65	; 0x41
 80040a0:	4252      	negs	r2, r2
 80040a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	0018      	movs	r0, r3
 80040a8:	f000 f81c 	bl	80040e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040ac:	46c0      	nop			; (mov r8, r8)
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b002      	add	sp, #8
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040bc:	46c0      	nop			; (mov r8, r8)
 80040be:	46bd      	mov	sp, r7
 80040c0:	b002      	add	sp, #8
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040cc:	46c0      	nop			; (mov r8, r8)
 80040ce:	46bd      	mov	sp, r7
 80040d0:	b002      	add	sp, #8
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040dc:	46c0      	nop			; (mov r8, r8)
 80040de:	46bd      	mov	sp, r7
 80040e0:	b002      	add	sp, #8
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040ec:	46c0      	nop			; (mov r8, r8)
 80040ee:	46bd      	mov	sp, r7
 80040f0:	b002      	add	sp, #8
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	2380      	movs	r3, #128	; 0x80
 8004108:	05db      	lsls	r3, r3, #23
 800410a:	429a      	cmp	r2, r3
 800410c:	d00b      	beq.n	8004126 <TIM_Base_SetConfig+0x32>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a23      	ldr	r2, [pc, #140]	; (80041a0 <TIM_Base_SetConfig+0xac>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d007      	beq.n	8004126 <TIM_Base_SetConfig+0x32>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a22      	ldr	r2, [pc, #136]	; (80041a4 <TIM_Base_SetConfig+0xb0>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d003      	beq.n	8004126 <TIM_Base_SetConfig+0x32>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a21      	ldr	r2, [pc, #132]	; (80041a8 <TIM_Base_SetConfig+0xb4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d108      	bne.n	8004138 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2270      	movs	r2, #112	; 0x70
 800412a:	4393      	bics	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	2380      	movs	r3, #128	; 0x80
 800413c:	05db      	lsls	r3, r3, #23
 800413e:	429a      	cmp	r2, r3
 8004140:	d00b      	beq.n	800415a <TIM_Base_SetConfig+0x66>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a16      	ldr	r2, [pc, #88]	; (80041a0 <TIM_Base_SetConfig+0xac>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d007      	beq.n	800415a <TIM_Base_SetConfig+0x66>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a15      	ldr	r2, [pc, #84]	; (80041a4 <TIM_Base_SetConfig+0xb0>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d003      	beq.n	800415a <TIM_Base_SetConfig+0x66>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a14      	ldr	r2, [pc, #80]	; (80041a8 <TIM_Base_SetConfig+0xb4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d108      	bne.n	800416c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	4a13      	ldr	r2, [pc, #76]	; (80041ac <TIM_Base_SetConfig+0xb8>)
 800415e:	4013      	ands	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2280      	movs	r2, #128	; 0x80
 8004170:	4393      	bics	r3, r2
 8004172:	001a      	movs	r2, r3
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	4313      	orrs	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	689a      	ldr	r2, [r3, #8]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	615a      	str	r2, [r3, #20]
}
 8004198:	46c0      	nop			; (mov r8, r8)
 800419a:	46bd      	mov	sp, r7
 800419c:	b004      	add	sp, #16
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40000400 	.word	0x40000400
 80041a4:	40010800 	.word	0x40010800
 80041a8:	40011400 	.word	0x40011400
 80041ac:	fffffcff 	.word	0xfffffcff

080041b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e044      	b.n	800424c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d107      	bne.n	80041da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2278      	movs	r2, #120	; 0x78
 80041ce:	2100      	movs	r1, #0
 80041d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	0018      	movs	r0, r3
 80041d6:	f7fd ffbf 	bl	8002158 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2224      	movs	r2, #36	; 0x24
 80041de:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2101      	movs	r1, #1
 80041ec:	438a      	bics	r2, r1
 80041ee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	0018      	movs	r0, r3
 80041f4:	f000 fc2c 	bl	8004a50 <UART_SetConfig>
 80041f8:	0003      	movs	r3, r0
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d101      	bne.n	8004202 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e024      	b.n	800424c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	0018      	movs	r0, r3
 800420e:	f000 febd 	bl	8004f8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	490d      	ldr	r1, [pc, #52]	; (8004254 <HAL_UART_Init+0xa4>)
 800421e:	400a      	ands	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	212a      	movs	r1, #42	; 0x2a
 800422e:	438a      	bics	r2, r1
 8004230:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2101      	movs	r1, #1
 800423e:	430a      	orrs	r2, r1
 8004240:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	0018      	movs	r0, r3
 8004246:	f000 ff55 	bl	80050f4 <UART_CheckIdleState>
 800424a:	0003      	movs	r3, r0
}
 800424c:	0018      	movs	r0, r3
 800424e:	46bd      	mov	sp, r7
 8004250:	b002      	add	sp, #8
 8004252:	bd80      	pop	{r7, pc}
 8004254:	ffffb7ff 	.word	0xffffb7ff

08004258 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b08a      	sub	sp, #40	; 0x28
 800425c:	af02      	add	r7, sp, #8
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	603b      	str	r3, [r7, #0]
 8004264:	1dbb      	adds	r3, r7, #6
 8004266:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800426c:	2b20      	cmp	r3, #32
 800426e:	d000      	beq.n	8004272 <HAL_UART_Transmit+0x1a>
 8004270:	e08c      	b.n	800438c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <HAL_UART_Transmit+0x28>
 8004278:	1dbb      	adds	r3, r7, #6
 800427a:	881b      	ldrh	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e084      	b.n	800438e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	015b      	lsls	r3, r3, #5
 800428c:	429a      	cmp	r2, r3
 800428e:	d109      	bne.n	80042a4 <HAL_UART_Transmit+0x4c>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d105      	bne.n	80042a4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2201      	movs	r2, #1
 800429c:	4013      	ands	r3, r2
 800429e:	d001      	beq.n	80042a4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e074      	b.n	800438e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2284      	movs	r2, #132	; 0x84
 80042a8:	2100      	movs	r1, #0
 80042aa:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2221      	movs	r2, #33	; 0x21
 80042b0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042b2:	f7fd fff9 	bl	80022a8 <HAL_GetTick>
 80042b6:	0003      	movs	r3, r0
 80042b8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1dba      	adds	r2, r7, #6
 80042be:	2150      	movs	r1, #80	; 0x50
 80042c0:	8812      	ldrh	r2, [r2, #0]
 80042c2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	1dba      	adds	r2, r7, #6
 80042c8:	2152      	movs	r1, #82	; 0x52
 80042ca:	8812      	ldrh	r2, [r2, #0]
 80042cc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	689a      	ldr	r2, [r3, #8]
 80042d2:	2380      	movs	r3, #128	; 0x80
 80042d4:	015b      	lsls	r3, r3, #5
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d108      	bne.n	80042ec <HAL_UART_Transmit+0x94>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d104      	bne.n	80042ec <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	61bb      	str	r3, [r7, #24]
 80042ea:	e003      	b.n	80042f4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042f0:	2300      	movs	r3, #0
 80042f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042f4:	e02f      	b.n	8004356 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	0013      	movs	r3, r2
 8004300:	2200      	movs	r2, #0
 8004302:	2180      	movs	r1, #128	; 0x80
 8004304:	f000 ff9e 	bl	8005244 <UART_WaitOnFlagUntilTimeout>
 8004308:	1e03      	subs	r3, r0, #0
 800430a:	d004      	beq.n	8004316 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2220      	movs	r2, #32
 8004310:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e03b      	b.n	800438e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10b      	bne.n	8004334 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	881b      	ldrh	r3, [r3, #0]
 8004320:	001a      	movs	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	05d2      	lsls	r2, r2, #23
 8004328:	0dd2      	lsrs	r2, r2, #23
 800432a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	3302      	adds	r3, #2
 8004330:	61bb      	str	r3, [r7, #24]
 8004332:	e007      	b.n	8004344 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	781a      	ldrb	r2, [r3, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	3301      	adds	r3, #1
 8004342:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2252      	movs	r2, #82	; 0x52
 8004348:	5a9b      	ldrh	r3, [r3, r2]
 800434a:	b29b      	uxth	r3, r3
 800434c:	3b01      	subs	r3, #1
 800434e:	b299      	uxth	r1, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2252      	movs	r2, #82	; 0x52
 8004354:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2252      	movs	r2, #82	; 0x52
 800435a:	5a9b      	ldrh	r3, [r3, r2]
 800435c:	b29b      	uxth	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1c9      	bne.n	80042f6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	0013      	movs	r3, r2
 800436c:	2200      	movs	r2, #0
 800436e:	2140      	movs	r1, #64	; 0x40
 8004370:	f000 ff68 	bl	8005244 <UART_WaitOnFlagUntilTimeout>
 8004374:	1e03      	subs	r3, r0, #0
 8004376:	d004      	beq.n	8004382 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2220      	movs	r2, #32
 800437c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e005      	b.n	800438e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2220      	movs	r2, #32
 8004386:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004388:	2300      	movs	r3, #0
 800438a:	e000      	b.n	800438e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 800438c:	2302      	movs	r3, #2
  }
}
 800438e:	0018      	movs	r0, r3
 8004390:	46bd      	mov	sp, r7
 8004392:	b008      	add	sp, #32
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b088      	sub	sp, #32
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	1dbb      	adds	r3, r7, #6
 80043a4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2280      	movs	r2, #128	; 0x80
 80043aa:	589b      	ldr	r3, [r3, r2]
 80043ac:	2b20      	cmp	r3, #32
 80043ae:	d14a      	bne.n	8004446 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_UART_Receive_IT+0x26>
 80043b6:	1dbb      	adds	r3, r7, #6
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e042      	b.n	8004448 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	2380      	movs	r3, #128	; 0x80
 80043c8:	015b      	lsls	r3, r3, #5
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d109      	bne.n	80043e2 <HAL_UART_Receive_IT+0x4a>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d105      	bne.n	80043e2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2201      	movs	r2, #1
 80043da:	4013      	ands	r3, r2
 80043dc:	d001      	beq.n	80043e2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e032      	b.n	8004448 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a18      	ldr	r2, [pc, #96]	; (8004450 <HAL_UART_Receive_IT+0xb8>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d020      	beq.n	8004434 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	2380      	movs	r3, #128	; 0x80
 80043fa:	041b      	lsls	r3, r3, #16
 80043fc:	4013      	ands	r3, r2
 80043fe:	d019      	beq.n	8004434 <HAL_UART_Receive_IT+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004400:	f3ef 8310 	mrs	r3, PRIMASK
 8004404:	613b      	str	r3, [r7, #16]
  return(result);
 8004406:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004408:	61fb      	str	r3, [r7, #28]
 800440a:	2301      	movs	r3, #1
 800440c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f383 8810 	msr	PRIMASK, r3
}
 8004414:	46c0      	nop			; (mov r8, r8)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2180      	movs	r1, #128	; 0x80
 8004422:	04c9      	lsls	r1, r1, #19
 8004424:	430a      	orrs	r2, r1
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	f383 8810 	msr	PRIMASK, r3
}
 8004432:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004434:	1dbb      	adds	r3, r7, #6
 8004436:	881a      	ldrh	r2, [r3, #0]
 8004438:	68b9      	ldr	r1, [r7, #8]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	0018      	movs	r0, r3
 800443e:	f000 ff6b 	bl	8005318 <UART_Start_Receive_IT>
 8004442:	0003      	movs	r3, r0
 8004444:	e000      	b.n	8004448 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8004446:	2302      	movs	r3, #2
  }
}
 8004448:	0018      	movs	r0, r3
 800444a:	46bd      	mov	sp, r7
 800444c:	b008      	add	sp, #32
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40004800 	.word	0x40004800

08004454 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004454:	b590      	push	{r4, r7, lr}
 8004456:	b0ab      	sub	sp, #172	; 0xac
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	22a4      	movs	r2, #164	; 0xa4
 8004464:	18b9      	adds	r1, r7, r2
 8004466:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	20a0      	movs	r0, #160	; 0xa0
 8004470:	1839      	adds	r1, r7, r0
 8004472:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	219c      	movs	r1, #156	; 0x9c
 800447c:	1879      	adds	r1, r7, r1
 800447e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004480:	0011      	movs	r1, r2
 8004482:	18bb      	adds	r3, r7, r2
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a99      	ldr	r2, [pc, #612]	; (80046ec <HAL_UART_IRQHandler+0x298>)
 8004488:	4013      	ands	r3, r2
 800448a:	2298      	movs	r2, #152	; 0x98
 800448c:	18bc      	adds	r4, r7, r2
 800448e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004490:	18bb      	adds	r3, r7, r2
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d114      	bne.n	80044c2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004498:	187b      	adds	r3, r7, r1
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2220      	movs	r2, #32
 800449e:	4013      	ands	r3, r2
 80044a0:	d00f      	beq.n	80044c2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80044a2:	183b      	adds	r3, r7, r0
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2220      	movs	r2, #32
 80044a8:	4013      	ands	r3, r2
 80044aa:	d00a      	beq.n	80044c2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d100      	bne.n	80044b6 <HAL_UART_IRQHandler+0x62>
 80044b4:	e2a0      	b.n	80049f8 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	0010      	movs	r0, r2
 80044be:	4798      	blx	r3
      }
      return;
 80044c0:	e29a      	b.n	80049f8 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80044c2:	2398      	movs	r3, #152	; 0x98
 80044c4:	18fb      	adds	r3, r7, r3
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d100      	bne.n	80044ce <HAL_UART_IRQHandler+0x7a>
 80044cc:	e114      	b.n	80046f8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80044ce:	239c      	movs	r3, #156	; 0x9c
 80044d0:	18fb      	adds	r3, r7, r3
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2201      	movs	r2, #1
 80044d6:	4013      	ands	r3, r2
 80044d8:	d106      	bne.n	80044e8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80044da:	23a0      	movs	r3, #160	; 0xa0
 80044dc:	18fb      	adds	r3, r7, r3
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a83      	ldr	r2, [pc, #524]	; (80046f0 <HAL_UART_IRQHandler+0x29c>)
 80044e2:	4013      	ands	r3, r2
 80044e4:	d100      	bne.n	80044e8 <HAL_UART_IRQHandler+0x94>
 80044e6:	e107      	b.n	80046f8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80044e8:	23a4      	movs	r3, #164	; 0xa4
 80044ea:	18fb      	adds	r3, r7, r3
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2201      	movs	r2, #1
 80044f0:	4013      	ands	r3, r2
 80044f2:	d012      	beq.n	800451a <HAL_UART_IRQHandler+0xc6>
 80044f4:	23a0      	movs	r3, #160	; 0xa0
 80044f6:	18fb      	adds	r3, r7, r3
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	4013      	ands	r3, r2
 8004500:	d00b      	beq.n	800451a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2201      	movs	r2, #1
 8004508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2284      	movs	r2, #132	; 0x84
 800450e:	589b      	ldr	r3, [r3, r2]
 8004510:	2201      	movs	r2, #1
 8004512:	431a      	orrs	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2184      	movs	r1, #132	; 0x84
 8004518:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800451a:	23a4      	movs	r3, #164	; 0xa4
 800451c:	18fb      	adds	r3, r7, r3
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2202      	movs	r2, #2
 8004522:	4013      	ands	r3, r2
 8004524:	d011      	beq.n	800454a <HAL_UART_IRQHandler+0xf6>
 8004526:	239c      	movs	r3, #156	; 0x9c
 8004528:	18fb      	adds	r3, r7, r3
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2201      	movs	r2, #1
 800452e:	4013      	ands	r3, r2
 8004530:	d00b      	beq.n	800454a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2202      	movs	r2, #2
 8004538:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2284      	movs	r2, #132	; 0x84
 800453e:	589b      	ldr	r3, [r3, r2]
 8004540:	2204      	movs	r2, #4
 8004542:	431a      	orrs	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2184      	movs	r1, #132	; 0x84
 8004548:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800454a:	23a4      	movs	r3, #164	; 0xa4
 800454c:	18fb      	adds	r3, r7, r3
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2204      	movs	r2, #4
 8004552:	4013      	ands	r3, r2
 8004554:	d011      	beq.n	800457a <HAL_UART_IRQHandler+0x126>
 8004556:	239c      	movs	r3, #156	; 0x9c
 8004558:	18fb      	adds	r3, r7, r3
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2201      	movs	r2, #1
 800455e:	4013      	ands	r3, r2
 8004560:	d00b      	beq.n	800457a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2204      	movs	r2, #4
 8004568:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2284      	movs	r2, #132	; 0x84
 800456e:	589b      	ldr	r3, [r3, r2]
 8004570:	2202      	movs	r2, #2
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2184      	movs	r1, #132	; 0x84
 8004578:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800457a:	23a4      	movs	r3, #164	; 0xa4
 800457c:	18fb      	adds	r3, r7, r3
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2208      	movs	r2, #8
 8004582:	4013      	ands	r3, r2
 8004584:	d017      	beq.n	80045b6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004586:	23a0      	movs	r3, #160	; 0xa0
 8004588:	18fb      	adds	r3, r7, r3
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2220      	movs	r2, #32
 800458e:	4013      	ands	r3, r2
 8004590:	d105      	bne.n	800459e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004592:	239c      	movs	r3, #156	; 0x9c
 8004594:	18fb      	adds	r3, r7, r3
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2201      	movs	r2, #1
 800459a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800459c:	d00b      	beq.n	80045b6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2208      	movs	r2, #8
 80045a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2284      	movs	r2, #132	; 0x84
 80045aa:	589b      	ldr	r3, [r3, r2]
 80045ac:	2208      	movs	r2, #8
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2184      	movs	r1, #132	; 0x84
 80045b4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80045b6:	23a4      	movs	r3, #164	; 0xa4
 80045b8:	18fb      	adds	r3, r7, r3
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	2380      	movs	r3, #128	; 0x80
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	4013      	ands	r3, r2
 80045c2:	d013      	beq.n	80045ec <HAL_UART_IRQHandler+0x198>
 80045c4:	23a0      	movs	r3, #160	; 0xa0
 80045c6:	18fb      	adds	r3, r7, r3
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	2380      	movs	r3, #128	; 0x80
 80045cc:	04db      	lsls	r3, r3, #19
 80045ce:	4013      	ands	r3, r2
 80045d0:	d00c      	beq.n	80045ec <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2280      	movs	r2, #128	; 0x80
 80045d8:	0112      	lsls	r2, r2, #4
 80045da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2284      	movs	r2, #132	; 0x84
 80045e0:	589b      	ldr	r3, [r3, r2]
 80045e2:	2220      	movs	r2, #32
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2184      	movs	r1, #132	; 0x84
 80045ea:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2284      	movs	r2, #132	; 0x84
 80045f0:	589b      	ldr	r3, [r3, r2]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d100      	bne.n	80045f8 <HAL_UART_IRQHandler+0x1a4>
 80045f6:	e201      	b.n	80049fc <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80045f8:	23a4      	movs	r3, #164	; 0xa4
 80045fa:	18fb      	adds	r3, r7, r3
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2220      	movs	r2, #32
 8004600:	4013      	ands	r3, r2
 8004602:	d00e      	beq.n	8004622 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004604:	23a0      	movs	r3, #160	; 0xa0
 8004606:	18fb      	adds	r3, r7, r3
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2220      	movs	r2, #32
 800460c:	4013      	ands	r3, r2
 800460e:	d008      	beq.n	8004622 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004614:	2b00      	cmp	r3, #0
 8004616:	d004      	beq.n	8004622 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	0010      	movs	r0, r2
 8004620:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2284      	movs	r2, #132	; 0x84
 8004626:	589b      	ldr	r3, [r3, r2]
 8004628:	2194      	movs	r1, #148	; 0x94
 800462a:	187a      	adds	r2, r7, r1
 800462c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	2240      	movs	r2, #64	; 0x40
 8004636:	4013      	ands	r3, r2
 8004638:	2b40      	cmp	r3, #64	; 0x40
 800463a:	d004      	beq.n	8004646 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800463c:	187b      	adds	r3, r7, r1
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2228      	movs	r2, #40	; 0x28
 8004642:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004644:	d047      	beq.n	80046d6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	0018      	movs	r0, r3
 800464a:	f000 ff2f 	bl	80054ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2240      	movs	r2, #64	; 0x40
 8004656:	4013      	ands	r3, r2
 8004658:	2b40      	cmp	r3, #64	; 0x40
 800465a:	d137      	bne.n	80046cc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800465c:	f3ef 8310 	mrs	r3, PRIMASK
 8004660:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004662:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004664:	2090      	movs	r0, #144	; 0x90
 8004666:	183a      	adds	r2, r7, r0
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	2301      	movs	r3, #1
 800466c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800466e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004670:	f383 8810 	msr	PRIMASK, r3
}
 8004674:	46c0      	nop			; (mov r8, r8)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2140      	movs	r1, #64	; 0x40
 8004682:	438a      	bics	r2, r1
 8004684:	609a      	str	r2, [r3, #8]
 8004686:	183b      	adds	r3, r7, r0
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800468c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800468e:	f383 8810 	msr	PRIMASK, r3
}
 8004692:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004698:	2b00      	cmp	r3, #0
 800469a:	d012      	beq.n	80046c2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a0:	4a14      	ldr	r2, [pc, #80]	; (80046f4 <HAL_UART_IRQHandler+0x2a0>)
 80046a2:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a8:	0018      	movs	r0, r3
 80046aa:	f7fd ff18 	bl	80024de <HAL_DMA_Abort_IT>
 80046ae:	1e03      	subs	r3, r0, #0
 80046b0:	d01a      	beq.n	80046e8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046bc:	0018      	movs	r0, r3
 80046be:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046c0:	e012      	b.n	80046e8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	0018      	movs	r0, r3
 80046c6:	f000 f9af 	bl	8004a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046ca:	e00d      	b.n	80046e8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	0018      	movs	r0, r3
 80046d0:	f000 f9aa 	bl	8004a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046d4:	e008      	b.n	80046e8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	0018      	movs	r0, r3
 80046da:	f000 f9a5 	bl	8004a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2284      	movs	r2, #132	; 0x84
 80046e2:	2100      	movs	r1, #0
 80046e4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80046e6:	e189      	b.n	80049fc <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046e8:	46c0      	nop			; (mov r8, r8)
    return;
 80046ea:	e187      	b.n	80049fc <HAL_UART_IRQHandler+0x5a8>
 80046ec:	0000080f 	.word	0x0000080f
 80046f0:	04000120 	.word	0x04000120
 80046f4:	08005575 	.word	0x08005575

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d000      	beq.n	8004702 <HAL_UART_IRQHandler+0x2ae>
 8004700:	e13b      	b.n	800497a <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004702:	23a4      	movs	r3, #164	; 0xa4
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2210      	movs	r2, #16
 800470a:	4013      	ands	r3, r2
 800470c:	d100      	bne.n	8004710 <HAL_UART_IRQHandler+0x2bc>
 800470e:	e134      	b.n	800497a <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004710:	23a0      	movs	r3, #160	; 0xa0
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2210      	movs	r2, #16
 8004718:	4013      	ands	r3, r2
 800471a:	d100      	bne.n	800471e <HAL_UART_IRQHandler+0x2ca>
 800471c:	e12d      	b.n	800497a <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2210      	movs	r2, #16
 8004724:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	2240      	movs	r2, #64	; 0x40
 800472e:	4013      	ands	r3, r2
 8004730:	2b40      	cmp	r3, #64	; 0x40
 8004732:	d000      	beq.n	8004736 <HAL_UART_IRQHandler+0x2e2>
 8004734:	e0a1      	b.n	800487a <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	217e      	movs	r1, #126	; 0x7e
 8004740:	187b      	adds	r3, r7, r1
 8004742:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004744:	187b      	adds	r3, r7, r1
 8004746:	881b      	ldrh	r3, [r3, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d100      	bne.n	800474e <HAL_UART_IRQHandler+0x2fa>
 800474c:	e158      	b.n	8004a00 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2258      	movs	r2, #88	; 0x58
 8004752:	5a9b      	ldrh	r3, [r3, r2]
 8004754:	187a      	adds	r2, r7, r1
 8004756:	8812      	ldrh	r2, [r2, #0]
 8004758:	429a      	cmp	r2, r3
 800475a:	d300      	bcc.n	800475e <HAL_UART_IRQHandler+0x30a>
 800475c:	e150      	b.n	8004a00 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	187a      	adds	r2, r7, r1
 8004762:	215a      	movs	r1, #90	; 0x5a
 8004764:	8812      	ldrh	r2, [r2, #0]
 8004766:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2220      	movs	r2, #32
 8004772:	4013      	ands	r3, r2
 8004774:	d16f      	bne.n	8004856 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004776:	f3ef 8310 	mrs	r3, PRIMASK
 800477a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800477c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800477e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004780:	2301      	movs	r3, #1
 8004782:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004786:	f383 8810 	msr	PRIMASK, r3
}
 800478a:	46c0      	nop			; (mov r8, r8)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	499e      	ldr	r1, [pc, #632]	; (8004a10 <HAL_UART_IRQHandler+0x5bc>)
 8004798:	400a      	ands	r2, r1
 800479a:	601a      	str	r2, [r3, #0]
 800479c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800479e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a2:	f383 8810 	msr	PRIMASK, r3
}
 80047a6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047a8:	f3ef 8310 	mrs	r3, PRIMASK
 80047ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80047ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047b0:	677b      	str	r3, [r7, #116]	; 0x74
 80047b2:	2301      	movs	r3, #1
 80047b4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047b8:	f383 8810 	msr	PRIMASK, r3
}
 80047bc:	46c0      	nop			; (mov r8, r8)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689a      	ldr	r2, [r3, #8]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2101      	movs	r1, #1
 80047ca:	438a      	bics	r2, r1
 80047cc:	609a      	str	r2, [r3, #8]
 80047ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047d0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047d4:	f383 8810 	msr	PRIMASK, r3
}
 80047d8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047da:	f3ef 8310 	mrs	r3, PRIMASK
 80047de:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80047e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047e2:	673b      	str	r3, [r7, #112]	; 0x70
 80047e4:	2301      	movs	r3, #1
 80047e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047ea:	f383 8810 	msr	PRIMASK, r3
}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2140      	movs	r1, #64	; 0x40
 80047fc:	438a      	bics	r2, r1
 80047fe:	609a      	str	r2, [r3, #8]
 8004800:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004802:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004804:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004806:	f383 8810 	msr	PRIMASK, r3
}
 800480a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2280      	movs	r2, #128	; 0x80
 8004810:	2120      	movs	r1, #32
 8004812:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800481a:	f3ef 8310 	mrs	r3, PRIMASK
 800481e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004820:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004822:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004824:	2301      	movs	r3, #1
 8004826:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004828:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800482a:	f383 8810 	msr	PRIMASK, r3
}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2110      	movs	r1, #16
 800483c:	438a      	bics	r2, r1
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004842:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004844:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004846:	f383 8810 	msr	PRIMASK, r3
}
 800484a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004850:	0018      	movs	r0, r3
 8004852:	f7fd fe04 	bl	800245e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2202      	movs	r2, #2
 800485a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2258      	movs	r2, #88	; 0x58
 8004860:	5a9a      	ldrh	r2, [r3, r2]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	215a      	movs	r1, #90	; 0x5a
 8004866:	5a5b      	ldrh	r3, [r3, r1]
 8004868:	b29b      	uxth	r3, r3
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	b29a      	uxth	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	0011      	movs	r1, r2
 8004872:	0018      	movs	r0, r3
 8004874:	f000 f8e0 	bl	8004a38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004878:	e0c2      	b.n	8004a00 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2258      	movs	r2, #88	; 0x58
 800487e:	5a99      	ldrh	r1, [r3, r2]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	225a      	movs	r2, #90	; 0x5a
 8004884:	5a9b      	ldrh	r3, [r3, r2]
 8004886:	b29a      	uxth	r2, r3
 8004888:	208e      	movs	r0, #142	; 0x8e
 800488a:	183b      	adds	r3, r7, r0
 800488c:	1a8a      	subs	r2, r1, r2
 800488e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	225a      	movs	r2, #90	; 0x5a
 8004894:	5a9b      	ldrh	r3, [r3, r2]
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d100      	bne.n	800489e <HAL_UART_IRQHandler+0x44a>
 800489c:	e0b2      	b.n	8004a04 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 800489e:	183b      	adds	r3, r7, r0
 80048a0:	881b      	ldrh	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d100      	bne.n	80048a8 <HAL_UART_IRQHandler+0x454>
 80048a6:	e0ad      	b.n	8004a04 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048a8:	f3ef 8310 	mrs	r3, PRIMASK
 80048ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80048ae:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048b0:	2488      	movs	r4, #136	; 0x88
 80048b2:	193a      	adds	r2, r7, r4
 80048b4:	6013      	str	r3, [r2, #0]
 80048b6:	2301      	movs	r3, #1
 80048b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	f383 8810 	msr	PRIMASK, r3
}
 80048c0:	46c0      	nop			; (mov r8, r8)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4951      	ldr	r1, [pc, #324]	; (8004a14 <HAL_UART_IRQHandler+0x5c0>)
 80048ce:	400a      	ands	r2, r1
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	193b      	adds	r3, r7, r4
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f383 8810 	msr	PRIMASK, r3
}
 80048de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048e0:	f3ef 8310 	mrs	r3, PRIMASK
 80048e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80048e6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e8:	2484      	movs	r4, #132	; 0x84
 80048ea:	193a      	adds	r2, r7, r4
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	2301      	movs	r3, #1
 80048f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	f383 8810 	msr	PRIMASK, r3
}
 80048f8:	46c0      	nop			; (mov r8, r8)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689a      	ldr	r2, [r3, #8]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2101      	movs	r1, #1
 8004906:	438a      	bics	r2, r1
 8004908:	609a      	str	r2, [r3, #8]
 800490a:	193b      	adds	r3, r7, r4
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	f383 8810 	msr	PRIMASK, r3
}
 8004916:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2280      	movs	r2, #128	; 0x80
 800491c:	2120      	movs	r1, #32
 800491e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800492c:	f3ef 8310 	mrs	r3, PRIMASK
 8004930:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004932:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004934:	2480      	movs	r4, #128	; 0x80
 8004936:	193a      	adds	r2, r7, r4
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	2301      	movs	r3, #1
 800493c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800493e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004940:	f383 8810 	msr	PRIMASK, r3
}
 8004944:	46c0      	nop			; (mov r8, r8)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2110      	movs	r1, #16
 8004952:	438a      	bics	r2, r1
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	193b      	adds	r3, r7, r4
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800495c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800495e:	f383 8810 	msr	PRIMASK, r3
}
 8004962:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800496a:	183b      	adds	r3, r7, r0
 800496c:	881a      	ldrh	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	0011      	movs	r1, r2
 8004972:	0018      	movs	r0, r3
 8004974:	f000 f860 	bl	8004a38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004978:	e044      	b.n	8004a04 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800497a:	23a4      	movs	r3, #164	; 0xa4
 800497c:	18fb      	adds	r3, r7, r3
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	2380      	movs	r3, #128	; 0x80
 8004982:	035b      	lsls	r3, r3, #13
 8004984:	4013      	ands	r3, r2
 8004986:	d010      	beq.n	80049aa <HAL_UART_IRQHandler+0x556>
 8004988:	239c      	movs	r3, #156	; 0x9c
 800498a:	18fb      	adds	r3, r7, r3
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	2380      	movs	r3, #128	; 0x80
 8004990:	03db      	lsls	r3, r3, #15
 8004992:	4013      	ands	r3, r2
 8004994:	d009      	beq.n	80049aa <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2280      	movs	r2, #128	; 0x80
 800499c:	0352      	lsls	r2, r2, #13
 800499e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	0018      	movs	r0, r3
 80049a4:	f000 ffec 	bl	8005980 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80049a8:	e02f      	b.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80049aa:	23a4      	movs	r3, #164	; 0xa4
 80049ac:	18fb      	adds	r3, r7, r3
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2280      	movs	r2, #128	; 0x80
 80049b2:	4013      	ands	r3, r2
 80049b4:	d00f      	beq.n	80049d6 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80049b6:	23a0      	movs	r3, #160	; 0xa0
 80049b8:	18fb      	adds	r3, r7, r3
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2280      	movs	r2, #128	; 0x80
 80049be:	4013      	ands	r3, r2
 80049c0:	d009      	beq.n	80049d6 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d01e      	beq.n	8004a08 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	0010      	movs	r0, r2
 80049d2:	4798      	blx	r3
    }
    return;
 80049d4:	e018      	b.n	8004a08 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80049d6:	23a4      	movs	r3, #164	; 0xa4
 80049d8:	18fb      	adds	r3, r7, r3
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2240      	movs	r2, #64	; 0x40
 80049de:	4013      	ands	r3, r2
 80049e0:	d013      	beq.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
 80049e2:	23a0      	movs	r3, #160	; 0xa0
 80049e4:	18fb      	adds	r3, r7, r3
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2240      	movs	r2, #64	; 0x40
 80049ea:	4013      	ands	r3, r2
 80049ec:	d00d      	beq.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	0018      	movs	r0, r3
 80049f2:	f000 fdd6 	bl	80055a2 <UART_EndTransmit_IT>
    return;
 80049f6:	e008      	b.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
      return;
 80049f8:	46c0      	nop			; (mov r8, r8)
 80049fa:	e006      	b.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
    return;
 80049fc:	46c0      	nop			; (mov r8, r8)
 80049fe:	e004      	b.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
      return;
 8004a00:	46c0      	nop			; (mov r8, r8)
 8004a02:	e002      	b.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
      return;
 8004a04:	46c0      	nop			; (mov r8, r8)
 8004a06:	e000      	b.n	8004a0a <HAL_UART_IRQHandler+0x5b6>
    return;
 8004a08:	46c0      	nop			; (mov r8, r8)
  }

}
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b02b      	add	sp, #172	; 0xac
 8004a0e:	bd90      	pop	{r4, r7, pc}
 8004a10:	fffffeff 	.word	0xfffffeff
 8004a14:	fffffedf 	.word	0xfffffedf

08004a18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004a20:	46c0      	nop			; (mov r8, r8)
 8004a22:	46bd      	mov	sp, r7
 8004a24:	b002      	add	sp, #8
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004a30:	46c0      	nop			; (mov r8, r8)
 8004a32:	46bd      	mov	sp, r7
 8004a34:	b002      	add	sp, #8
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	000a      	movs	r2, r1
 8004a42:	1cbb      	adds	r3, r7, #2
 8004a44:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	b002      	add	sp, #8
 8004a4c:	bd80      	pop	{r7, pc}
	...

08004a50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a50:	b5b0      	push	{r4, r5, r7, lr}
 8004a52:	b08e      	sub	sp, #56	; 0x38
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a58:	231a      	movs	r3, #26
 8004a5a:	2218      	movs	r2, #24
 8004a5c:	189b      	adds	r3, r3, r2
 8004a5e:	19db      	adds	r3, r3, r7
 8004a60:	2200      	movs	r2, #0
 8004a62:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	431a      	orrs	r2, r3
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	69db      	ldr	r3, [r3, #28]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4ac3      	ldr	r2, [pc, #780]	; (8004d90 <UART_SetConfig+0x340>)
 8004a84:	4013      	ands	r3, r2
 8004a86:	0019      	movs	r1, r3
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	4abe      	ldr	r2, [pc, #760]	; (8004d94 <UART_SetConfig+0x344>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	0019      	movs	r1, r3
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	68da      	ldr	r2, [r3, #12]
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	430a      	orrs	r2, r1
 8004aa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4ab8      	ldr	r2, [pc, #736]	; (8004d98 <UART_SetConfig+0x348>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d004      	beq.n	8004ac4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	4ab4      	ldr	r2, [pc, #720]	; (8004d9c <UART_SetConfig+0x34c>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	0019      	movs	r1, r3
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4ab0      	ldr	r2, [pc, #704]	; (8004da0 <UART_SetConfig+0x350>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d131      	bne.n	8004b48 <UART_SetConfig+0xf8>
 8004ae4:	4baf      	ldr	r3, [pc, #700]	; (8004da4 <UART_SetConfig+0x354>)
 8004ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae8:	2203      	movs	r2, #3
 8004aea:	4013      	ands	r3, r2
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d01d      	beq.n	8004b2c <UART_SetConfig+0xdc>
 8004af0:	d823      	bhi.n	8004b3a <UART_SetConfig+0xea>
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d00c      	beq.n	8004b10 <UART_SetConfig+0xc0>
 8004af6:	d820      	bhi.n	8004b3a <UART_SetConfig+0xea>
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d002      	beq.n	8004b02 <UART_SetConfig+0xb2>
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d00e      	beq.n	8004b1e <UART_SetConfig+0xce>
 8004b00:	e01b      	b.n	8004b3a <UART_SetConfig+0xea>
 8004b02:	231b      	movs	r3, #27
 8004b04:	2218      	movs	r2, #24
 8004b06:	189b      	adds	r3, r3, r2
 8004b08:	19db      	adds	r3, r3, r7
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	701a      	strb	r2, [r3, #0]
 8004b0e:	e0b4      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b10:	231b      	movs	r3, #27
 8004b12:	2218      	movs	r2, #24
 8004b14:	189b      	adds	r3, r3, r2
 8004b16:	19db      	adds	r3, r3, r7
 8004b18:	2202      	movs	r2, #2
 8004b1a:	701a      	strb	r2, [r3, #0]
 8004b1c:	e0ad      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b1e:	231b      	movs	r3, #27
 8004b20:	2218      	movs	r2, #24
 8004b22:	189b      	adds	r3, r3, r2
 8004b24:	19db      	adds	r3, r3, r7
 8004b26:	2204      	movs	r2, #4
 8004b28:	701a      	strb	r2, [r3, #0]
 8004b2a:	e0a6      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b2c:	231b      	movs	r3, #27
 8004b2e:	2218      	movs	r2, #24
 8004b30:	189b      	adds	r3, r3, r2
 8004b32:	19db      	adds	r3, r3, r7
 8004b34:	2208      	movs	r2, #8
 8004b36:	701a      	strb	r2, [r3, #0]
 8004b38:	e09f      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b3a:	231b      	movs	r3, #27
 8004b3c:	2218      	movs	r2, #24
 8004b3e:	189b      	adds	r3, r3, r2
 8004b40:	19db      	adds	r3, r3, r7
 8004b42:	2210      	movs	r2, #16
 8004b44:	701a      	strb	r2, [r3, #0]
 8004b46:	e098      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a96      	ldr	r2, [pc, #600]	; (8004da8 <UART_SetConfig+0x358>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d131      	bne.n	8004bb6 <UART_SetConfig+0x166>
 8004b52:	4b94      	ldr	r3, [pc, #592]	; (8004da4 <UART_SetConfig+0x354>)
 8004b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b56:	220c      	movs	r2, #12
 8004b58:	4013      	ands	r3, r2
 8004b5a:	2b0c      	cmp	r3, #12
 8004b5c:	d01d      	beq.n	8004b9a <UART_SetConfig+0x14a>
 8004b5e:	d823      	bhi.n	8004ba8 <UART_SetConfig+0x158>
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d00c      	beq.n	8004b7e <UART_SetConfig+0x12e>
 8004b64:	d820      	bhi.n	8004ba8 <UART_SetConfig+0x158>
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d002      	beq.n	8004b70 <UART_SetConfig+0x120>
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d00e      	beq.n	8004b8c <UART_SetConfig+0x13c>
 8004b6e:	e01b      	b.n	8004ba8 <UART_SetConfig+0x158>
 8004b70:	231b      	movs	r3, #27
 8004b72:	2218      	movs	r2, #24
 8004b74:	189b      	adds	r3, r3, r2
 8004b76:	19db      	adds	r3, r3, r7
 8004b78:	2200      	movs	r2, #0
 8004b7a:	701a      	strb	r2, [r3, #0]
 8004b7c:	e07d      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b7e:	231b      	movs	r3, #27
 8004b80:	2218      	movs	r2, #24
 8004b82:	189b      	adds	r3, r3, r2
 8004b84:	19db      	adds	r3, r3, r7
 8004b86:	2202      	movs	r2, #2
 8004b88:	701a      	strb	r2, [r3, #0]
 8004b8a:	e076      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b8c:	231b      	movs	r3, #27
 8004b8e:	2218      	movs	r2, #24
 8004b90:	189b      	adds	r3, r3, r2
 8004b92:	19db      	adds	r3, r3, r7
 8004b94:	2204      	movs	r2, #4
 8004b96:	701a      	strb	r2, [r3, #0]
 8004b98:	e06f      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004b9a:	231b      	movs	r3, #27
 8004b9c:	2218      	movs	r2, #24
 8004b9e:	189b      	adds	r3, r3, r2
 8004ba0:	19db      	adds	r3, r3, r7
 8004ba2:	2208      	movs	r2, #8
 8004ba4:	701a      	strb	r2, [r3, #0]
 8004ba6:	e068      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004ba8:	231b      	movs	r3, #27
 8004baa:	2218      	movs	r2, #24
 8004bac:	189b      	adds	r3, r3, r2
 8004bae:	19db      	adds	r3, r3, r7
 8004bb0:	2210      	movs	r2, #16
 8004bb2:	701a      	strb	r2, [r3, #0]
 8004bb4:	e061      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a7c      	ldr	r2, [pc, #496]	; (8004dac <UART_SetConfig+0x35c>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d106      	bne.n	8004bce <UART_SetConfig+0x17e>
 8004bc0:	231b      	movs	r3, #27
 8004bc2:	2218      	movs	r2, #24
 8004bc4:	189b      	adds	r3, r3, r2
 8004bc6:	19db      	adds	r3, r3, r7
 8004bc8:	2200      	movs	r2, #0
 8004bca:	701a      	strb	r2, [r3, #0]
 8004bcc:	e055      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a77      	ldr	r2, [pc, #476]	; (8004db0 <UART_SetConfig+0x360>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d106      	bne.n	8004be6 <UART_SetConfig+0x196>
 8004bd8:	231b      	movs	r3, #27
 8004bda:	2218      	movs	r2, #24
 8004bdc:	189b      	adds	r3, r3, r2
 8004bde:	19db      	adds	r3, r3, r7
 8004be0:	2200      	movs	r2, #0
 8004be2:	701a      	strb	r2, [r3, #0]
 8004be4:	e049      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a6b      	ldr	r2, [pc, #428]	; (8004d98 <UART_SetConfig+0x348>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d13e      	bne.n	8004c6e <UART_SetConfig+0x21e>
 8004bf0:	4b6c      	ldr	r3, [pc, #432]	; (8004da4 <UART_SetConfig+0x354>)
 8004bf2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bf4:	23c0      	movs	r3, #192	; 0xc0
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	22c0      	movs	r2, #192	; 0xc0
 8004bfc:	0112      	lsls	r2, r2, #4
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d027      	beq.n	8004c52 <UART_SetConfig+0x202>
 8004c02:	22c0      	movs	r2, #192	; 0xc0
 8004c04:	0112      	lsls	r2, r2, #4
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d82a      	bhi.n	8004c60 <UART_SetConfig+0x210>
 8004c0a:	2280      	movs	r2, #128	; 0x80
 8004c0c:	0112      	lsls	r2, r2, #4
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d011      	beq.n	8004c36 <UART_SetConfig+0x1e6>
 8004c12:	2280      	movs	r2, #128	; 0x80
 8004c14:	0112      	lsls	r2, r2, #4
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d822      	bhi.n	8004c60 <UART_SetConfig+0x210>
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d004      	beq.n	8004c28 <UART_SetConfig+0x1d8>
 8004c1e:	2280      	movs	r2, #128	; 0x80
 8004c20:	00d2      	lsls	r2, r2, #3
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00e      	beq.n	8004c44 <UART_SetConfig+0x1f4>
 8004c26:	e01b      	b.n	8004c60 <UART_SetConfig+0x210>
 8004c28:	231b      	movs	r3, #27
 8004c2a:	2218      	movs	r2, #24
 8004c2c:	189b      	adds	r3, r3, r2
 8004c2e:	19db      	adds	r3, r3, r7
 8004c30:	2200      	movs	r2, #0
 8004c32:	701a      	strb	r2, [r3, #0]
 8004c34:	e021      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004c36:	231b      	movs	r3, #27
 8004c38:	2218      	movs	r2, #24
 8004c3a:	189b      	adds	r3, r3, r2
 8004c3c:	19db      	adds	r3, r3, r7
 8004c3e:	2202      	movs	r2, #2
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	e01a      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004c44:	231b      	movs	r3, #27
 8004c46:	2218      	movs	r2, #24
 8004c48:	189b      	adds	r3, r3, r2
 8004c4a:	19db      	adds	r3, r3, r7
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	701a      	strb	r2, [r3, #0]
 8004c50:	e013      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004c52:	231b      	movs	r3, #27
 8004c54:	2218      	movs	r2, #24
 8004c56:	189b      	adds	r3, r3, r2
 8004c58:	19db      	adds	r3, r3, r7
 8004c5a:	2208      	movs	r2, #8
 8004c5c:	701a      	strb	r2, [r3, #0]
 8004c5e:	e00c      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004c60:	231b      	movs	r3, #27
 8004c62:	2218      	movs	r2, #24
 8004c64:	189b      	adds	r3, r3, r2
 8004c66:	19db      	adds	r3, r3, r7
 8004c68:	2210      	movs	r2, #16
 8004c6a:	701a      	strb	r2, [r3, #0]
 8004c6c:	e005      	b.n	8004c7a <UART_SetConfig+0x22a>
 8004c6e:	231b      	movs	r3, #27
 8004c70:	2218      	movs	r2, #24
 8004c72:	189b      	adds	r3, r3, r2
 8004c74:	19db      	adds	r3, r3, r7
 8004c76:	2210      	movs	r2, #16
 8004c78:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a46      	ldr	r2, [pc, #280]	; (8004d98 <UART_SetConfig+0x348>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d000      	beq.n	8004c86 <UART_SetConfig+0x236>
 8004c84:	e09a      	b.n	8004dbc <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c86:	231b      	movs	r3, #27
 8004c88:	2218      	movs	r2, #24
 8004c8a:	189b      	adds	r3, r3, r2
 8004c8c:	19db      	adds	r3, r3, r7
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d01d      	beq.n	8004cd0 <UART_SetConfig+0x280>
 8004c94:	dc20      	bgt.n	8004cd8 <UART_SetConfig+0x288>
 8004c96:	2b04      	cmp	r3, #4
 8004c98:	d015      	beq.n	8004cc6 <UART_SetConfig+0x276>
 8004c9a:	dc1d      	bgt.n	8004cd8 <UART_SetConfig+0x288>
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d002      	beq.n	8004ca6 <UART_SetConfig+0x256>
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d005      	beq.n	8004cb0 <UART_SetConfig+0x260>
 8004ca4:	e018      	b.n	8004cd8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca6:	f7fe fe87 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004caa:	0003      	movs	r3, r0
 8004cac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cae:	e01c      	b.n	8004cea <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cb0:	4b3c      	ldr	r3, [pc, #240]	; (8004da4 <UART_SetConfig+0x354>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2210      	movs	r2, #16
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	d002      	beq.n	8004cc0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004cba:	4b3e      	ldr	r3, [pc, #248]	; (8004db4 <UART_SetConfig+0x364>)
 8004cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004cbe:	e014      	b.n	8004cea <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004cc0:	4b3d      	ldr	r3, [pc, #244]	; (8004db8 <UART_SetConfig+0x368>)
 8004cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cc4:	e011      	b.n	8004cea <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cc6:	f7fe fdc7 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8004cca:	0003      	movs	r3, r0
 8004ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cce:	e00c      	b.n	8004cea <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cd0:	2380      	movs	r3, #128	; 0x80
 8004cd2:	021b      	lsls	r3, r3, #8
 8004cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cd6:	e008      	b.n	8004cea <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004cdc:	231a      	movs	r3, #26
 8004cde:	2218      	movs	r2, #24
 8004ce0:	189b      	adds	r3, r3, r2
 8004ce2:	19db      	adds	r3, r3, r7
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	701a      	strb	r2, [r3, #0]
        break;
 8004ce8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d100      	bne.n	8004cf2 <UART_SetConfig+0x2a2>
 8004cf0:	e133      	b.n	8004f5a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	0013      	movs	r3, r2
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	189b      	adds	r3, r3, r2
 8004cfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d305      	bcc.n	8004d0e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d906      	bls.n	8004d1c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004d0e:	231a      	movs	r3, #26
 8004d10:	2218      	movs	r2, #24
 8004d12:	189b      	adds	r3, r3, r2
 8004d14:	19db      	adds	r3, r3, r7
 8004d16:	2201      	movs	r2, #1
 8004d18:	701a      	strb	r2, [r3, #0]
 8004d1a:	e11e      	b.n	8004f5a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1e:	613b      	str	r3, [r7, #16]
 8004d20:	2300      	movs	r3, #0
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	6939      	ldr	r1, [r7, #16]
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	000b      	movs	r3, r1
 8004d2a:	0e1b      	lsrs	r3, r3, #24
 8004d2c:	0010      	movs	r0, r2
 8004d2e:	0205      	lsls	r5, r0, #8
 8004d30:	431d      	orrs	r5, r3
 8004d32:	000b      	movs	r3, r1
 8004d34:	021c      	lsls	r4, r3, #8
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	60bb      	str	r3, [r7, #8]
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	68b8      	ldr	r0, [r7, #8]
 8004d44:	68f9      	ldr	r1, [r7, #12]
 8004d46:	1900      	adds	r0, r0, r4
 8004d48:	4169      	adcs	r1, r5
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	603b      	str	r3, [r7, #0]
 8004d50:	2300      	movs	r3, #0
 8004d52:	607b      	str	r3, [r7, #4]
 8004d54:	683a      	ldr	r2, [r7, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f7fb fa7e 	bl	8000258 <__aeabi_uldivmod>
 8004d5c:	0002      	movs	r2, r0
 8004d5e:	000b      	movs	r3, r1
 8004d60:	0013      	movs	r3, r2
 8004d62:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d66:	23c0      	movs	r3, #192	; 0xc0
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d309      	bcc.n	8004d82 <UART_SetConfig+0x332>
 8004d6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d70:	2380      	movs	r3, #128	; 0x80
 8004d72:	035b      	lsls	r3, r3, #13
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d204      	bcs.n	8004d82 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d7e:	60da      	str	r2, [r3, #12]
 8004d80:	e0eb      	b.n	8004f5a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8004d82:	231a      	movs	r3, #26
 8004d84:	2218      	movs	r2, #24
 8004d86:	189b      	adds	r3, r3, r2
 8004d88:	19db      	adds	r3, r3, r7
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	701a      	strb	r2, [r3, #0]
 8004d8e:	e0e4      	b.n	8004f5a <UART_SetConfig+0x50a>
 8004d90:	efff69f3 	.word	0xefff69f3
 8004d94:	ffffcfff 	.word	0xffffcfff
 8004d98:	40004800 	.word	0x40004800
 8004d9c:	fffff4ff 	.word	0xfffff4ff
 8004da0:	40013800 	.word	0x40013800
 8004da4:	40021000 	.word	0x40021000
 8004da8:	40004400 	.word	0x40004400
 8004dac:	40004c00 	.word	0x40004c00
 8004db0:	40005000 	.word	0x40005000
 8004db4:	003d0900 	.word	0x003d0900
 8004db8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	69da      	ldr	r2, [r3, #28]
 8004dc0:	2380      	movs	r3, #128	; 0x80
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d000      	beq.n	8004dca <UART_SetConfig+0x37a>
 8004dc8:	e070      	b.n	8004eac <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8004dca:	231b      	movs	r3, #27
 8004dcc:	2218      	movs	r2, #24
 8004dce:	189b      	adds	r3, r3, r2
 8004dd0:	19db      	adds	r3, r3, r7
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	2b08      	cmp	r3, #8
 8004dd6:	d822      	bhi.n	8004e1e <UART_SetConfig+0x3ce>
 8004dd8:	009a      	lsls	r2, r3, #2
 8004dda:	4b67      	ldr	r3, [pc, #412]	; (8004f78 <UART_SetConfig+0x528>)
 8004ddc:	18d3      	adds	r3, r2, r3
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004de2:	f7fe fde9 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004de6:	0003      	movs	r3, r0
 8004de8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dea:	e021      	b.n	8004e30 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004dec:	f7fe fdfa 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 8004df0:	0003      	movs	r3, r0
 8004df2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004df4:	e01c      	b.n	8004e30 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004df6:	4b61      	ldr	r3, [pc, #388]	; (8004f7c <UART_SetConfig+0x52c>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2210      	movs	r2, #16
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	d002      	beq.n	8004e06 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e00:	4b5f      	ldr	r3, [pc, #380]	; (8004f80 <UART_SetConfig+0x530>)
 8004e02:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004e04:	e014      	b.n	8004e30 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004e06:	4b5f      	ldr	r3, [pc, #380]	; (8004f84 <UART_SetConfig+0x534>)
 8004e08:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e0a:	e011      	b.n	8004e30 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e0c:	f7fe fd24 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8004e10:	0003      	movs	r3, r0
 8004e12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e14:	e00c      	b.n	8004e30 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e16:	2380      	movs	r3, #128	; 0x80
 8004e18:	021b      	lsls	r3, r3, #8
 8004e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e1c:	e008      	b.n	8004e30 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004e22:	231a      	movs	r3, #26
 8004e24:	2218      	movs	r2, #24
 8004e26:	189b      	adds	r3, r3, r2
 8004e28:	19db      	adds	r3, r3, r7
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	701a      	strb	r2, [r3, #0]
        break;
 8004e2e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d100      	bne.n	8004e38 <UART_SetConfig+0x3e8>
 8004e36:	e090      	b.n	8004f5a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e3a:	005a      	lsls	r2, r3, #1
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	085b      	lsrs	r3, r3, #1
 8004e42:	18d2      	adds	r2, r2, r3
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	0019      	movs	r1, r3
 8004e4a:	0010      	movs	r0, r2
 8004e4c:	f7fb f978 	bl	8000140 <__udivsi3>
 8004e50:	0003      	movs	r3, r0
 8004e52:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e56:	2b0f      	cmp	r3, #15
 8004e58:	d921      	bls.n	8004e9e <UART_SetConfig+0x44e>
 8004e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e5c:	2380      	movs	r3, #128	; 0x80
 8004e5e:	025b      	lsls	r3, r3, #9
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d21c      	bcs.n	8004e9e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	200e      	movs	r0, #14
 8004e6a:	2418      	movs	r4, #24
 8004e6c:	1903      	adds	r3, r0, r4
 8004e6e:	19db      	adds	r3, r3, r7
 8004e70:	210f      	movs	r1, #15
 8004e72:	438a      	bics	r2, r1
 8004e74:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e78:	085b      	lsrs	r3, r3, #1
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	2207      	movs	r2, #7
 8004e7e:	4013      	ands	r3, r2
 8004e80:	b299      	uxth	r1, r3
 8004e82:	1903      	adds	r3, r0, r4
 8004e84:	19db      	adds	r3, r3, r7
 8004e86:	1902      	adds	r2, r0, r4
 8004e88:	19d2      	adds	r2, r2, r7
 8004e8a:	8812      	ldrh	r2, [r2, #0]
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	1902      	adds	r2, r0, r4
 8004e96:	19d2      	adds	r2, r2, r7
 8004e98:	8812      	ldrh	r2, [r2, #0]
 8004e9a:	60da      	str	r2, [r3, #12]
 8004e9c:	e05d      	b.n	8004f5a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004e9e:	231a      	movs	r3, #26
 8004ea0:	2218      	movs	r2, #24
 8004ea2:	189b      	adds	r3, r3, r2
 8004ea4:	19db      	adds	r3, r3, r7
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	701a      	strb	r2, [r3, #0]
 8004eaa:	e056      	b.n	8004f5a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004eac:	231b      	movs	r3, #27
 8004eae:	2218      	movs	r2, #24
 8004eb0:	189b      	adds	r3, r3, r2
 8004eb2:	19db      	adds	r3, r3, r7
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	2b08      	cmp	r3, #8
 8004eb8:	d822      	bhi.n	8004f00 <UART_SetConfig+0x4b0>
 8004eba:	009a      	lsls	r2, r3, #2
 8004ebc:	4b32      	ldr	r3, [pc, #200]	; (8004f88 <UART_SetConfig+0x538>)
 8004ebe:	18d3      	adds	r3, r2, r3
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ec4:	f7fe fd78 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004ec8:	0003      	movs	r3, r0
 8004eca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ecc:	e021      	b.n	8004f12 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ece:	f7fe fd89 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 8004ed2:	0003      	movs	r3, r0
 8004ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ed6:	e01c      	b.n	8004f12 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ed8:	4b28      	ldr	r3, [pc, #160]	; (8004f7c <UART_SetConfig+0x52c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2210      	movs	r2, #16
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d002      	beq.n	8004ee8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004ee2:	4b27      	ldr	r3, [pc, #156]	; (8004f80 <UART_SetConfig+0x530>)
 8004ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004ee6:	e014      	b.n	8004f12 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8004ee8:	4b26      	ldr	r3, [pc, #152]	; (8004f84 <UART_SetConfig+0x534>)
 8004eea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004eec:	e011      	b.n	8004f12 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eee:	f7fe fcb3 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8004ef2:	0003      	movs	r3, r0
 8004ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ef6:	e00c      	b.n	8004f12 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ef8:	2380      	movs	r3, #128	; 0x80
 8004efa:	021b      	lsls	r3, r3, #8
 8004efc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004efe:	e008      	b.n	8004f12 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004f04:	231a      	movs	r3, #26
 8004f06:	2218      	movs	r2, #24
 8004f08:	189b      	adds	r3, r3, r2
 8004f0a:	19db      	adds	r3, r3, r7
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	701a      	strb	r2, [r3, #0]
        break;
 8004f10:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d020      	beq.n	8004f5a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	085a      	lsrs	r2, r3, #1
 8004f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f20:	18d2      	adds	r2, r2, r3
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	0019      	movs	r1, r3
 8004f28:	0010      	movs	r0, r2
 8004f2a:	f7fb f909 	bl	8000140 <__udivsi3>
 8004f2e:	0003      	movs	r3, r0
 8004f30:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f34:	2b0f      	cmp	r3, #15
 8004f36:	d90a      	bls.n	8004f4e <UART_SetConfig+0x4fe>
 8004f38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f3a:	2380      	movs	r3, #128	; 0x80
 8004f3c:	025b      	lsls	r3, r3, #9
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d205      	bcs.n	8004f4e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	60da      	str	r2, [r3, #12]
 8004f4c:	e005      	b.n	8004f5a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004f4e:	231a      	movs	r3, #26
 8004f50:	2218      	movs	r2, #24
 8004f52:	189b      	adds	r3, r3, r2
 8004f54:	19db      	adds	r3, r3, r7
 8004f56:	2201      	movs	r2, #1
 8004f58:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	2200      	movs	r2, #0
 8004f64:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004f66:	231a      	movs	r3, #26
 8004f68:	2218      	movs	r2, #24
 8004f6a:	189b      	adds	r3, r3, r2
 8004f6c:	19db      	adds	r3, r3, r7
 8004f6e:	781b      	ldrb	r3, [r3, #0]
}
 8004f70:	0018      	movs	r0, r3
 8004f72:	46bd      	mov	sp, r7
 8004f74:	b00e      	add	sp, #56	; 0x38
 8004f76:	bdb0      	pop	{r4, r5, r7, pc}
 8004f78:	08007144 	.word	0x08007144
 8004f7c:	40021000 	.word	0x40021000
 8004f80:	003d0900 	.word	0x003d0900
 8004f84:	00f42400 	.word	0x00f42400
 8004f88:	08007168 	.word	0x08007168

08004f8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	2201      	movs	r2, #1
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	d00b      	beq.n	8004fb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	4a4a      	ldr	r2, [pc, #296]	; (80050d0 <UART_AdvFeatureConfig+0x144>)
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	0019      	movs	r1, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fba:	2202      	movs	r2, #2
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d00b      	beq.n	8004fd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	4a43      	ldr	r2, [pc, #268]	; (80050d4 <UART_AdvFeatureConfig+0x148>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	0019      	movs	r1, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fdc:	2204      	movs	r2, #4
 8004fde:	4013      	ands	r3, r2
 8004fe0:	d00b      	beq.n	8004ffa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	4a3b      	ldr	r2, [pc, #236]	; (80050d8 <UART_AdvFeatureConfig+0x14c>)
 8004fea:	4013      	ands	r3, r2
 8004fec:	0019      	movs	r1, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffe:	2208      	movs	r2, #8
 8005000:	4013      	ands	r3, r2
 8005002:	d00b      	beq.n	800501c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	4a34      	ldr	r2, [pc, #208]	; (80050dc <UART_AdvFeatureConfig+0x150>)
 800500c:	4013      	ands	r3, r2
 800500e:	0019      	movs	r1, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	2210      	movs	r2, #16
 8005022:	4013      	ands	r3, r2
 8005024:	d00b      	beq.n	800503e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	4a2c      	ldr	r2, [pc, #176]	; (80050e0 <UART_AdvFeatureConfig+0x154>)
 800502e:	4013      	ands	r3, r2
 8005030:	0019      	movs	r1, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005042:	2220      	movs	r2, #32
 8005044:	4013      	ands	r3, r2
 8005046:	d00b      	beq.n	8005060 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	4a25      	ldr	r2, [pc, #148]	; (80050e4 <UART_AdvFeatureConfig+0x158>)
 8005050:	4013      	ands	r3, r2
 8005052:	0019      	movs	r1, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	2240      	movs	r2, #64	; 0x40
 8005066:	4013      	ands	r3, r2
 8005068:	d01d      	beq.n	80050a6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	4a1d      	ldr	r2, [pc, #116]	; (80050e8 <UART_AdvFeatureConfig+0x15c>)
 8005072:	4013      	ands	r3, r2
 8005074:	0019      	movs	r1, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005086:	2380      	movs	r3, #128	; 0x80
 8005088:	035b      	lsls	r3, r3, #13
 800508a:	429a      	cmp	r2, r3
 800508c:	d10b      	bne.n	80050a6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	4a15      	ldr	r2, [pc, #84]	; (80050ec <UART_AdvFeatureConfig+0x160>)
 8005096:	4013      	ands	r3, r2
 8005098:	0019      	movs	r1, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	430a      	orrs	r2, r1
 80050a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050aa:	2280      	movs	r2, #128	; 0x80
 80050ac:	4013      	ands	r3, r2
 80050ae:	d00b      	beq.n	80050c8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	4a0e      	ldr	r2, [pc, #56]	; (80050f0 <UART_AdvFeatureConfig+0x164>)
 80050b8:	4013      	ands	r3, r2
 80050ba:	0019      	movs	r1, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	605a      	str	r2, [r3, #4]
  }
}
 80050c8:	46c0      	nop			; (mov r8, r8)
 80050ca:	46bd      	mov	sp, r7
 80050cc:	b002      	add	sp, #8
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	fffdffff 	.word	0xfffdffff
 80050d4:	fffeffff 	.word	0xfffeffff
 80050d8:	fffbffff 	.word	0xfffbffff
 80050dc:	ffff7fff 	.word	0xffff7fff
 80050e0:	ffffefff 	.word	0xffffefff
 80050e4:	ffffdfff 	.word	0xffffdfff
 80050e8:	ffefffff 	.word	0xffefffff
 80050ec:	ff9fffff 	.word	0xff9fffff
 80050f0:	fff7ffff 	.word	0xfff7ffff

080050f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b092      	sub	sp, #72	; 0x48
 80050f8:	af02      	add	r7, sp, #8
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2284      	movs	r2, #132	; 0x84
 8005100:	2100      	movs	r1, #0
 8005102:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005104:	f7fd f8d0 	bl	80022a8 <HAL_GetTick>
 8005108:	0003      	movs	r3, r0
 800510a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2208      	movs	r2, #8
 8005114:	4013      	ands	r3, r2
 8005116:	2b08      	cmp	r3, #8
 8005118:	d12c      	bne.n	8005174 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800511a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800511c:	2280      	movs	r2, #128	; 0x80
 800511e:	0391      	lsls	r1, r2, #14
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	4a46      	ldr	r2, [pc, #280]	; (800523c <UART_CheckIdleState+0x148>)
 8005124:	9200      	str	r2, [sp, #0]
 8005126:	2200      	movs	r2, #0
 8005128:	f000 f88c 	bl	8005244 <UART_WaitOnFlagUntilTimeout>
 800512c:	1e03      	subs	r3, r0, #0
 800512e:	d021      	beq.n	8005174 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005130:	f3ef 8310 	mrs	r3, PRIMASK
 8005134:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005138:	63bb      	str	r3, [r7, #56]	; 0x38
 800513a:	2301      	movs	r3, #1
 800513c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800513e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005140:	f383 8810 	msr	PRIMASK, r3
}
 8005144:	46c0      	nop			; (mov r8, r8)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2180      	movs	r1, #128	; 0x80
 8005152:	438a      	bics	r2, r1
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005158:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800515a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515c:	f383 8810 	msr	PRIMASK, r3
}
 8005160:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2278      	movs	r2, #120	; 0x78
 800516c:	2100      	movs	r1, #0
 800516e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e05f      	b.n	8005234 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2204      	movs	r2, #4
 800517c:	4013      	ands	r3, r2
 800517e:	2b04      	cmp	r3, #4
 8005180:	d146      	bne.n	8005210 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005182:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005184:	2280      	movs	r2, #128	; 0x80
 8005186:	03d1      	lsls	r1, r2, #15
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	4a2c      	ldr	r2, [pc, #176]	; (800523c <UART_CheckIdleState+0x148>)
 800518c:	9200      	str	r2, [sp, #0]
 800518e:	2200      	movs	r2, #0
 8005190:	f000 f858 	bl	8005244 <UART_WaitOnFlagUntilTimeout>
 8005194:	1e03      	subs	r3, r0, #0
 8005196:	d03b      	beq.n	8005210 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005198:	f3ef 8310 	mrs	r3, PRIMASK
 800519c:	60fb      	str	r3, [r7, #12]
  return(result);
 800519e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051a0:	637b      	str	r3, [r7, #52]	; 0x34
 80051a2:	2301      	movs	r3, #1
 80051a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f383 8810 	msr	PRIMASK, r3
}
 80051ac:	46c0      	nop			; (mov r8, r8)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4921      	ldr	r1, [pc, #132]	; (8005240 <UART_CheckIdleState+0x14c>)
 80051ba:	400a      	ands	r2, r1
 80051bc:	601a      	str	r2, [r3, #0]
 80051be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	f383 8810 	msr	PRIMASK, r3
}
 80051c8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051ca:	f3ef 8310 	mrs	r3, PRIMASK
 80051ce:	61bb      	str	r3, [r7, #24]
  return(result);
 80051d0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051d2:	633b      	str	r3, [r7, #48]	; 0x30
 80051d4:	2301      	movs	r3, #1
 80051d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	f383 8810 	msr	PRIMASK, r3
}
 80051de:	46c0      	nop			; (mov r8, r8)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689a      	ldr	r2, [r3, #8]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2101      	movs	r1, #1
 80051ec:	438a      	bics	r2, r1
 80051ee:	609a      	str	r2, [r3, #8]
 80051f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	f383 8810 	msr	PRIMASK, r3
}
 80051fa:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2280      	movs	r2, #128	; 0x80
 8005200:	2120      	movs	r1, #32
 8005202:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2278      	movs	r2, #120	; 0x78
 8005208:	2100      	movs	r1, #0
 800520a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e011      	b.n	8005234 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2220      	movs	r2, #32
 8005214:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2280      	movs	r2, #128	; 0x80
 800521a:	2120      	movs	r1, #32
 800521c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2278      	movs	r2, #120	; 0x78
 800522e:	2100      	movs	r1, #0
 8005230:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	0018      	movs	r0, r3
 8005236:	46bd      	mov	sp, r7
 8005238:	b010      	add	sp, #64	; 0x40
 800523a:	bd80      	pop	{r7, pc}
 800523c:	01ffffff 	.word	0x01ffffff
 8005240:	fffffedf 	.word	0xfffffedf

08005244 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	603b      	str	r3, [r7, #0]
 8005250:	1dfb      	adds	r3, r7, #7
 8005252:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005254:	e04b      	b.n	80052ee <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	3301      	adds	r3, #1
 800525a:	d048      	beq.n	80052ee <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525c:	f7fd f824 	bl	80022a8 <HAL_GetTick>
 8005260:	0002      	movs	r2, r0
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	69ba      	ldr	r2, [r7, #24]
 8005268:	429a      	cmp	r2, r3
 800526a:	d302      	bcc.n	8005272 <UART_WaitOnFlagUntilTimeout+0x2e>
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e04b      	b.n	800530e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2204      	movs	r2, #4
 800527e:	4013      	ands	r3, r2
 8005280:	d035      	beq.n	80052ee <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	69db      	ldr	r3, [r3, #28]
 8005288:	2208      	movs	r2, #8
 800528a:	4013      	ands	r3, r2
 800528c:	2b08      	cmp	r3, #8
 800528e:	d111      	bne.n	80052b4 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2208      	movs	r2, #8
 8005296:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	0018      	movs	r0, r3
 800529c:	f000 f906 	bl	80054ac <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2284      	movs	r2, #132	; 0x84
 80052a4:	2108      	movs	r1, #8
 80052a6:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2278      	movs	r2, #120	; 0x78
 80052ac:	2100      	movs	r1, #0
 80052ae:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e02c      	b.n	800530e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	69da      	ldr	r2, [r3, #28]
 80052ba:	2380      	movs	r3, #128	; 0x80
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	401a      	ands	r2, r3
 80052c0:	2380      	movs	r3, #128	; 0x80
 80052c2:	011b      	lsls	r3, r3, #4
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d112      	bne.n	80052ee <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2280      	movs	r2, #128	; 0x80
 80052ce:	0112      	lsls	r2, r2, #4
 80052d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	0018      	movs	r0, r3
 80052d6:	f000 f8e9 	bl	80054ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2284      	movs	r2, #132	; 0x84
 80052de:	2120      	movs	r1, #32
 80052e0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2278      	movs	r2, #120	; 0x78
 80052e6:	2100      	movs	r1, #0
 80052e8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e00f      	b.n	800530e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69db      	ldr	r3, [r3, #28]
 80052f4:	68ba      	ldr	r2, [r7, #8]
 80052f6:	4013      	ands	r3, r2
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	425a      	negs	r2, r3
 80052fe:	4153      	adcs	r3, r2
 8005300:	b2db      	uxtb	r3, r3
 8005302:	001a      	movs	r2, r3
 8005304:	1dfb      	adds	r3, r7, #7
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	429a      	cmp	r2, r3
 800530a:	d0a4      	beq.n	8005256 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	0018      	movs	r0, r3
 8005310:	46bd      	mov	sp, r7
 8005312:	b004      	add	sp, #16
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b090      	sub	sp, #64	; 0x40
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	1dbb      	adds	r3, r7, #6
 8005324:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	1dba      	adds	r2, r7, #6
 8005330:	2158      	movs	r1, #88	; 0x58
 8005332:	8812      	ldrh	r2, [r2, #0]
 8005334:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	1dba      	adds	r2, r7, #6
 800533a:	215a      	movs	r1, #90	; 0x5a
 800533c:	8812      	ldrh	r2, [r2, #0]
 800533e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	689a      	ldr	r2, [r3, #8]
 800534a:	2380      	movs	r3, #128	; 0x80
 800534c:	015b      	lsls	r3, r3, #5
 800534e:	429a      	cmp	r2, r3
 8005350:	d10d      	bne.n	800536e <UART_Start_Receive_IT+0x56>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d104      	bne.n	8005364 <UART_Start_Receive_IT+0x4c>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	225c      	movs	r2, #92	; 0x5c
 800535e:	4950      	ldr	r1, [pc, #320]	; (80054a0 <UART_Start_Receive_IT+0x188>)
 8005360:	5299      	strh	r1, [r3, r2]
 8005362:	e02e      	b.n	80053c2 <UART_Start_Receive_IT+0xaa>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	225c      	movs	r2, #92	; 0x5c
 8005368:	21ff      	movs	r1, #255	; 0xff
 800536a:	5299      	strh	r1, [r3, r2]
 800536c:	e029      	b.n	80053c2 <UART_Start_Receive_IT+0xaa>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10d      	bne.n	8005392 <UART_Start_Receive_IT+0x7a>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d104      	bne.n	8005388 <UART_Start_Receive_IT+0x70>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	225c      	movs	r2, #92	; 0x5c
 8005382:	21ff      	movs	r1, #255	; 0xff
 8005384:	5299      	strh	r1, [r3, r2]
 8005386:	e01c      	b.n	80053c2 <UART_Start_Receive_IT+0xaa>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	225c      	movs	r2, #92	; 0x5c
 800538c:	217f      	movs	r1, #127	; 0x7f
 800538e:	5299      	strh	r1, [r3, r2]
 8005390:	e017      	b.n	80053c2 <UART_Start_Receive_IT+0xaa>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	689a      	ldr	r2, [r3, #8]
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	055b      	lsls	r3, r3, #21
 800539a:	429a      	cmp	r2, r3
 800539c:	d10d      	bne.n	80053ba <UART_Start_Receive_IT+0xa2>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d104      	bne.n	80053b0 <UART_Start_Receive_IT+0x98>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	225c      	movs	r2, #92	; 0x5c
 80053aa:	217f      	movs	r1, #127	; 0x7f
 80053ac:	5299      	strh	r1, [r3, r2]
 80053ae:	e008      	b.n	80053c2 <UART_Start_Receive_IT+0xaa>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	225c      	movs	r2, #92	; 0x5c
 80053b4:	213f      	movs	r1, #63	; 0x3f
 80053b6:	5299      	strh	r1, [r3, r2]
 80053b8:	e003      	b.n	80053c2 <UART_Start_Receive_IT+0xaa>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	225c      	movs	r2, #92	; 0x5c
 80053be:	2100      	movs	r1, #0
 80053c0:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2284      	movs	r2, #132	; 0x84
 80053c6:	2100      	movs	r1, #0
 80053c8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2280      	movs	r2, #128	; 0x80
 80053ce:	2122      	movs	r1, #34	; 0x22
 80053d0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053d2:	f3ef 8310 	mrs	r3, PRIMASK
 80053d6:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80053d8:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053dc:	2301      	movs	r3, #1
 80053de:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e2:	f383 8810 	msr	PRIMASK, r3
}
 80053e6:	46c0      	nop			; (mov r8, r8)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2101      	movs	r1, #1
 80053f4:	430a      	orrs	r2, r1
 80053f6:	609a      	str	r2, [r3, #8]
 80053f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053fa:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fe:	f383 8810 	msr	PRIMASK, r3
}
 8005402:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	689a      	ldr	r2, [r3, #8]
 8005408:	2380      	movs	r3, #128	; 0x80
 800540a:	015b      	lsls	r3, r3, #5
 800540c:	429a      	cmp	r2, r3
 800540e:	d107      	bne.n	8005420 <UART_Start_Receive_IT+0x108>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	691b      	ldr	r3, [r3, #16]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d103      	bne.n	8005420 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	4a22      	ldr	r2, [pc, #136]	; (80054a4 <UART_Start_Receive_IT+0x18c>)
 800541c:	669a      	str	r2, [r3, #104]	; 0x68
 800541e:	e002      	b.n	8005426 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	4a21      	ldr	r2, [pc, #132]	; (80054a8 <UART_Start_Receive_IT+0x190>)
 8005424:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d019      	beq.n	8005462 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800542e:	f3ef 8310 	mrs	r3, PRIMASK
 8005432:	61fb      	str	r3, [r7, #28]
  return(result);
 8005434:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005436:	637b      	str	r3, [r7, #52]	; 0x34
 8005438:	2301      	movs	r3, #1
 800543a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800543c:	6a3b      	ldr	r3, [r7, #32]
 800543e:	f383 8810 	msr	PRIMASK, r3
}
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2190      	movs	r1, #144	; 0x90
 8005450:	0049      	lsls	r1, r1, #1
 8005452:	430a      	orrs	r2, r1
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005458:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545c:	f383 8810 	msr	PRIMASK, r3
}
 8005460:	e018      	b.n	8005494 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005462:	f3ef 8310 	mrs	r3, PRIMASK
 8005466:	613b      	str	r3, [r7, #16]
  return(result);
 8005468:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800546a:	63bb      	str	r3, [r7, #56]	; 0x38
 800546c:	2301      	movs	r3, #1
 800546e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f383 8810 	msr	PRIMASK, r3
}
 8005476:	46c0      	nop			; (mov r8, r8)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2120      	movs	r1, #32
 8005484:	430a      	orrs	r2, r1
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800548a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	f383 8810 	msr	PRIMASK, r3
}
 8005492:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	0018      	movs	r0, r3
 8005498:	46bd      	mov	sp, r7
 800549a:	b010      	add	sp, #64	; 0x40
 800549c:	bd80      	pop	{r7, pc}
 800549e:	46c0      	nop			; (mov r8, r8)
 80054a0:	000001ff 	.word	0x000001ff
 80054a4:	080057bd 	.word	0x080057bd
 80054a8:	080055f9 	.word	0x080055f9

080054ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b08e      	sub	sp, #56	; 0x38
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b4:	f3ef 8310 	mrs	r3, PRIMASK
 80054b8:	617b      	str	r3, [r7, #20]
  return(result);
 80054ba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054bc:	637b      	str	r3, [r7, #52]	; 0x34
 80054be:	2301      	movs	r3, #1
 80054c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	f383 8810 	msr	PRIMASK, r3
}
 80054c8:	46c0      	nop			; (mov r8, r8)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4926      	ldr	r1, [pc, #152]	; (8005570 <UART_EndRxTransfer+0xc4>)
 80054d6:	400a      	ands	r2, r1
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	f383 8810 	msr	PRIMASK, r3
}
 80054e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054e6:	f3ef 8310 	mrs	r3, PRIMASK
 80054ea:	623b      	str	r3, [r7, #32]
  return(result);
 80054ec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ee:	633b      	str	r3, [r7, #48]	; 0x30
 80054f0:	2301      	movs	r3, #1
 80054f2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	f383 8810 	msr	PRIMASK, r3
}
 80054fa:	46c0      	nop			; (mov r8, r8)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2101      	movs	r1, #1
 8005508:	438a      	bics	r2, r1
 800550a:	609a      	str	r2, [r3, #8]
 800550c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005512:	f383 8810 	msr	PRIMASK, r3
}
 8005516:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800551c:	2b01      	cmp	r3, #1
 800551e:	d118      	bne.n	8005552 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005520:	f3ef 8310 	mrs	r3, PRIMASK
 8005524:	60bb      	str	r3, [r7, #8]
  return(result);
 8005526:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005528:	62fb      	str	r3, [r7, #44]	; 0x2c
 800552a:	2301      	movs	r3, #1
 800552c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f383 8810 	msr	PRIMASK, r3
}
 8005534:	46c0      	nop			; (mov r8, r8)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2110      	movs	r1, #16
 8005542:	438a      	bics	r2, r1
 8005544:	601a      	str	r2, [r3, #0]
 8005546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005548:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	f383 8810 	msr	PRIMASK, r3
}
 8005550:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2280      	movs	r2, #128	; 0x80
 8005556:	2120      	movs	r1, #32
 8005558:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005566:	46c0      	nop			; (mov r8, r8)
 8005568:	46bd      	mov	sp, r7
 800556a:	b00e      	add	sp, #56	; 0x38
 800556c:	bd80      	pop	{r7, pc}
 800556e:	46c0      	nop			; (mov r8, r8)
 8005570:	fffffedf 	.word	0xfffffedf

08005574 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005580:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	225a      	movs	r2, #90	; 0x5a
 8005586:	2100      	movs	r1, #0
 8005588:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2252      	movs	r2, #82	; 0x52
 800558e:	2100      	movs	r1, #0
 8005590:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	0018      	movs	r0, r3
 8005596:	f7ff fa47 	bl	8004a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800559a:	46c0      	nop			; (mov r8, r8)
 800559c:	46bd      	mov	sp, r7
 800559e:	b004      	add	sp, #16
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b086      	sub	sp, #24
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055aa:	f3ef 8310 	mrs	r3, PRIMASK
 80055ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80055b0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055b2:	617b      	str	r3, [r7, #20]
 80055b4:	2301      	movs	r3, #1
 80055b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f383 8810 	msr	PRIMASK, r3
}
 80055be:	46c0      	nop			; (mov r8, r8)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2140      	movs	r1, #64	; 0x40
 80055cc:	438a      	bics	r2, r1
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	f383 8810 	msr	PRIMASK, r3
}
 80055da:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2220      	movs	r2, #32
 80055e0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	0018      	movs	r0, r3
 80055ec:	f7ff fa14 	bl	8004a18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055f0:	46c0      	nop			; (mov r8, r8)
 80055f2:	46bd      	mov	sp, r7
 80055f4:	b006      	add	sp, #24
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b094      	sub	sp, #80	; 0x50
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005600:	204e      	movs	r0, #78	; 0x4e
 8005602:	183b      	adds	r3, r7, r0
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	215c      	movs	r1, #92	; 0x5c
 8005608:	5a52      	ldrh	r2, [r2, r1]
 800560a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2280      	movs	r2, #128	; 0x80
 8005610:	589b      	ldr	r3, [r3, r2]
 8005612:	2b22      	cmp	r3, #34	; 0x22
 8005614:	d000      	beq.n	8005618 <UART_RxISR_8BIT+0x20>
 8005616:	e0bf      	b.n	8005798 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800561e:	214c      	movs	r1, #76	; 0x4c
 8005620:	187b      	adds	r3, r7, r1
 8005622:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005624:	187b      	adds	r3, r7, r1
 8005626:	881b      	ldrh	r3, [r3, #0]
 8005628:	b2da      	uxtb	r2, r3
 800562a:	183b      	adds	r3, r7, r0
 800562c:	881b      	ldrh	r3, [r3, #0]
 800562e:	b2d9      	uxtb	r1, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005634:	400a      	ands	r2, r1
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	225a      	movs	r2, #90	; 0x5a
 8005648:	5a9b      	ldrh	r3, [r3, r2]
 800564a:	b29b      	uxth	r3, r3
 800564c:	3b01      	subs	r3, #1
 800564e:	b299      	uxth	r1, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	225a      	movs	r2, #90	; 0x5a
 8005654:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	225a      	movs	r2, #90	; 0x5a
 800565a:	5a9b      	ldrh	r3, [r3, r2]
 800565c:	b29b      	uxth	r3, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	d000      	beq.n	8005664 <UART_RxISR_8BIT+0x6c>
 8005662:	e0a1      	b.n	80057a8 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005664:	f3ef 8310 	mrs	r3, PRIMASK
 8005668:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800566a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800566c:	64bb      	str	r3, [r7, #72]	; 0x48
 800566e:	2301      	movs	r3, #1
 8005670:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005674:	f383 8810 	msr	PRIMASK, r3
}
 8005678:	46c0      	nop			; (mov r8, r8)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	494a      	ldr	r1, [pc, #296]	; (80057b0 <UART_RxISR_8BIT+0x1b8>)
 8005686:	400a      	ands	r2, r1
 8005688:	601a      	str	r2, [r3, #0]
 800568a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800568c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800568e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005690:	f383 8810 	msr	PRIMASK, r3
}
 8005694:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005696:	f3ef 8310 	mrs	r3, PRIMASK
 800569a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800569c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800569e:	647b      	str	r3, [r7, #68]	; 0x44
 80056a0:	2301      	movs	r3, #1
 80056a2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056a6:	f383 8810 	msr	PRIMASK, r3
}
 80056aa:	46c0      	nop			; (mov r8, r8)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2101      	movs	r1, #1
 80056b8:	438a      	bics	r2, r1
 80056ba:	609a      	str	r2, [r3, #8]
 80056bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056be:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c2:	f383 8810 	msr	PRIMASK, r3
}
 80056c6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2280      	movs	r2, #128	; 0x80
 80056cc:	2120      	movs	r1, #32
 80056ce:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a34      	ldr	r2, [pc, #208]	; (80057b4 <UART_RxISR_8BIT+0x1bc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d01f      	beq.n	8005726 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	2380      	movs	r3, #128	; 0x80
 80056ee:	041b      	lsls	r3, r3, #16
 80056f0:	4013      	ands	r3, r2
 80056f2:	d018      	beq.n	8005726 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056f4:	f3ef 8310 	mrs	r3, PRIMASK
 80056f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80056fa:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80056fc:	643b      	str	r3, [r7, #64]	; 0x40
 80056fe:	2301      	movs	r3, #1
 8005700:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	f383 8810 	msr	PRIMASK, r3
}
 8005708:	46c0      	nop			; (mov r8, r8)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4928      	ldr	r1, [pc, #160]	; (80057b8 <UART_RxISR_8BIT+0x1c0>)
 8005716:	400a      	ands	r2, r1
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800571c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	f383 8810 	msr	PRIMASK, r3
}
 8005724:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800572a:	2b01      	cmp	r3, #1
 800572c:	d12f      	bne.n	800578e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005734:	f3ef 8310 	mrs	r3, PRIMASK
 8005738:	60fb      	str	r3, [r7, #12]
  return(result);
 800573a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800573c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800573e:	2301      	movs	r3, #1
 8005740:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	f383 8810 	msr	PRIMASK, r3
}
 8005748:	46c0      	nop			; (mov r8, r8)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2110      	movs	r1, #16
 8005756:	438a      	bics	r2, r1
 8005758:	601a      	str	r2, [r3, #0]
 800575a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800575c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f383 8810 	msr	PRIMASK, r3
}
 8005764:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	69db      	ldr	r3, [r3, #28]
 800576c:	2210      	movs	r2, #16
 800576e:	4013      	ands	r3, r2
 8005770:	2b10      	cmp	r3, #16
 8005772:	d103      	bne.n	800577c <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2210      	movs	r2, #16
 800577a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2258      	movs	r2, #88	; 0x58
 8005780:	5a9a      	ldrh	r2, [r3, r2]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	0011      	movs	r1, r2
 8005786:	0018      	movs	r0, r3
 8005788:	f7ff f956 	bl	8004a38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800578c:	e00c      	b.n	80057a8 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	0018      	movs	r0, r3
 8005792:	f7fb fcdd 	bl	8001150 <HAL_UART_RxCpltCallback>
}
 8005796:	e007      	b.n	80057a8 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	699a      	ldr	r2, [r3, #24]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2108      	movs	r1, #8
 80057a4:	430a      	orrs	r2, r1
 80057a6:	619a      	str	r2, [r3, #24]
}
 80057a8:	46c0      	nop			; (mov r8, r8)
 80057aa:	46bd      	mov	sp, r7
 80057ac:	b014      	add	sp, #80	; 0x50
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	fffffedf 	.word	0xfffffedf
 80057b4:	40004800 	.word	0x40004800
 80057b8:	fbffffff 	.word	0xfbffffff

080057bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b094      	sub	sp, #80	; 0x50
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80057c4:	204e      	movs	r0, #78	; 0x4e
 80057c6:	183b      	adds	r3, r7, r0
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	215c      	movs	r1, #92	; 0x5c
 80057cc:	5a52      	ldrh	r2, [r2, r1]
 80057ce:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2280      	movs	r2, #128	; 0x80
 80057d4:	589b      	ldr	r3, [r3, r2]
 80057d6:	2b22      	cmp	r3, #34	; 0x22
 80057d8:	d000      	beq.n	80057dc <UART_RxISR_16BIT+0x20>
 80057da:	e0bf      	b.n	800595c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057e2:	214c      	movs	r1, #76	; 0x4c
 80057e4:	187b      	adds	r3, r7, r1
 80057e6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ec:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80057ee:	187b      	adds	r3, r7, r1
 80057f0:	183a      	adds	r2, r7, r0
 80057f2:	881b      	ldrh	r3, [r3, #0]
 80057f4:	8812      	ldrh	r2, [r2, #0]
 80057f6:	4013      	ands	r3, r2
 80057f8:	b29a      	uxth	r2, r3
 80057fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057fc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005802:	1c9a      	adds	r2, r3, #2
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	225a      	movs	r2, #90	; 0x5a
 800580c:	5a9b      	ldrh	r3, [r3, r2]
 800580e:	b29b      	uxth	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	b299      	uxth	r1, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	225a      	movs	r2, #90	; 0x5a
 8005818:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	225a      	movs	r2, #90	; 0x5a
 800581e:	5a9b      	ldrh	r3, [r3, r2]
 8005820:	b29b      	uxth	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d000      	beq.n	8005828 <UART_RxISR_16BIT+0x6c>
 8005826:	e0a1      	b.n	800596c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005828:	f3ef 8310 	mrs	r3, PRIMASK
 800582c:	623b      	str	r3, [r7, #32]
  return(result);
 800582e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005830:	647b      	str	r3, [r7, #68]	; 0x44
 8005832:	2301      	movs	r3, #1
 8005834:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005838:	f383 8810 	msr	PRIMASK, r3
}
 800583c:	46c0      	nop			; (mov r8, r8)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	494a      	ldr	r1, [pc, #296]	; (8005974 <UART_RxISR_16BIT+0x1b8>)
 800584a:	400a      	ands	r2, r1
 800584c:	601a      	str	r2, [r3, #0]
 800584e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005850:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005854:	f383 8810 	msr	PRIMASK, r3
}
 8005858:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800585a:	f3ef 8310 	mrs	r3, PRIMASK
 800585e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005860:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005862:	643b      	str	r3, [r7, #64]	; 0x40
 8005864:	2301      	movs	r3, #1
 8005866:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586a:	f383 8810 	msr	PRIMASK, r3
}
 800586e:	46c0      	nop			; (mov r8, r8)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689a      	ldr	r2, [r3, #8]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2101      	movs	r1, #1
 800587c:	438a      	bics	r2, r1
 800587e:	609a      	str	r2, [r3, #8]
 8005880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005882:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005886:	f383 8810 	msr	PRIMASK, r3
}
 800588a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2280      	movs	r2, #128	; 0x80
 8005890:	2120      	movs	r1, #32
 8005892:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a34      	ldr	r2, [pc, #208]	; (8005978 <UART_RxISR_16BIT+0x1bc>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d01f      	beq.n	80058ea <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	2380      	movs	r3, #128	; 0x80
 80058b2:	041b      	lsls	r3, r3, #16
 80058b4:	4013      	ands	r3, r2
 80058b6:	d018      	beq.n	80058ea <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058b8:	f3ef 8310 	mrs	r3, PRIMASK
 80058bc:	617b      	str	r3, [r7, #20]
  return(result);
 80058be:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80058c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058c2:	2301      	movs	r3, #1
 80058c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	f383 8810 	msr	PRIMASK, r3
}
 80058cc:	46c0      	nop			; (mov r8, r8)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4928      	ldr	r1, [pc, #160]	; (800597c <UART_RxISR_16BIT+0x1c0>)
 80058da:	400a      	ands	r2, r1
 80058dc:	601a      	str	r2, [r3, #0]
 80058de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	f383 8810 	msr	PRIMASK, r3
}
 80058e8:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d12f      	bne.n	8005952 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058f8:	f3ef 8310 	mrs	r3, PRIMASK
 80058fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80058fe:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005900:	63bb      	str	r3, [r7, #56]	; 0x38
 8005902:	2301      	movs	r3, #1
 8005904:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f383 8810 	msr	PRIMASK, r3
}
 800590c:	46c0      	nop			; (mov r8, r8)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2110      	movs	r1, #16
 800591a:	438a      	bics	r2, r1
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005920:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f383 8810 	msr	PRIMASK, r3
}
 8005928:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	2210      	movs	r2, #16
 8005932:	4013      	ands	r3, r2
 8005934:	2b10      	cmp	r3, #16
 8005936:	d103      	bne.n	8005940 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2210      	movs	r2, #16
 800593e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2258      	movs	r2, #88	; 0x58
 8005944:	5a9a      	ldrh	r2, [r3, r2]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	0011      	movs	r1, r2
 800594a:	0018      	movs	r0, r3
 800594c:	f7ff f874 	bl	8004a38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005950:	e00c      	b.n	800596c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	0018      	movs	r0, r3
 8005956:	f7fb fbfb 	bl	8001150 <HAL_UART_RxCpltCallback>
}
 800595a:	e007      	b.n	800596c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699a      	ldr	r2, [r3, #24]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2108      	movs	r1, #8
 8005968:	430a      	orrs	r2, r1
 800596a:	619a      	str	r2, [r3, #24]
}
 800596c:	46c0      	nop			; (mov r8, r8)
 800596e:	46bd      	mov	sp, r7
 8005970:	b014      	add	sp, #80	; 0x50
 8005972:	bd80      	pop	{r7, pc}
 8005974:	fffffedf 	.word	0xfffffedf
 8005978:	40004800 	.word	0x40004800
 800597c:	fbffffff 	.word	0xfbffffff

08005980 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005988:	46c0      	nop			; (mov r8, r8)
 800598a:	46bd      	mov	sp, r7
 800598c:	b002      	add	sp, #8
 800598e:	bd80      	pop	{r7, pc}

08005990 <malloc>:
 8005990:	b510      	push	{r4, lr}
 8005992:	4b03      	ldr	r3, [pc, #12]	; (80059a0 <malloc+0x10>)
 8005994:	0001      	movs	r1, r0
 8005996:	6818      	ldr	r0, [r3, #0]
 8005998:	f000 f830 	bl	80059fc <_malloc_r>
 800599c:	bd10      	pop	{r4, pc}
 800599e:	46c0      	nop			; (mov r8, r8)
 80059a0:	20000074 	.word	0x20000074

080059a4 <free>:
 80059a4:	b510      	push	{r4, lr}
 80059a6:	4b03      	ldr	r3, [pc, #12]	; (80059b4 <free+0x10>)
 80059a8:	0001      	movs	r1, r0
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	f000 fc54 	bl	8006258 <_free_r>
 80059b0:	bd10      	pop	{r4, pc}
 80059b2:	46c0      	nop			; (mov r8, r8)
 80059b4:	20000074 	.word	0x20000074

080059b8 <sbrk_aligned>:
 80059b8:	b570      	push	{r4, r5, r6, lr}
 80059ba:	4e0f      	ldr	r6, [pc, #60]	; (80059f8 <sbrk_aligned+0x40>)
 80059bc:	000d      	movs	r5, r1
 80059be:	6831      	ldr	r1, [r6, #0]
 80059c0:	0004      	movs	r4, r0
 80059c2:	2900      	cmp	r1, #0
 80059c4:	d102      	bne.n	80059cc <sbrk_aligned+0x14>
 80059c6:	f000 fbcd 	bl	8006164 <_sbrk_r>
 80059ca:	6030      	str	r0, [r6, #0]
 80059cc:	0029      	movs	r1, r5
 80059ce:	0020      	movs	r0, r4
 80059d0:	f000 fbc8 	bl	8006164 <_sbrk_r>
 80059d4:	1c43      	adds	r3, r0, #1
 80059d6:	d00a      	beq.n	80059ee <sbrk_aligned+0x36>
 80059d8:	2303      	movs	r3, #3
 80059da:	1cc5      	adds	r5, r0, #3
 80059dc:	439d      	bics	r5, r3
 80059de:	42a8      	cmp	r0, r5
 80059e0:	d007      	beq.n	80059f2 <sbrk_aligned+0x3a>
 80059e2:	1a29      	subs	r1, r5, r0
 80059e4:	0020      	movs	r0, r4
 80059e6:	f000 fbbd 	bl	8006164 <_sbrk_r>
 80059ea:	3001      	adds	r0, #1
 80059ec:	d101      	bne.n	80059f2 <sbrk_aligned+0x3a>
 80059ee:	2501      	movs	r5, #1
 80059f0:	426d      	negs	r5, r5
 80059f2:	0028      	movs	r0, r5
 80059f4:	bd70      	pop	{r4, r5, r6, pc}
 80059f6:	46c0      	nop			; (mov r8, r8)
 80059f8:	20000218 	.word	0x20000218

080059fc <_malloc_r>:
 80059fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059fe:	2203      	movs	r2, #3
 8005a00:	1ccb      	adds	r3, r1, #3
 8005a02:	4393      	bics	r3, r2
 8005a04:	3308      	adds	r3, #8
 8005a06:	0006      	movs	r6, r0
 8005a08:	001f      	movs	r7, r3
 8005a0a:	2b0c      	cmp	r3, #12
 8005a0c:	d238      	bcs.n	8005a80 <_malloc_r+0x84>
 8005a0e:	270c      	movs	r7, #12
 8005a10:	42b9      	cmp	r1, r7
 8005a12:	d837      	bhi.n	8005a84 <_malloc_r+0x88>
 8005a14:	0030      	movs	r0, r6
 8005a16:	f000 f873 	bl	8005b00 <__malloc_lock>
 8005a1a:	4b38      	ldr	r3, [pc, #224]	; (8005afc <_malloc_r+0x100>)
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	001c      	movs	r4, r3
 8005a22:	2c00      	cmp	r4, #0
 8005a24:	d133      	bne.n	8005a8e <_malloc_r+0x92>
 8005a26:	0039      	movs	r1, r7
 8005a28:	0030      	movs	r0, r6
 8005a2a:	f7ff ffc5 	bl	80059b8 <sbrk_aligned>
 8005a2e:	0004      	movs	r4, r0
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	d15e      	bne.n	8005af2 <_malloc_r+0xf6>
 8005a34:	9b00      	ldr	r3, [sp, #0]
 8005a36:	681c      	ldr	r4, [r3, #0]
 8005a38:	0025      	movs	r5, r4
 8005a3a:	2d00      	cmp	r5, #0
 8005a3c:	d14e      	bne.n	8005adc <_malloc_r+0xe0>
 8005a3e:	2c00      	cmp	r4, #0
 8005a40:	d051      	beq.n	8005ae6 <_malloc_r+0xea>
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	0029      	movs	r1, r5
 8005a46:	18e3      	adds	r3, r4, r3
 8005a48:	0030      	movs	r0, r6
 8005a4a:	9301      	str	r3, [sp, #4]
 8005a4c:	f000 fb8a 	bl	8006164 <_sbrk_r>
 8005a50:	9b01      	ldr	r3, [sp, #4]
 8005a52:	4283      	cmp	r3, r0
 8005a54:	d147      	bne.n	8005ae6 <_malloc_r+0xea>
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	0030      	movs	r0, r6
 8005a5a:	1aff      	subs	r7, r7, r3
 8005a5c:	0039      	movs	r1, r7
 8005a5e:	f7ff ffab 	bl	80059b8 <sbrk_aligned>
 8005a62:	3001      	adds	r0, #1
 8005a64:	d03f      	beq.n	8005ae6 <_malloc_r+0xea>
 8005a66:	6823      	ldr	r3, [r4, #0]
 8005a68:	19db      	adds	r3, r3, r7
 8005a6a:	6023      	str	r3, [r4, #0]
 8005a6c:	9b00      	ldr	r3, [sp, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d040      	beq.n	8005af6 <_malloc_r+0xfa>
 8005a74:	685a      	ldr	r2, [r3, #4]
 8005a76:	42a2      	cmp	r2, r4
 8005a78:	d133      	bne.n	8005ae2 <_malloc_r+0xe6>
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	605a      	str	r2, [r3, #4]
 8005a7e:	e014      	b.n	8005aaa <_malloc_r+0xae>
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	dac5      	bge.n	8005a10 <_malloc_r+0x14>
 8005a84:	230c      	movs	r3, #12
 8005a86:	2500      	movs	r5, #0
 8005a88:	6033      	str	r3, [r6, #0]
 8005a8a:	0028      	movs	r0, r5
 8005a8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a8e:	6821      	ldr	r1, [r4, #0]
 8005a90:	1bc9      	subs	r1, r1, r7
 8005a92:	d420      	bmi.n	8005ad6 <_malloc_r+0xda>
 8005a94:	290b      	cmp	r1, #11
 8005a96:	d918      	bls.n	8005aca <_malloc_r+0xce>
 8005a98:	19e2      	adds	r2, r4, r7
 8005a9a:	6027      	str	r7, [r4, #0]
 8005a9c:	42a3      	cmp	r3, r4
 8005a9e:	d112      	bne.n	8005ac6 <_malloc_r+0xca>
 8005aa0:	9b00      	ldr	r3, [sp, #0]
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	6863      	ldr	r3, [r4, #4]
 8005aa6:	6011      	str	r1, [r2, #0]
 8005aa8:	6053      	str	r3, [r2, #4]
 8005aaa:	0030      	movs	r0, r6
 8005aac:	0025      	movs	r5, r4
 8005aae:	f000 f82f 	bl	8005b10 <__malloc_unlock>
 8005ab2:	2207      	movs	r2, #7
 8005ab4:	350b      	adds	r5, #11
 8005ab6:	1d23      	adds	r3, r4, #4
 8005ab8:	4395      	bics	r5, r2
 8005aba:	1aea      	subs	r2, r5, r3
 8005abc:	429d      	cmp	r5, r3
 8005abe:	d0e4      	beq.n	8005a8a <_malloc_r+0x8e>
 8005ac0:	1b5b      	subs	r3, r3, r5
 8005ac2:	50a3      	str	r3, [r4, r2]
 8005ac4:	e7e1      	b.n	8005a8a <_malloc_r+0x8e>
 8005ac6:	605a      	str	r2, [r3, #4]
 8005ac8:	e7ec      	b.n	8005aa4 <_malloc_r+0xa8>
 8005aca:	6862      	ldr	r2, [r4, #4]
 8005acc:	42a3      	cmp	r3, r4
 8005ace:	d1d5      	bne.n	8005a7c <_malloc_r+0x80>
 8005ad0:	9b00      	ldr	r3, [sp, #0]
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	e7e9      	b.n	8005aaa <_malloc_r+0xae>
 8005ad6:	0023      	movs	r3, r4
 8005ad8:	6864      	ldr	r4, [r4, #4]
 8005ada:	e7a2      	b.n	8005a22 <_malloc_r+0x26>
 8005adc:	002c      	movs	r4, r5
 8005ade:	686d      	ldr	r5, [r5, #4]
 8005ae0:	e7ab      	b.n	8005a3a <_malloc_r+0x3e>
 8005ae2:	0013      	movs	r3, r2
 8005ae4:	e7c4      	b.n	8005a70 <_malloc_r+0x74>
 8005ae6:	230c      	movs	r3, #12
 8005ae8:	0030      	movs	r0, r6
 8005aea:	6033      	str	r3, [r6, #0]
 8005aec:	f000 f810 	bl	8005b10 <__malloc_unlock>
 8005af0:	e7cb      	b.n	8005a8a <_malloc_r+0x8e>
 8005af2:	6027      	str	r7, [r4, #0]
 8005af4:	e7d9      	b.n	8005aaa <_malloc_r+0xae>
 8005af6:	605b      	str	r3, [r3, #4]
 8005af8:	deff      	udf	#255	; 0xff
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	20000214 	.word	0x20000214

08005b00 <__malloc_lock>:
 8005b00:	b510      	push	{r4, lr}
 8005b02:	4802      	ldr	r0, [pc, #8]	; (8005b0c <__malloc_lock+0xc>)
 8005b04:	f000 fb7e 	bl	8006204 <__retarget_lock_acquire_recursive>
 8005b08:	bd10      	pop	{r4, pc}
 8005b0a:	46c0      	nop			; (mov r8, r8)
 8005b0c:	2000035c 	.word	0x2000035c

08005b10 <__malloc_unlock>:
 8005b10:	b510      	push	{r4, lr}
 8005b12:	4802      	ldr	r0, [pc, #8]	; (8005b1c <__malloc_unlock+0xc>)
 8005b14:	f000 fb77 	bl	8006206 <__retarget_lock_release_recursive>
 8005b18:	bd10      	pop	{r4, pc}
 8005b1a:	46c0      	nop			; (mov r8, r8)
 8005b1c:	2000035c 	.word	0x2000035c

08005b20 <std>:
 8005b20:	2300      	movs	r3, #0
 8005b22:	b510      	push	{r4, lr}
 8005b24:	0004      	movs	r4, r0
 8005b26:	6003      	str	r3, [r0, #0]
 8005b28:	6043      	str	r3, [r0, #4]
 8005b2a:	6083      	str	r3, [r0, #8]
 8005b2c:	8181      	strh	r1, [r0, #12]
 8005b2e:	6643      	str	r3, [r0, #100]	; 0x64
 8005b30:	0019      	movs	r1, r3
 8005b32:	81c2      	strh	r2, [r0, #14]
 8005b34:	6103      	str	r3, [r0, #16]
 8005b36:	6143      	str	r3, [r0, #20]
 8005b38:	6183      	str	r3, [r0, #24]
 8005b3a:	2208      	movs	r2, #8
 8005b3c:	305c      	adds	r0, #92	; 0x5c
 8005b3e:	f000 fa23 	bl	8005f88 <memset>
 8005b42:	4b05      	ldr	r3, [pc, #20]	; (8005b58 <std+0x38>)
 8005b44:	6224      	str	r4, [r4, #32]
 8005b46:	6263      	str	r3, [r4, #36]	; 0x24
 8005b48:	4b04      	ldr	r3, [pc, #16]	; (8005b5c <std+0x3c>)
 8005b4a:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b4c:	4b04      	ldr	r3, [pc, #16]	; (8005b60 <std+0x40>)
 8005b4e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b50:	4b04      	ldr	r3, [pc, #16]	; (8005b64 <std+0x44>)
 8005b52:	6323      	str	r3, [r4, #48]	; 0x30
 8005b54:	bd10      	pop	{r4, pc}
 8005b56:	46c0      	nop			; (mov r8, r8)
 8005b58:	08005da5 	.word	0x08005da5
 8005b5c:	08005dcd 	.word	0x08005dcd
 8005b60:	08005e05 	.word	0x08005e05
 8005b64:	08005e31 	.word	0x08005e31

08005b68 <stdio_exit_handler>:
 8005b68:	b510      	push	{r4, lr}
 8005b6a:	4a03      	ldr	r2, [pc, #12]	; (8005b78 <stdio_exit_handler+0x10>)
 8005b6c:	4903      	ldr	r1, [pc, #12]	; (8005b7c <stdio_exit_handler+0x14>)
 8005b6e:	4804      	ldr	r0, [pc, #16]	; (8005b80 <stdio_exit_handler+0x18>)
 8005b70:	f000 f86c 	bl	8005c4c <_fwalk_sglue>
 8005b74:	bd10      	pop	{r4, pc}
 8005b76:	46c0      	nop			; (mov r8, r8)
 8005b78:	2000001c 	.word	0x2000001c
 8005b7c:	08006c4d 	.word	0x08006c4d
 8005b80:	20000028 	.word	0x20000028

08005b84 <cleanup_stdio>:
 8005b84:	6841      	ldr	r1, [r0, #4]
 8005b86:	4b0b      	ldr	r3, [pc, #44]	; (8005bb4 <cleanup_stdio+0x30>)
 8005b88:	b510      	push	{r4, lr}
 8005b8a:	0004      	movs	r4, r0
 8005b8c:	4299      	cmp	r1, r3
 8005b8e:	d001      	beq.n	8005b94 <cleanup_stdio+0x10>
 8005b90:	f001 f85c 	bl	8006c4c <_fflush_r>
 8005b94:	68a1      	ldr	r1, [r4, #8]
 8005b96:	4b08      	ldr	r3, [pc, #32]	; (8005bb8 <cleanup_stdio+0x34>)
 8005b98:	4299      	cmp	r1, r3
 8005b9a:	d002      	beq.n	8005ba2 <cleanup_stdio+0x1e>
 8005b9c:	0020      	movs	r0, r4
 8005b9e:	f001 f855 	bl	8006c4c <_fflush_r>
 8005ba2:	68e1      	ldr	r1, [r4, #12]
 8005ba4:	4b05      	ldr	r3, [pc, #20]	; (8005bbc <cleanup_stdio+0x38>)
 8005ba6:	4299      	cmp	r1, r3
 8005ba8:	d002      	beq.n	8005bb0 <cleanup_stdio+0x2c>
 8005baa:	0020      	movs	r0, r4
 8005bac:	f001 f84e 	bl	8006c4c <_fflush_r>
 8005bb0:	bd10      	pop	{r4, pc}
 8005bb2:	46c0      	nop			; (mov r8, r8)
 8005bb4:	2000021c 	.word	0x2000021c
 8005bb8:	20000284 	.word	0x20000284
 8005bbc:	200002ec 	.word	0x200002ec

08005bc0 <global_stdio_init.part.0>:
 8005bc0:	b510      	push	{r4, lr}
 8005bc2:	4b09      	ldr	r3, [pc, #36]	; (8005be8 <global_stdio_init.part.0+0x28>)
 8005bc4:	4a09      	ldr	r2, [pc, #36]	; (8005bec <global_stdio_init.part.0+0x2c>)
 8005bc6:	2104      	movs	r1, #4
 8005bc8:	601a      	str	r2, [r3, #0]
 8005bca:	4809      	ldr	r0, [pc, #36]	; (8005bf0 <global_stdio_init.part.0+0x30>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f7ff ffa7 	bl	8005b20 <std>
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	2109      	movs	r1, #9
 8005bd6:	4807      	ldr	r0, [pc, #28]	; (8005bf4 <global_stdio_init.part.0+0x34>)
 8005bd8:	f7ff ffa2 	bl	8005b20 <std>
 8005bdc:	2202      	movs	r2, #2
 8005bde:	2112      	movs	r1, #18
 8005be0:	4805      	ldr	r0, [pc, #20]	; (8005bf8 <global_stdio_init.part.0+0x38>)
 8005be2:	f7ff ff9d 	bl	8005b20 <std>
 8005be6:	bd10      	pop	{r4, pc}
 8005be8:	20000354 	.word	0x20000354
 8005bec:	08005b69 	.word	0x08005b69
 8005bf0:	2000021c 	.word	0x2000021c
 8005bf4:	20000284 	.word	0x20000284
 8005bf8:	200002ec 	.word	0x200002ec

08005bfc <__sfp_lock_acquire>:
 8005bfc:	b510      	push	{r4, lr}
 8005bfe:	4802      	ldr	r0, [pc, #8]	; (8005c08 <__sfp_lock_acquire+0xc>)
 8005c00:	f000 fb00 	bl	8006204 <__retarget_lock_acquire_recursive>
 8005c04:	bd10      	pop	{r4, pc}
 8005c06:	46c0      	nop			; (mov r8, r8)
 8005c08:	2000035d 	.word	0x2000035d

08005c0c <__sfp_lock_release>:
 8005c0c:	b510      	push	{r4, lr}
 8005c0e:	4802      	ldr	r0, [pc, #8]	; (8005c18 <__sfp_lock_release+0xc>)
 8005c10:	f000 faf9 	bl	8006206 <__retarget_lock_release_recursive>
 8005c14:	bd10      	pop	{r4, pc}
 8005c16:	46c0      	nop			; (mov r8, r8)
 8005c18:	2000035d 	.word	0x2000035d

08005c1c <__sinit>:
 8005c1c:	b510      	push	{r4, lr}
 8005c1e:	0004      	movs	r4, r0
 8005c20:	f7ff ffec 	bl	8005bfc <__sfp_lock_acquire>
 8005c24:	6a23      	ldr	r3, [r4, #32]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <__sinit+0x14>
 8005c2a:	f7ff ffef 	bl	8005c0c <__sfp_lock_release>
 8005c2e:	bd10      	pop	{r4, pc}
 8005c30:	4b04      	ldr	r3, [pc, #16]	; (8005c44 <__sinit+0x28>)
 8005c32:	6223      	str	r3, [r4, #32]
 8005c34:	4b04      	ldr	r3, [pc, #16]	; (8005c48 <__sinit+0x2c>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1f6      	bne.n	8005c2a <__sinit+0xe>
 8005c3c:	f7ff ffc0 	bl	8005bc0 <global_stdio_init.part.0>
 8005c40:	e7f3      	b.n	8005c2a <__sinit+0xe>
 8005c42:	46c0      	nop			; (mov r8, r8)
 8005c44:	08005b85 	.word	0x08005b85
 8005c48:	20000354 	.word	0x20000354

08005c4c <_fwalk_sglue>:
 8005c4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c4e:	0014      	movs	r4, r2
 8005c50:	2600      	movs	r6, #0
 8005c52:	9000      	str	r0, [sp, #0]
 8005c54:	9101      	str	r1, [sp, #4]
 8005c56:	68a5      	ldr	r5, [r4, #8]
 8005c58:	6867      	ldr	r7, [r4, #4]
 8005c5a:	3f01      	subs	r7, #1
 8005c5c:	d504      	bpl.n	8005c68 <_fwalk_sglue+0x1c>
 8005c5e:	6824      	ldr	r4, [r4, #0]
 8005c60:	2c00      	cmp	r4, #0
 8005c62:	d1f8      	bne.n	8005c56 <_fwalk_sglue+0xa>
 8005c64:	0030      	movs	r0, r6
 8005c66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c68:	89ab      	ldrh	r3, [r5, #12]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d908      	bls.n	8005c80 <_fwalk_sglue+0x34>
 8005c6e:	220e      	movs	r2, #14
 8005c70:	5eab      	ldrsh	r3, [r5, r2]
 8005c72:	3301      	adds	r3, #1
 8005c74:	d004      	beq.n	8005c80 <_fwalk_sglue+0x34>
 8005c76:	0029      	movs	r1, r5
 8005c78:	9800      	ldr	r0, [sp, #0]
 8005c7a:	9b01      	ldr	r3, [sp, #4]
 8005c7c:	4798      	blx	r3
 8005c7e:	4306      	orrs	r6, r0
 8005c80:	3568      	adds	r5, #104	; 0x68
 8005c82:	e7ea      	b.n	8005c5a <_fwalk_sglue+0xe>

08005c84 <iprintf>:
 8005c84:	b40f      	push	{r0, r1, r2, r3}
 8005c86:	b507      	push	{r0, r1, r2, lr}
 8005c88:	4905      	ldr	r1, [pc, #20]	; (8005ca0 <iprintf+0x1c>)
 8005c8a:	ab04      	add	r3, sp, #16
 8005c8c:	6808      	ldr	r0, [r1, #0]
 8005c8e:	cb04      	ldmia	r3!, {r2}
 8005c90:	6881      	ldr	r1, [r0, #8]
 8005c92:	9301      	str	r3, [sp, #4]
 8005c94:	f000 fcb4 	bl	8006600 <_vfiprintf_r>
 8005c98:	b003      	add	sp, #12
 8005c9a:	bc08      	pop	{r3}
 8005c9c:	b004      	add	sp, #16
 8005c9e:	4718      	bx	r3
 8005ca0:	20000074 	.word	0x20000074

08005ca4 <_puts_r>:
 8005ca4:	6a03      	ldr	r3, [r0, #32]
 8005ca6:	b570      	push	{r4, r5, r6, lr}
 8005ca8:	0005      	movs	r5, r0
 8005caa:	000e      	movs	r6, r1
 8005cac:	6884      	ldr	r4, [r0, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <_puts_r+0x12>
 8005cb2:	f7ff ffb3 	bl	8005c1c <__sinit>
 8005cb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005cb8:	07db      	lsls	r3, r3, #31
 8005cba:	d405      	bmi.n	8005cc8 <_puts_r+0x24>
 8005cbc:	89a3      	ldrh	r3, [r4, #12]
 8005cbe:	059b      	lsls	r3, r3, #22
 8005cc0:	d402      	bmi.n	8005cc8 <_puts_r+0x24>
 8005cc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cc4:	f000 fa9e 	bl	8006204 <__retarget_lock_acquire_recursive>
 8005cc8:	89a3      	ldrh	r3, [r4, #12]
 8005cca:	071b      	lsls	r3, r3, #28
 8005ccc:	d502      	bpl.n	8005cd4 <_puts_r+0x30>
 8005cce:	6923      	ldr	r3, [r4, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d11f      	bne.n	8005d14 <_puts_r+0x70>
 8005cd4:	0021      	movs	r1, r4
 8005cd6:	0028      	movs	r0, r5
 8005cd8:	f000 f8f2 	bl	8005ec0 <__swsetup_r>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	d019      	beq.n	8005d14 <_puts_r+0x70>
 8005ce0:	2501      	movs	r5, #1
 8005ce2:	426d      	negs	r5, r5
 8005ce4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ce6:	07db      	lsls	r3, r3, #31
 8005ce8:	d405      	bmi.n	8005cf6 <_puts_r+0x52>
 8005cea:	89a3      	ldrh	r3, [r4, #12]
 8005cec:	059b      	lsls	r3, r3, #22
 8005cee:	d402      	bmi.n	8005cf6 <_puts_r+0x52>
 8005cf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cf2:	f000 fa88 	bl	8006206 <__retarget_lock_release_recursive>
 8005cf6:	0028      	movs	r0, r5
 8005cf8:	bd70      	pop	{r4, r5, r6, pc}
 8005cfa:	3601      	adds	r6, #1
 8005cfc:	60a3      	str	r3, [r4, #8]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	da04      	bge.n	8005d0c <_puts_r+0x68>
 8005d02:	69a2      	ldr	r2, [r4, #24]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	dc16      	bgt.n	8005d36 <_puts_r+0x92>
 8005d08:	290a      	cmp	r1, #10
 8005d0a:	d014      	beq.n	8005d36 <_puts_r+0x92>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	1c5a      	adds	r2, r3, #1
 8005d10:	6022      	str	r2, [r4, #0]
 8005d12:	7019      	strb	r1, [r3, #0]
 8005d14:	68a3      	ldr	r3, [r4, #8]
 8005d16:	7831      	ldrb	r1, [r6, #0]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	2900      	cmp	r1, #0
 8005d1c:	d1ed      	bne.n	8005cfa <_puts_r+0x56>
 8005d1e:	60a3      	str	r3, [r4, #8]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	da0f      	bge.n	8005d44 <_puts_r+0xa0>
 8005d24:	0028      	movs	r0, r5
 8005d26:	0022      	movs	r2, r4
 8005d28:	310a      	adds	r1, #10
 8005d2a:	f000 f887 	bl	8005e3c <__swbuf_r>
 8005d2e:	250a      	movs	r5, #10
 8005d30:	3001      	adds	r0, #1
 8005d32:	d1d7      	bne.n	8005ce4 <_puts_r+0x40>
 8005d34:	e7d4      	b.n	8005ce0 <_puts_r+0x3c>
 8005d36:	0022      	movs	r2, r4
 8005d38:	0028      	movs	r0, r5
 8005d3a:	f000 f87f 	bl	8005e3c <__swbuf_r>
 8005d3e:	3001      	adds	r0, #1
 8005d40:	d1e8      	bne.n	8005d14 <_puts_r+0x70>
 8005d42:	e7cd      	b.n	8005ce0 <_puts_r+0x3c>
 8005d44:	250a      	movs	r5, #10
 8005d46:	6823      	ldr	r3, [r4, #0]
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	6022      	str	r2, [r4, #0]
 8005d4c:	701d      	strb	r5, [r3, #0]
 8005d4e:	e7c9      	b.n	8005ce4 <_puts_r+0x40>

08005d50 <puts>:
 8005d50:	b510      	push	{r4, lr}
 8005d52:	4b03      	ldr	r3, [pc, #12]	; (8005d60 <puts+0x10>)
 8005d54:	0001      	movs	r1, r0
 8005d56:	6818      	ldr	r0, [r3, #0]
 8005d58:	f7ff ffa4 	bl	8005ca4 <_puts_r>
 8005d5c:	bd10      	pop	{r4, pc}
 8005d5e:	46c0      	nop			; (mov r8, r8)
 8005d60:	20000074 	.word	0x20000074

08005d64 <siprintf>:
 8005d64:	b40e      	push	{r1, r2, r3}
 8005d66:	b500      	push	{lr}
 8005d68:	490b      	ldr	r1, [pc, #44]	; (8005d98 <siprintf+0x34>)
 8005d6a:	b09c      	sub	sp, #112	; 0x70
 8005d6c:	ab1d      	add	r3, sp, #116	; 0x74
 8005d6e:	9002      	str	r0, [sp, #8]
 8005d70:	9006      	str	r0, [sp, #24]
 8005d72:	9107      	str	r1, [sp, #28]
 8005d74:	9104      	str	r1, [sp, #16]
 8005d76:	4809      	ldr	r0, [pc, #36]	; (8005d9c <siprintf+0x38>)
 8005d78:	4909      	ldr	r1, [pc, #36]	; (8005da0 <siprintf+0x3c>)
 8005d7a:	cb04      	ldmia	r3!, {r2}
 8005d7c:	9105      	str	r1, [sp, #20]
 8005d7e:	6800      	ldr	r0, [r0, #0]
 8005d80:	a902      	add	r1, sp, #8
 8005d82:	9301      	str	r3, [sp, #4]
 8005d84:	f000 fb14 	bl	80063b0 <_svfiprintf_r>
 8005d88:	2200      	movs	r2, #0
 8005d8a:	9b02      	ldr	r3, [sp, #8]
 8005d8c:	701a      	strb	r2, [r3, #0]
 8005d8e:	b01c      	add	sp, #112	; 0x70
 8005d90:	bc08      	pop	{r3}
 8005d92:	b003      	add	sp, #12
 8005d94:	4718      	bx	r3
 8005d96:	46c0      	nop			; (mov r8, r8)
 8005d98:	7fffffff 	.word	0x7fffffff
 8005d9c:	20000074 	.word	0x20000074
 8005da0:	ffff0208 	.word	0xffff0208

08005da4 <__sread>:
 8005da4:	b570      	push	{r4, r5, r6, lr}
 8005da6:	000c      	movs	r4, r1
 8005da8:	250e      	movs	r5, #14
 8005daa:	5f49      	ldrsh	r1, [r1, r5]
 8005dac:	f000 f9c6 	bl	800613c <_read_r>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	db03      	blt.n	8005dbc <__sread+0x18>
 8005db4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005db6:	181b      	adds	r3, r3, r0
 8005db8:	6563      	str	r3, [r4, #84]	; 0x54
 8005dba:	bd70      	pop	{r4, r5, r6, pc}
 8005dbc:	89a3      	ldrh	r3, [r4, #12]
 8005dbe:	4a02      	ldr	r2, [pc, #8]	; (8005dc8 <__sread+0x24>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	81a3      	strh	r3, [r4, #12]
 8005dc4:	e7f9      	b.n	8005dba <__sread+0x16>
 8005dc6:	46c0      	nop			; (mov r8, r8)
 8005dc8:	ffffefff 	.word	0xffffefff

08005dcc <__swrite>:
 8005dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dce:	001f      	movs	r7, r3
 8005dd0:	898b      	ldrh	r3, [r1, #12]
 8005dd2:	0005      	movs	r5, r0
 8005dd4:	000c      	movs	r4, r1
 8005dd6:	0016      	movs	r6, r2
 8005dd8:	05db      	lsls	r3, r3, #23
 8005dda:	d505      	bpl.n	8005de8 <__swrite+0x1c>
 8005ddc:	230e      	movs	r3, #14
 8005dde:	5ec9      	ldrsh	r1, [r1, r3]
 8005de0:	2200      	movs	r2, #0
 8005de2:	2302      	movs	r3, #2
 8005de4:	f000 f996 	bl	8006114 <_lseek_r>
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	4a05      	ldr	r2, [pc, #20]	; (8005e00 <__swrite+0x34>)
 8005dec:	0028      	movs	r0, r5
 8005dee:	4013      	ands	r3, r2
 8005df0:	81a3      	strh	r3, [r4, #12]
 8005df2:	0032      	movs	r2, r6
 8005df4:	230e      	movs	r3, #14
 8005df6:	5ee1      	ldrsh	r1, [r4, r3]
 8005df8:	003b      	movs	r3, r7
 8005dfa:	f000 f9c5 	bl	8006188 <_write_r>
 8005dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e00:	ffffefff 	.word	0xffffefff

08005e04 <__sseek>:
 8005e04:	b570      	push	{r4, r5, r6, lr}
 8005e06:	000c      	movs	r4, r1
 8005e08:	250e      	movs	r5, #14
 8005e0a:	5f49      	ldrsh	r1, [r1, r5]
 8005e0c:	f000 f982 	bl	8006114 <_lseek_r>
 8005e10:	89a3      	ldrh	r3, [r4, #12]
 8005e12:	1c42      	adds	r2, r0, #1
 8005e14:	d103      	bne.n	8005e1e <__sseek+0x1a>
 8005e16:	4a05      	ldr	r2, [pc, #20]	; (8005e2c <__sseek+0x28>)
 8005e18:	4013      	ands	r3, r2
 8005e1a:	81a3      	strh	r3, [r4, #12]
 8005e1c:	bd70      	pop	{r4, r5, r6, pc}
 8005e1e:	2280      	movs	r2, #128	; 0x80
 8005e20:	0152      	lsls	r2, r2, #5
 8005e22:	4313      	orrs	r3, r2
 8005e24:	81a3      	strh	r3, [r4, #12]
 8005e26:	6560      	str	r0, [r4, #84]	; 0x54
 8005e28:	e7f8      	b.n	8005e1c <__sseek+0x18>
 8005e2a:	46c0      	nop			; (mov r8, r8)
 8005e2c:	ffffefff 	.word	0xffffefff

08005e30 <__sclose>:
 8005e30:	b510      	push	{r4, lr}
 8005e32:	230e      	movs	r3, #14
 8005e34:	5ec9      	ldrsh	r1, [r1, r3]
 8005e36:	f000 f95b 	bl	80060f0 <_close_r>
 8005e3a:	bd10      	pop	{r4, pc}

08005e3c <__swbuf_r>:
 8005e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3e:	0006      	movs	r6, r0
 8005e40:	000d      	movs	r5, r1
 8005e42:	0014      	movs	r4, r2
 8005e44:	2800      	cmp	r0, #0
 8005e46:	d004      	beq.n	8005e52 <__swbuf_r+0x16>
 8005e48:	6a03      	ldr	r3, [r0, #32]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <__swbuf_r+0x16>
 8005e4e:	f7ff fee5 	bl	8005c1c <__sinit>
 8005e52:	69a3      	ldr	r3, [r4, #24]
 8005e54:	60a3      	str	r3, [r4, #8]
 8005e56:	89a3      	ldrh	r3, [r4, #12]
 8005e58:	071b      	lsls	r3, r3, #28
 8005e5a:	d528      	bpl.n	8005eae <__swbuf_r+0x72>
 8005e5c:	6923      	ldr	r3, [r4, #16]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d025      	beq.n	8005eae <__swbuf_r+0x72>
 8005e62:	6923      	ldr	r3, [r4, #16]
 8005e64:	6820      	ldr	r0, [r4, #0]
 8005e66:	b2ef      	uxtb	r7, r5
 8005e68:	1ac0      	subs	r0, r0, r3
 8005e6a:	6963      	ldr	r3, [r4, #20]
 8005e6c:	b2ed      	uxtb	r5, r5
 8005e6e:	4283      	cmp	r3, r0
 8005e70:	dc05      	bgt.n	8005e7e <__swbuf_r+0x42>
 8005e72:	0021      	movs	r1, r4
 8005e74:	0030      	movs	r0, r6
 8005e76:	f000 fee9 	bl	8006c4c <_fflush_r>
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	d11d      	bne.n	8005eba <__swbuf_r+0x7e>
 8005e7e:	68a3      	ldr	r3, [r4, #8]
 8005e80:	3001      	adds	r0, #1
 8005e82:	3b01      	subs	r3, #1
 8005e84:	60a3      	str	r3, [r4, #8]
 8005e86:	6823      	ldr	r3, [r4, #0]
 8005e88:	1c5a      	adds	r2, r3, #1
 8005e8a:	6022      	str	r2, [r4, #0]
 8005e8c:	701f      	strb	r7, [r3, #0]
 8005e8e:	6963      	ldr	r3, [r4, #20]
 8005e90:	4283      	cmp	r3, r0
 8005e92:	d004      	beq.n	8005e9e <__swbuf_r+0x62>
 8005e94:	89a3      	ldrh	r3, [r4, #12]
 8005e96:	07db      	lsls	r3, r3, #31
 8005e98:	d507      	bpl.n	8005eaa <__swbuf_r+0x6e>
 8005e9a:	2d0a      	cmp	r5, #10
 8005e9c:	d105      	bne.n	8005eaa <__swbuf_r+0x6e>
 8005e9e:	0021      	movs	r1, r4
 8005ea0:	0030      	movs	r0, r6
 8005ea2:	f000 fed3 	bl	8006c4c <_fflush_r>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d107      	bne.n	8005eba <__swbuf_r+0x7e>
 8005eaa:	0028      	movs	r0, r5
 8005eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eae:	0021      	movs	r1, r4
 8005eb0:	0030      	movs	r0, r6
 8005eb2:	f000 f805 	bl	8005ec0 <__swsetup_r>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	d0d3      	beq.n	8005e62 <__swbuf_r+0x26>
 8005eba:	2501      	movs	r5, #1
 8005ebc:	426d      	negs	r5, r5
 8005ebe:	e7f4      	b.n	8005eaa <__swbuf_r+0x6e>

08005ec0 <__swsetup_r>:
 8005ec0:	4b30      	ldr	r3, [pc, #192]	; (8005f84 <__swsetup_r+0xc4>)
 8005ec2:	b570      	push	{r4, r5, r6, lr}
 8005ec4:	0005      	movs	r5, r0
 8005ec6:	6818      	ldr	r0, [r3, #0]
 8005ec8:	000c      	movs	r4, r1
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	d004      	beq.n	8005ed8 <__swsetup_r+0x18>
 8005ece:	6a03      	ldr	r3, [r0, #32]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d101      	bne.n	8005ed8 <__swsetup_r+0x18>
 8005ed4:	f7ff fea2 	bl	8005c1c <__sinit>
 8005ed8:	230c      	movs	r3, #12
 8005eda:	5ee2      	ldrsh	r2, [r4, r3]
 8005edc:	b293      	uxth	r3, r2
 8005ede:	0711      	lsls	r1, r2, #28
 8005ee0:	d423      	bmi.n	8005f2a <__swsetup_r+0x6a>
 8005ee2:	06d9      	lsls	r1, r3, #27
 8005ee4:	d407      	bmi.n	8005ef6 <__swsetup_r+0x36>
 8005ee6:	2309      	movs	r3, #9
 8005ee8:	2001      	movs	r0, #1
 8005eea:	602b      	str	r3, [r5, #0]
 8005eec:	3337      	adds	r3, #55	; 0x37
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	81a3      	strh	r3, [r4, #12]
 8005ef2:	4240      	negs	r0, r0
 8005ef4:	bd70      	pop	{r4, r5, r6, pc}
 8005ef6:	075b      	lsls	r3, r3, #29
 8005ef8:	d513      	bpl.n	8005f22 <__swsetup_r+0x62>
 8005efa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005efc:	2900      	cmp	r1, #0
 8005efe:	d008      	beq.n	8005f12 <__swsetup_r+0x52>
 8005f00:	0023      	movs	r3, r4
 8005f02:	3344      	adds	r3, #68	; 0x44
 8005f04:	4299      	cmp	r1, r3
 8005f06:	d002      	beq.n	8005f0e <__swsetup_r+0x4e>
 8005f08:	0028      	movs	r0, r5
 8005f0a:	f000 f9a5 	bl	8006258 <_free_r>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	6363      	str	r3, [r4, #52]	; 0x34
 8005f12:	2224      	movs	r2, #36	; 0x24
 8005f14:	89a3      	ldrh	r3, [r4, #12]
 8005f16:	4393      	bics	r3, r2
 8005f18:	81a3      	strh	r3, [r4, #12]
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	6063      	str	r3, [r4, #4]
 8005f1e:	6923      	ldr	r3, [r4, #16]
 8005f20:	6023      	str	r3, [r4, #0]
 8005f22:	2308      	movs	r3, #8
 8005f24:	89a2      	ldrh	r2, [r4, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	81a3      	strh	r3, [r4, #12]
 8005f2a:	6923      	ldr	r3, [r4, #16]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10b      	bne.n	8005f48 <__swsetup_r+0x88>
 8005f30:	21a0      	movs	r1, #160	; 0xa0
 8005f32:	2280      	movs	r2, #128	; 0x80
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	0089      	lsls	r1, r1, #2
 8005f38:	0092      	lsls	r2, r2, #2
 8005f3a:	400b      	ands	r3, r1
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d003      	beq.n	8005f48 <__swsetup_r+0x88>
 8005f40:	0021      	movs	r1, r4
 8005f42:	0028      	movs	r0, r5
 8005f44:	f000 fee6 	bl	8006d14 <__smakebuf_r>
 8005f48:	220c      	movs	r2, #12
 8005f4a:	5ea3      	ldrsh	r3, [r4, r2]
 8005f4c:	2001      	movs	r0, #1
 8005f4e:	001a      	movs	r2, r3
 8005f50:	b299      	uxth	r1, r3
 8005f52:	4002      	ands	r2, r0
 8005f54:	4203      	tst	r3, r0
 8005f56:	d00f      	beq.n	8005f78 <__swsetup_r+0xb8>
 8005f58:	2200      	movs	r2, #0
 8005f5a:	60a2      	str	r2, [r4, #8]
 8005f5c:	6962      	ldr	r2, [r4, #20]
 8005f5e:	4252      	negs	r2, r2
 8005f60:	61a2      	str	r2, [r4, #24]
 8005f62:	2000      	movs	r0, #0
 8005f64:	6922      	ldr	r2, [r4, #16]
 8005f66:	4282      	cmp	r2, r0
 8005f68:	d1c4      	bne.n	8005ef4 <__swsetup_r+0x34>
 8005f6a:	0609      	lsls	r1, r1, #24
 8005f6c:	d5c2      	bpl.n	8005ef4 <__swsetup_r+0x34>
 8005f6e:	2240      	movs	r2, #64	; 0x40
 8005f70:	4313      	orrs	r3, r2
 8005f72:	81a3      	strh	r3, [r4, #12]
 8005f74:	3801      	subs	r0, #1
 8005f76:	e7bd      	b.n	8005ef4 <__swsetup_r+0x34>
 8005f78:	0788      	lsls	r0, r1, #30
 8005f7a:	d400      	bmi.n	8005f7e <__swsetup_r+0xbe>
 8005f7c:	6962      	ldr	r2, [r4, #20]
 8005f7e:	60a2      	str	r2, [r4, #8]
 8005f80:	e7ef      	b.n	8005f62 <__swsetup_r+0xa2>
 8005f82:	46c0      	nop			; (mov r8, r8)
 8005f84:	20000074 	.word	0x20000074

08005f88 <memset>:
 8005f88:	0003      	movs	r3, r0
 8005f8a:	1882      	adds	r2, r0, r2
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d100      	bne.n	8005f92 <memset+0xa>
 8005f90:	4770      	bx	lr
 8005f92:	7019      	strb	r1, [r3, #0]
 8005f94:	3301      	adds	r3, #1
 8005f96:	e7f9      	b.n	8005f8c <memset+0x4>

08005f98 <strdup>:
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	4b03      	ldr	r3, [pc, #12]	; (8005fa8 <strdup+0x10>)
 8005f9c:	0001      	movs	r1, r0
 8005f9e:	6818      	ldr	r0, [r3, #0]
 8005fa0:	f000 f804 	bl	8005fac <_strdup_r>
 8005fa4:	bd10      	pop	{r4, pc}
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	20000074 	.word	0x20000074

08005fac <_strdup_r>:
 8005fac:	b570      	push	{r4, r5, r6, lr}
 8005fae:	0004      	movs	r4, r0
 8005fb0:	0008      	movs	r0, r1
 8005fb2:	000d      	movs	r5, r1
 8005fb4:	f7fa f8b2 	bl	800011c <strlen>
 8005fb8:	1c46      	adds	r6, r0, #1
 8005fba:	0031      	movs	r1, r6
 8005fbc:	0020      	movs	r0, r4
 8005fbe:	f7ff fd1d 	bl	80059fc <_malloc_r>
 8005fc2:	1e04      	subs	r4, r0, #0
 8005fc4:	d003      	beq.n	8005fce <_strdup_r+0x22>
 8005fc6:	0032      	movs	r2, r6
 8005fc8:	0029      	movs	r1, r5
 8005fca:	f000 f91d 	bl	8006208 <memcpy>
 8005fce:	0020      	movs	r0, r4
 8005fd0:	bd70      	pop	{r4, r5, r6, pc}

08005fd2 <strncmp>:
 8005fd2:	b530      	push	{r4, r5, lr}
 8005fd4:	0005      	movs	r5, r0
 8005fd6:	1e10      	subs	r0, r2, #0
 8005fd8:	d00b      	beq.n	8005ff2 <strncmp+0x20>
 8005fda:	2400      	movs	r4, #0
 8005fdc:	3a01      	subs	r2, #1
 8005fde:	5d2b      	ldrb	r3, [r5, r4]
 8005fe0:	5d08      	ldrb	r0, [r1, r4]
 8005fe2:	4283      	cmp	r3, r0
 8005fe4:	d104      	bne.n	8005ff0 <strncmp+0x1e>
 8005fe6:	42a2      	cmp	r2, r4
 8005fe8:	d002      	beq.n	8005ff0 <strncmp+0x1e>
 8005fea:	3401      	adds	r4, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1f6      	bne.n	8005fde <strncmp+0xc>
 8005ff0:	1a18      	subs	r0, r3, r0
 8005ff2:	bd30      	pop	{r4, r5, pc}

08005ff4 <strpbrk>:
 8005ff4:	b510      	push	{r4, lr}
 8005ff6:	7803      	ldrb	r3, [r0, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d013      	beq.n	8006024 <strpbrk+0x30>
 8005ffc:	000b      	movs	r3, r1
 8005ffe:	7802      	ldrb	r2, [r0, #0]
 8006000:	2a00      	cmp	r2, #0
 8006002:	d10d      	bne.n	8006020 <strpbrk+0x2c>
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	1e5a      	subs	r2, r3, #1
 8006008:	4193      	sbcs	r3, r2
 800600a:	425b      	negs	r3, r3
 800600c:	4018      	ands	r0, r3
 800600e:	bd10      	pop	{r4, pc}
 8006010:	4294      	cmp	r4, r2
 8006012:	d0fc      	beq.n	800600e <strpbrk+0x1a>
 8006014:	3301      	adds	r3, #1
 8006016:	781c      	ldrb	r4, [r3, #0]
 8006018:	2c00      	cmp	r4, #0
 800601a:	d1f9      	bne.n	8006010 <strpbrk+0x1c>
 800601c:	3001      	adds	r0, #1
 800601e:	e7ee      	b.n	8005ffe <strpbrk+0xa>
 8006020:	000b      	movs	r3, r1
 8006022:	e7f8      	b.n	8006016 <strpbrk+0x22>
 8006024:	0018      	movs	r0, r3
 8006026:	e7f2      	b.n	800600e <strpbrk+0x1a>

08006028 <strtok>:
 8006028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800602a:	4b16      	ldr	r3, [pc, #88]	; (8006084 <strtok+0x5c>)
 800602c:	0005      	movs	r5, r0
 800602e:	681f      	ldr	r7, [r3, #0]
 8006030:	000e      	movs	r6, r1
 8006032:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8006034:	2c00      	cmp	r4, #0
 8006036:	d11d      	bne.n	8006074 <strtok+0x4c>
 8006038:	2050      	movs	r0, #80	; 0x50
 800603a:	f7ff fca9 	bl	8005990 <malloc>
 800603e:	1e02      	subs	r2, r0, #0
 8006040:	6478      	str	r0, [r7, #68]	; 0x44
 8006042:	d104      	bne.n	800604e <strtok+0x26>
 8006044:	215b      	movs	r1, #91	; 0x5b
 8006046:	4b10      	ldr	r3, [pc, #64]	; (8006088 <strtok+0x60>)
 8006048:	4810      	ldr	r0, [pc, #64]	; (800608c <strtok+0x64>)
 800604a:	f000 f8e7 	bl	800621c <__assert_func>
 800604e:	6004      	str	r4, [r0, #0]
 8006050:	6044      	str	r4, [r0, #4]
 8006052:	6084      	str	r4, [r0, #8]
 8006054:	60c4      	str	r4, [r0, #12]
 8006056:	6104      	str	r4, [r0, #16]
 8006058:	6144      	str	r4, [r0, #20]
 800605a:	6184      	str	r4, [r0, #24]
 800605c:	6284      	str	r4, [r0, #40]	; 0x28
 800605e:	62c4      	str	r4, [r0, #44]	; 0x2c
 8006060:	6304      	str	r4, [r0, #48]	; 0x30
 8006062:	6344      	str	r4, [r0, #52]	; 0x34
 8006064:	6384      	str	r4, [r0, #56]	; 0x38
 8006066:	63c4      	str	r4, [r0, #60]	; 0x3c
 8006068:	6404      	str	r4, [r0, #64]	; 0x40
 800606a:	6444      	str	r4, [r0, #68]	; 0x44
 800606c:	6484      	str	r4, [r0, #72]	; 0x48
 800606e:	64c4      	str	r4, [r0, #76]	; 0x4c
 8006070:	7704      	strb	r4, [r0, #28]
 8006072:	6244      	str	r4, [r0, #36]	; 0x24
 8006074:	0031      	movs	r1, r6
 8006076:	0028      	movs	r0, r5
 8006078:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800607a:	2301      	movs	r3, #1
 800607c:	f000 f808 	bl	8006090 <__strtok_r>
 8006080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006082:	46c0      	nop			; (mov r8, r8)
 8006084:	20000074 	.word	0x20000074
 8006088:	0800728d 	.word	0x0800728d
 800608c:	080072a4 	.word	0x080072a4

08006090 <__strtok_r>:
 8006090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006092:	2800      	cmp	r0, #0
 8006094:	d102      	bne.n	800609c <__strtok_r+0xc>
 8006096:	6810      	ldr	r0, [r2, #0]
 8006098:	2800      	cmp	r0, #0
 800609a:	d013      	beq.n	80060c4 <__strtok_r+0x34>
 800609c:	0004      	movs	r4, r0
 800609e:	0020      	movs	r0, r4
 80060a0:	000e      	movs	r6, r1
 80060a2:	7805      	ldrb	r5, [r0, #0]
 80060a4:	3401      	adds	r4, #1
 80060a6:	7837      	ldrb	r7, [r6, #0]
 80060a8:	2f00      	cmp	r7, #0
 80060aa:	d104      	bne.n	80060b6 <__strtok_r+0x26>
 80060ac:	2d00      	cmp	r5, #0
 80060ae:	d10f      	bne.n	80060d0 <__strtok_r+0x40>
 80060b0:	0028      	movs	r0, r5
 80060b2:	6015      	str	r5, [r2, #0]
 80060b4:	e006      	b.n	80060c4 <__strtok_r+0x34>
 80060b6:	3601      	adds	r6, #1
 80060b8:	42bd      	cmp	r5, r7
 80060ba:	d1f4      	bne.n	80060a6 <__strtok_r+0x16>
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d1ee      	bne.n	800609e <__strtok_r+0xe>
 80060c0:	6014      	str	r4, [r2, #0]
 80060c2:	7003      	strb	r3, [r0, #0]
 80060c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060c6:	002f      	movs	r7, r5
 80060c8:	e00f      	b.n	80060ea <__strtok_r+0x5a>
 80060ca:	3301      	adds	r3, #1
 80060cc:	2e00      	cmp	r6, #0
 80060ce:	d104      	bne.n	80060da <__strtok_r+0x4a>
 80060d0:	0023      	movs	r3, r4
 80060d2:	3401      	adds	r4, #1
 80060d4:	781d      	ldrb	r5, [r3, #0]
 80060d6:	0027      	movs	r7, r4
 80060d8:	000b      	movs	r3, r1
 80060da:	781e      	ldrb	r6, [r3, #0]
 80060dc:	42b5      	cmp	r5, r6
 80060de:	d1f4      	bne.n	80060ca <__strtok_r+0x3a>
 80060e0:	2d00      	cmp	r5, #0
 80060e2:	d0f0      	beq.n	80060c6 <__strtok_r+0x36>
 80060e4:	2300      	movs	r3, #0
 80060e6:	3c01      	subs	r4, #1
 80060e8:	7023      	strb	r3, [r4, #0]
 80060ea:	6017      	str	r7, [r2, #0]
 80060ec:	e7ea      	b.n	80060c4 <__strtok_r+0x34>
	...

080060f0 <_close_r>:
 80060f0:	2300      	movs	r3, #0
 80060f2:	b570      	push	{r4, r5, r6, lr}
 80060f4:	4d06      	ldr	r5, [pc, #24]	; (8006110 <_close_r+0x20>)
 80060f6:	0004      	movs	r4, r0
 80060f8:	0008      	movs	r0, r1
 80060fa:	602b      	str	r3, [r5, #0]
 80060fc:	f7fb ff93 	bl	8002026 <_close>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	d103      	bne.n	800610c <_close_r+0x1c>
 8006104:	682b      	ldr	r3, [r5, #0]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d000      	beq.n	800610c <_close_r+0x1c>
 800610a:	6023      	str	r3, [r4, #0]
 800610c:	bd70      	pop	{r4, r5, r6, pc}
 800610e:	46c0      	nop			; (mov r8, r8)
 8006110:	20000358 	.word	0x20000358

08006114 <_lseek_r>:
 8006114:	b570      	push	{r4, r5, r6, lr}
 8006116:	0004      	movs	r4, r0
 8006118:	0008      	movs	r0, r1
 800611a:	0011      	movs	r1, r2
 800611c:	001a      	movs	r2, r3
 800611e:	2300      	movs	r3, #0
 8006120:	4d05      	ldr	r5, [pc, #20]	; (8006138 <_lseek_r+0x24>)
 8006122:	602b      	str	r3, [r5, #0]
 8006124:	f7fb ffa0 	bl	8002068 <_lseek>
 8006128:	1c43      	adds	r3, r0, #1
 800612a:	d103      	bne.n	8006134 <_lseek_r+0x20>
 800612c:	682b      	ldr	r3, [r5, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d000      	beq.n	8006134 <_lseek_r+0x20>
 8006132:	6023      	str	r3, [r4, #0]
 8006134:	bd70      	pop	{r4, r5, r6, pc}
 8006136:	46c0      	nop			; (mov r8, r8)
 8006138:	20000358 	.word	0x20000358

0800613c <_read_r>:
 800613c:	b570      	push	{r4, r5, r6, lr}
 800613e:	0004      	movs	r4, r0
 8006140:	0008      	movs	r0, r1
 8006142:	0011      	movs	r1, r2
 8006144:	001a      	movs	r2, r3
 8006146:	2300      	movs	r3, #0
 8006148:	4d05      	ldr	r5, [pc, #20]	; (8006160 <_read_r+0x24>)
 800614a:	602b      	str	r3, [r5, #0]
 800614c:	f7fb ff32 	bl	8001fb4 <_read>
 8006150:	1c43      	adds	r3, r0, #1
 8006152:	d103      	bne.n	800615c <_read_r+0x20>
 8006154:	682b      	ldr	r3, [r5, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d000      	beq.n	800615c <_read_r+0x20>
 800615a:	6023      	str	r3, [r4, #0]
 800615c:	bd70      	pop	{r4, r5, r6, pc}
 800615e:	46c0      	nop			; (mov r8, r8)
 8006160:	20000358 	.word	0x20000358

08006164 <_sbrk_r>:
 8006164:	2300      	movs	r3, #0
 8006166:	b570      	push	{r4, r5, r6, lr}
 8006168:	4d06      	ldr	r5, [pc, #24]	; (8006184 <_sbrk_r+0x20>)
 800616a:	0004      	movs	r4, r0
 800616c:	0008      	movs	r0, r1
 800616e:	602b      	str	r3, [r5, #0]
 8006170:	f7fb ff86 	bl	8002080 <_sbrk>
 8006174:	1c43      	adds	r3, r0, #1
 8006176:	d103      	bne.n	8006180 <_sbrk_r+0x1c>
 8006178:	682b      	ldr	r3, [r5, #0]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d000      	beq.n	8006180 <_sbrk_r+0x1c>
 800617e:	6023      	str	r3, [r4, #0]
 8006180:	bd70      	pop	{r4, r5, r6, pc}
 8006182:	46c0      	nop			; (mov r8, r8)
 8006184:	20000358 	.word	0x20000358

08006188 <_write_r>:
 8006188:	b570      	push	{r4, r5, r6, lr}
 800618a:	0004      	movs	r4, r0
 800618c:	0008      	movs	r0, r1
 800618e:	0011      	movs	r1, r2
 8006190:	001a      	movs	r2, r3
 8006192:	2300      	movs	r3, #0
 8006194:	4d05      	ldr	r5, [pc, #20]	; (80061ac <_write_r+0x24>)
 8006196:	602b      	str	r3, [r5, #0]
 8006198:	f7fb ff29 	bl	8001fee <_write>
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d103      	bne.n	80061a8 <_write_r+0x20>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d000      	beq.n	80061a8 <_write_r+0x20>
 80061a6:	6023      	str	r3, [r4, #0]
 80061a8:	bd70      	pop	{r4, r5, r6, pc}
 80061aa:	46c0      	nop			; (mov r8, r8)
 80061ac:	20000358 	.word	0x20000358

080061b0 <__errno>:
 80061b0:	4b01      	ldr	r3, [pc, #4]	; (80061b8 <__errno+0x8>)
 80061b2:	6818      	ldr	r0, [r3, #0]
 80061b4:	4770      	bx	lr
 80061b6:	46c0      	nop			; (mov r8, r8)
 80061b8:	20000074 	.word	0x20000074

080061bc <__libc_init_array>:
 80061bc:	b570      	push	{r4, r5, r6, lr}
 80061be:	2600      	movs	r6, #0
 80061c0:	4c0c      	ldr	r4, [pc, #48]	; (80061f4 <__libc_init_array+0x38>)
 80061c2:	4d0d      	ldr	r5, [pc, #52]	; (80061f8 <__libc_init_array+0x3c>)
 80061c4:	1b64      	subs	r4, r4, r5
 80061c6:	10a4      	asrs	r4, r4, #2
 80061c8:	42a6      	cmp	r6, r4
 80061ca:	d109      	bne.n	80061e0 <__libc_init_array+0x24>
 80061cc:	2600      	movs	r6, #0
 80061ce:	f000 feab 	bl	8006f28 <_init>
 80061d2:	4c0a      	ldr	r4, [pc, #40]	; (80061fc <__libc_init_array+0x40>)
 80061d4:	4d0a      	ldr	r5, [pc, #40]	; (8006200 <__libc_init_array+0x44>)
 80061d6:	1b64      	subs	r4, r4, r5
 80061d8:	10a4      	asrs	r4, r4, #2
 80061da:	42a6      	cmp	r6, r4
 80061dc:	d105      	bne.n	80061ea <__libc_init_array+0x2e>
 80061de:	bd70      	pop	{r4, r5, r6, pc}
 80061e0:	00b3      	lsls	r3, r6, #2
 80061e2:	58eb      	ldr	r3, [r5, r3]
 80061e4:	4798      	blx	r3
 80061e6:	3601      	adds	r6, #1
 80061e8:	e7ee      	b.n	80061c8 <__libc_init_array+0xc>
 80061ea:	00b3      	lsls	r3, r6, #2
 80061ec:	58eb      	ldr	r3, [r5, r3]
 80061ee:	4798      	blx	r3
 80061f0:	3601      	adds	r6, #1
 80061f2:	e7f2      	b.n	80061da <__libc_init_array+0x1e>
 80061f4:	08007378 	.word	0x08007378
 80061f8:	08007378 	.word	0x08007378
 80061fc:	0800737c 	.word	0x0800737c
 8006200:	08007378 	.word	0x08007378

08006204 <__retarget_lock_acquire_recursive>:
 8006204:	4770      	bx	lr

08006206 <__retarget_lock_release_recursive>:
 8006206:	4770      	bx	lr

08006208 <memcpy>:
 8006208:	2300      	movs	r3, #0
 800620a:	b510      	push	{r4, lr}
 800620c:	429a      	cmp	r2, r3
 800620e:	d100      	bne.n	8006212 <memcpy+0xa>
 8006210:	bd10      	pop	{r4, pc}
 8006212:	5ccc      	ldrb	r4, [r1, r3]
 8006214:	54c4      	strb	r4, [r0, r3]
 8006216:	3301      	adds	r3, #1
 8006218:	e7f8      	b.n	800620c <memcpy+0x4>
	...

0800621c <__assert_func>:
 800621c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800621e:	0014      	movs	r4, r2
 8006220:	001a      	movs	r2, r3
 8006222:	4b09      	ldr	r3, [pc, #36]	; (8006248 <__assert_func+0x2c>)
 8006224:	0005      	movs	r5, r0
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	000e      	movs	r6, r1
 800622a:	68d8      	ldr	r0, [r3, #12]
 800622c:	4b07      	ldr	r3, [pc, #28]	; (800624c <__assert_func+0x30>)
 800622e:	2c00      	cmp	r4, #0
 8006230:	d101      	bne.n	8006236 <__assert_func+0x1a>
 8006232:	4b07      	ldr	r3, [pc, #28]	; (8006250 <__assert_func+0x34>)
 8006234:	001c      	movs	r4, r3
 8006236:	4907      	ldr	r1, [pc, #28]	; (8006254 <__assert_func+0x38>)
 8006238:	9301      	str	r3, [sp, #4]
 800623a:	9402      	str	r4, [sp, #8]
 800623c:	002b      	movs	r3, r5
 800623e:	9600      	str	r6, [sp, #0]
 8006240:	f000 fd30 	bl	8006ca4 <fiprintf>
 8006244:	f000 fde7 	bl	8006e16 <abort>
 8006248:	20000074 	.word	0x20000074
 800624c:	080072fe 	.word	0x080072fe
 8006250:	08007339 	.word	0x08007339
 8006254:	0800730b 	.word	0x0800730b

08006258 <_free_r>:
 8006258:	b570      	push	{r4, r5, r6, lr}
 800625a:	0005      	movs	r5, r0
 800625c:	2900      	cmp	r1, #0
 800625e:	d010      	beq.n	8006282 <_free_r+0x2a>
 8006260:	1f0c      	subs	r4, r1, #4
 8006262:	6823      	ldr	r3, [r4, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	da00      	bge.n	800626a <_free_r+0x12>
 8006268:	18e4      	adds	r4, r4, r3
 800626a:	0028      	movs	r0, r5
 800626c:	f7ff fc48 	bl	8005b00 <__malloc_lock>
 8006270:	4a1d      	ldr	r2, [pc, #116]	; (80062e8 <_free_r+0x90>)
 8006272:	6813      	ldr	r3, [r2, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d105      	bne.n	8006284 <_free_r+0x2c>
 8006278:	6063      	str	r3, [r4, #4]
 800627a:	6014      	str	r4, [r2, #0]
 800627c:	0028      	movs	r0, r5
 800627e:	f7ff fc47 	bl	8005b10 <__malloc_unlock>
 8006282:	bd70      	pop	{r4, r5, r6, pc}
 8006284:	42a3      	cmp	r3, r4
 8006286:	d908      	bls.n	800629a <_free_r+0x42>
 8006288:	6820      	ldr	r0, [r4, #0]
 800628a:	1821      	adds	r1, r4, r0
 800628c:	428b      	cmp	r3, r1
 800628e:	d1f3      	bne.n	8006278 <_free_r+0x20>
 8006290:	6819      	ldr	r1, [r3, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	1809      	adds	r1, r1, r0
 8006296:	6021      	str	r1, [r4, #0]
 8006298:	e7ee      	b.n	8006278 <_free_r+0x20>
 800629a:	001a      	movs	r2, r3
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <_free_r+0x4e>
 80062a2:	42a3      	cmp	r3, r4
 80062a4:	d9f9      	bls.n	800629a <_free_r+0x42>
 80062a6:	6811      	ldr	r1, [r2, #0]
 80062a8:	1850      	adds	r0, r2, r1
 80062aa:	42a0      	cmp	r0, r4
 80062ac:	d10b      	bne.n	80062c6 <_free_r+0x6e>
 80062ae:	6820      	ldr	r0, [r4, #0]
 80062b0:	1809      	adds	r1, r1, r0
 80062b2:	1850      	adds	r0, r2, r1
 80062b4:	6011      	str	r1, [r2, #0]
 80062b6:	4283      	cmp	r3, r0
 80062b8:	d1e0      	bne.n	800627c <_free_r+0x24>
 80062ba:	6818      	ldr	r0, [r3, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	1841      	adds	r1, r0, r1
 80062c0:	6011      	str	r1, [r2, #0]
 80062c2:	6053      	str	r3, [r2, #4]
 80062c4:	e7da      	b.n	800627c <_free_r+0x24>
 80062c6:	42a0      	cmp	r0, r4
 80062c8:	d902      	bls.n	80062d0 <_free_r+0x78>
 80062ca:	230c      	movs	r3, #12
 80062cc:	602b      	str	r3, [r5, #0]
 80062ce:	e7d5      	b.n	800627c <_free_r+0x24>
 80062d0:	6820      	ldr	r0, [r4, #0]
 80062d2:	1821      	adds	r1, r4, r0
 80062d4:	428b      	cmp	r3, r1
 80062d6:	d103      	bne.n	80062e0 <_free_r+0x88>
 80062d8:	6819      	ldr	r1, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	1809      	adds	r1, r1, r0
 80062de:	6021      	str	r1, [r4, #0]
 80062e0:	6063      	str	r3, [r4, #4]
 80062e2:	6054      	str	r4, [r2, #4]
 80062e4:	e7ca      	b.n	800627c <_free_r+0x24>
 80062e6:	46c0      	nop			; (mov r8, r8)
 80062e8:	20000214 	.word	0x20000214

080062ec <__ssputs_r>:
 80062ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ee:	b085      	sub	sp, #20
 80062f0:	9301      	str	r3, [sp, #4]
 80062f2:	9203      	str	r2, [sp, #12]
 80062f4:	688e      	ldr	r6, [r1, #8]
 80062f6:	9a01      	ldr	r2, [sp, #4]
 80062f8:	0007      	movs	r7, r0
 80062fa:	000c      	movs	r4, r1
 80062fc:	680b      	ldr	r3, [r1, #0]
 80062fe:	4296      	cmp	r6, r2
 8006300:	d831      	bhi.n	8006366 <__ssputs_r+0x7a>
 8006302:	898a      	ldrh	r2, [r1, #12]
 8006304:	2190      	movs	r1, #144	; 0x90
 8006306:	00c9      	lsls	r1, r1, #3
 8006308:	420a      	tst	r2, r1
 800630a:	d029      	beq.n	8006360 <__ssputs_r+0x74>
 800630c:	2003      	movs	r0, #3
 800630e:	6921      	ldr	r1, [r4, #16]
 8006310:	1a5b      	subs	r3, r3, r1
 8006312:	9302      	str	r3, [sp, #8]
 8006314:	6963      	ldr	r3, [r4, #20]
 8006316:	4343      	muls	r3, r0
 8006318:	0fdd      	lsrs	r5, r3, #31
 800631a:	18ed      	adds	r5, r5, r3
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	9802      	ldr	r0, [sp, #8]
 8006320:	3301      	adds	r3, #1
 8006322:	181b      	adds	r3, r3, r0
 8006324:	106d      	asrs	r5, r5, #1
 8006326:	42ab      	cmp	r3, r5
 8006328:	d900      	bls.n	800632c <__ssputs_r+0x40>
 800632a:	001d      	movs	r5, r3
 800632c:	0552      	lsls	r2, r2, #21
 800632e:	d529      	bpl.n	8006384 <__ssputs_r+0x98>
 8006330:	0029      	movs	r1, r5
 8006332:	0038      	movs	r0, r7
 8006334:	f7ff fb62 	bl	80059fc <_malloc_r>
 8006338:	1e06      	subs	r6, r0, #0
 800633a:	d02d      	beq.n	8006398 <__ssputs_r+0xac>
 800633c:	9a02      	ldr	r2, [sp, #8]
 800633e:	6921      	ldr	r1, [r4, #16]
 8006340:	f7ff ff62 	bl	8006208 <memcpy>
 8006344:	89a2      	ldrh	r2, [r4, #12]
 8006346:	4b19      	ldr	r3, [pc, #100]	; (80063ac <__ssputs_r+0xc0>)
 8006348:	401a      	ands	r2, r3
 800634a:	2380      	movs	r3, #128	; 0x80
 800634c:	4313      	orrs	r3, r2
 800634e:	81a3      	strh	r3, [r4, #12]
 8006350:	9b02      	ldr	r3, [sp, #8]
 8006352:	6126      	str	r6, [r4, #16]
 8006354:	18f6      	adds	r6, r6, r3
 8006356:	6026      	str	r6, [r4, #0]
 8006358:	6165      	str	r5, [r4, #20]
 800635a:	9e01      	ldr	r6, [sp, #4]
 800635c:	1aed      	subs	r5, r5, r3
 800635e:	60a5      	str	r5, [r4, #8]
 8006360:	9b01      	ldr	r3, [sp, #4]
 8006362:	429e      	cmp	r6, r3
 8006364:	d900      	bls.n	8006368 <__ssputs_r+0x7c>
 8006366:	9e01      	ldr	r6, [sp, #4]
 8006368:	0032      	movs	r2, r6
 800636a:	9903      	ldr	r1, [sp, #12]
 800636c:	6820      	ldr	r0, [r4, #0]
 800636e:	f000 fd0f 	bl	8006d90 <memmove>
 8006372:	2000      	movs	r0, #0
 8006374:	68a3      	ldr	r3, [r4, #8]
 8006376:	1b9b      	subs	r3, r3, r6
 8006378:	60a3      	str	r3, [r4, #8]
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	199b      	adds	r3, r3, r6
 800637e:	6023      	str	r3, [r4, #0]
 8006380:	b005      	add	sp, #20
 8006382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006384:	002a      	movs	r2, r5
 8006386:	0038      	movs	r0, r7
 8006388:	f000 fd4c 	bl	8006e24 <_realloc_r>
 800638c:	1e06      	subs	r6, r0, #0
 800638e:	d1df      	bne.n	8006350 <__ssputs_r+0x64>
 8006390:	0038      	movs	r0, r7
 8006392:	6921      	ldr	r1, [r4, #16]
 8006394:	f7ff ff60 	bl	8006258 <_free_r>
 8006398:	230c      	movs	r3, #12
 800639a:	2001      	movs	r0, #1
 800639c:	603b      	str	r3, [r7, #0]
 800639e:	89a2      	ldrh	r2, [r4, #12]
 80063a0:	3334      	adds	r3, #52	; 0x34
 80063a2:	4313      	orrs	r3, r2
 80063a4:	81a3      	strh	r3, [r4, #12]
 80063a6:	4240      	negs	r0, r0
 80063a8:	e7ea      	b.n	8006380 <__ssputs_r+0x94>
 80063aa:	46c0      	nop			; (mov r8, r8)
 80063ac:	fffffb7f 	.word	0xfffffb7f

080063b0 <_svfiprintf_r>:
 80063b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063b2:	b0a1      	sub	sp, #132	; 0x84
 80063b4:	9003      	str	r0, [sp, #12]
 80063b6:	001d      	movs	r5, r3
 80063b8:	898b      	ldrh	r3, [r1, #12]
 80063ba:	000f      	movs	r7, r1
 80063bc:	0016      	movs	r6, r2
 80063be:	061b      	lsls	r3, r3, #24
 80063c0:	d511      	bpl.n	80063e6 <_svfiprintf_r+0x36>
 80063c2:	690b      	ldr	r3, [r1, #16]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d10e      	bne.n	80063e6 <_svfiprintf_r+0x36>
 80063c8:	2140      	movs	r1, #64	; 0x40
 80063ca:	f7ff fb17 	bl	80059fc <_malloc_r>
 80063ce:	6038      	str	r0, [r7, #0]
 80063d0:	6138      	str	r0, [r7, #16]
 80063d2:	2800      	cmp	r0, #0
 80063d4:	d105      	bne.n	80063e2 <_svfiprintf_r+0x32>
 80063d6:	230c      	movs	r3, #12
 80063d8:	9a03      	ldr	r2, [sp, #12]
 80063da:	3801      	subs	r0, #1
 80063dc:	6013      	str	r3, [r2, #0]
 80063de:	b021      	add	sp, #132	; 0x84
 80063e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063e2:	2340      	movs	r3, #64	; 0x40
 80063e4:	617b      	str	r3, [r7, #20]
 80063e6:	2300      	movs	r3, #0
 80063e8:	ac08      	add	r4, sp, #32
 80063ea:	6163      	str	r3, [r4, #20]
 80063ec:	3320      	adds	r3, #32
 80063ee:	7663      	strb	r3, [r4, #25]
 80063f0:	3310      	adds	r3, #16
 80063f2:	76a3      	strb	r3, [r4, #26]
 80063f4:	9507      	str	r5, [sp, #28]
 80063f6:	0035      	movs	r5, r6
 80063f8:	782b      	ldrb	r3, [r5, #0]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <_svfiprintf_r+0x52>
 80063fe:	2b25      	cmp	r3, #37	; 0x25
 8006400:	d148      	bne.n	8006494 <_svfiprintf_r+0xe4>
 8006402:	1bab      	subs	r3, r5, r6
 8006404:	9305      	str	r3, [sp, #20]
 8006406:	42b5      	cmp	r5, r6
 8006408:	d00b      	beq.n	8006422 <_svfiprintf_r+0x72>
 800640a:	0032      	movs	r2, r6
 800640c:	0039      	movs	r1, r7
 800640e:	9803      	ldr	r0, [sp, #12]
 8006410:	f7ff ff6c 	bl	80062ec <__ssputs_r>
 8006414:	3001      	adds	r0, #1
 8006416:	d100      	bne.n	800641a <_svfiprintf_r+0x6a>
 8006418:	e0af      	b.n	800657a <_svfiprintf_r+0x1ca>
 800641a:	6963      	ldr	r3, [r4, #20]
 800641c:	9a05      	ldr	r2, [sp, #20]
 800641e:	189b      	adds	r3, r3, r2
 8006420:	6163      	str	r3, [r4, #20]
 8006422:	782b      	ldrb	r3, [r5, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d100      	bne.n	800642a <_svfiprintf_r+0x7a>
 8006428:	e0a7      	b.n	800657a <_svfiprintf_r+0x1ca>
 800642a:	2201      	movs	r2, #1
 800642c:	2300      	movs	r3, #0
 800642e:	4252      	negs	r2, r2
 8006430:	6062      	str	r2, [r4, #4]
 8006432:	a904      	add	r1, sp, #16
 8006434:	3254      	adds	r2, #84	; 0x54
 8006436:	1852      	adds	r2, r2, r1
 8006438:	1c6e      	adds	r6, r5, #1
 800643a:	6023      	str	r3, [r4, #0]
 800643c:	60e3      	str	r3, [r4, #12]
 800643e:	60a3      	str	r3, [r4, #8]
 8006440:	7013      	strb	r3, [r2, #0]
 8006442:	65a3      	str	r3, [r4, #88]	; 0x58
 8006444:	4b55      	ldr	r3, [pc, #340]	; (800659c <_svfiprintf_r+0x1ec>)
 8006446:	2205      	movs	r2, #5
 8006448:	0018      	movs	r0, r3
 800644a:	7831      	ldrb	r1, [r6, #0]
 800644c:	9305      	str	r3, [sp, #20]
 800644e:	f000 fcd7 	bl	8006e00 <memchr>
 8006452:	1c75      	adds	r5, r6, #1
 8006454:	2800      	cmp	r0, #0
 8006456:	d11f      	bne.n	8006498 <_svfiprintf_r+0xe8>
 8006458:	6822      	ldr	r2, [r4, #0]
 800645a:	06d3      	lsls	r3, r2, #27
 800645c:	d504      	bpl.n	8006468 <_svfiprintf_r+0xb8>
 800645e:	2353      	movs	r3, #83	; 0x53
 8006460:	a904      	add	r1, sp, #16
 8006462:	185b      	adds	r3, r3, r1
 8006464:	2120      	movs	r1, #32
 8006466:	7019      	strb	r1, [r3, #0]
 8006468:	0713      	lsls	r3, r2, #28
 800646a:	d504      	bpl.n	8006476 <_svfiprintf_r+0xc6>
 800646c:	2353      	movs	r3, #83	; 0x53
 800646e:	a904      	add	r1, sp, #16
 8006470:	185b      	adds	r3, r3, r1
 8006472:	212b      	movs	r1, #43	; 0x2b
 8006474:	7019      	strb	r1, [r3, #0]
 8006476:	7833      	ldrb	r3, [r6, #0]
 8006478:	2b2a      	cmp	r3, #42	; 0x2a
 800647a:	d016      	beq.n	80064aa <_svfiprintf_r+0xfa>
 800647c:	0035      	movs	r5, r6
 800647e:	2100      	movs	r1, #0
 8006480:	200a      	movs	r0, #10
 8006482:	68e3      	ldr	r3, [r4, #12]
 8006484:	782a      	ldrb	r2, [r5, #0]
 8006486:	1c6e      	adds	r6, r5, #1
 8006488:	3a30      	subs	r2, #48	; 0x30
 800648a:	2a09      	cmp	r2, #9
 800648c:	d94e      	bls.n	800652c <_svfiprintf_r+0x17c>
 800648e:	2900      	cmp	r1, #0
 8006490:	d111      	bne.n	80064b6 <_svfiprintf_r+0x106>
 8006492:	e017      	b.n	80064c4 <_svfiprintf_r+0x114>
 8006494:	3501      	adds	r5, #1
 8006496:	e7af      	b.n	80063f8 <_svfiprintf_r+0x48>
 8006498:	9b05      	ldr	r3, [sp, #20]
 800649a:	6822      	ldr	r2, [r4, #0]
 800649c:	1ac0      	subs	r0, r0, r3
 800649e:	2301      	movs	r3, #1
 80064a0:	4083      	lsls	r3, r0
 80064a2:	4313      	orrs	r3, r2
 80064a4:	002e      	movs	r6, r5
 80064a6:	6023      	str	r3, [r4, #0]
 80064a8:	e7cc      	b.n	8006444 <_svfiprintf_r+0x94>
 80064aa:	9b07      	ldr	r3, [sp, #28]
 80064ac:	1d19      	adds	r1, r3, #4
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	9107      	str	r1, [sp, #28]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	db01      	blt.n	80064ba <_svfiprintf_r+0x10a>
 80064b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80064b8:	e004      	b.n	80064c4 <_svfiprintf_r+0x114>
 80064ba:	425b      	negs	r3, r3
 80064bc:	60e3      	str	r3, [r4, #12]
 80064be:	2302      	movs	r3, #2
 80064c0:	4313      	orrs	r3, r2
 80064c2:	6023      	str	r3, [r4, #0]
 80064c4:	782b      	ldrb	r3, [r5, #0]
 80064c6:	2b2e      	cmp	r3, #46	; 0x2e
 80064c8:	d10a      	bne.n	80064e0 <_svfiprintf_r+0x130>
 80064ca:	786b      	ldrb	r3, [r5, #1]
 80064cc:	2b2a      	cmp	r3, #42	; 0x2a
 80064ce:	d135      	bne.n	800653c <_svfiprintf_r+0x18c>
 80064d0:	9b07      	ldr	r3, [sp, #28]
 80064d2:	3502      	adds	r5, #2
 80064d4:	1d1a      	adds	r2, r3, #4
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	9207      	str	r2, [sp, #28]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	db2b      	blt.n	8006536 <_svfiprintf_r+0x186>
 80064de:	9309      	str	r3, [sp, #36]	; 0x24
 80064e0:	4e2f      	ldr	r6, [pc, #188]	; (80065a0 <_svfiprintf_r+0x1f0>)
 80064e2:	2203      	movs	r2, #3
 80064e4:	0030      	movs	r0, r6
 80064e6:	7829      	ldrb	r1, [r5, #0]
 80064e8:	f000 fc8a 	bl	8006e00 <memchr>
 80064ec:	2800      	cmp	r0, #0
 80064ee:	d006      	beq.n	80064fe <_svfiprintf_r+0x14e>
 80064f0:	2340      	movs	r3, #64	; 0x40
 80064f2:	1b80      	subs	r0, r0, r6
 80064f4:	4083      	lsls	r3, r0
 80064f6:	6822      	ldr	r2, [r4, #0]
 80064f8:	3501      	adds	r5, #1
 80064fa:	4313      	orrs	r3, r2
 80064fc:	6023      	str	r3, [r4, #0]
 80064fe:	7829      	ldrb	r1, [r5, #0]
 8006500:	2206      	movs	r2, #6
 8006502:	4828      	ldr	r0, [pc, #160]	; (80065a4 <_svfiprintf_r+0x1f4>)
 8006504:	1c6e      	adds	r6, r5, #1
 8006506:	7621      	strb	r1, [r4, #24]
 8006508:	f000 fc7a 	bl	8006e00 <memchr>
 800650c:	2800      	cmp	r0, #0
 800650e:	d03c      	beq.n	800658a <_svfiprintf_r+0x1da>
 8006510:	4b25      	ldr	r3, [pc, #148]	; (80065a8 <_svfiprintf_r+0x1f8>)
 8006512:	2b00      	cmp	r3, #0
 8006514:	d125      	bne.n	8006562 <_svfiprintf_r+0x1b2>
 8006516:	2207      	movs	r2, #7
 8006518:	9b07      	ldr	r3, [sp, #28]
 800651a:	3307      	adds	r3, #7
 800651c:	4393      	bics	r3, r2
 800651e:	3308      	adds	r3, #8
 8006520:	9307      	str	r3, [sp, #28]
 8006522:	6963      	ldr	r3, [r4, #20]
 8006524:	9a04      	ldr	r2, [sp, #16]
 8006526:	189b      	adds	r3, r3, r2
 8006528:	6163      	str	r3, [r4, #20]
 800652a:	e764      	b.n	80063f6 <_svfiprintf_r+0x46>
 800652c:	4343      	muls	r3, r0
 800652e:	0035      	movs	r5, r6
 8006530:	2101      	movs	r1, #1
 8006532:	189b      	adds	r3, r3, r2
 8006534:	e7a6      	b.n	8006484 <_svfiprintf_r+0xd4>
 8006536:	2301      	movs	r3, #1
 8006538:	425b      	negs	r3, r3
 800653a:	e7d0      	b.n	80064de <_svfiprintf_r+0x12e>
 800653c:	2300      	movs	r3, #0
 800653e:	200a      	movs	r0, #10
 8006540:	001a      	movs	r2, r3
 8006542:	3501      	adds	r5, #1
 8006544:	6063      	str	r3, [r4, #4]
 8006546:	7829      	ldrb	r1, [r5, #0]
 8006548:	1c6e      	adds	r6, r5, #1
 800654a:	3930      	subs	r1, #48	; 0x30
 800654c:	2909      	cmp	r1, #9
 800654e:	d903      	bls.n	8006558 <_svfiprintf_r+0x1a8>
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0c5      	beq.n	80064e0 <_svfiprintf_r+0x130>
 8006554:	9209      	str	r2, [sp, #36]	; 0x24
 8006556:	e7c3      	b.n	80064e0 <_svfiprintf_r+0x130>
 8006558:	4342      	muls	r2, r0
 800655a:	0035      	movs	r5, r6
 800655c:	2301      	movs	r3, #1
 800655e:	1852      	adds	r2, r2, r1
 8006560:	e7f1      	b.n	8006546 <_svfiprintf_r+0x196>
 8006562:	aa07      	add	r2, sp, #28
 8006564:	9200      	str	r2, [sp, #0]
 8006566:	0021      	movs	r1, r4
 8006568:	003a      	movs	r2, r7
 800656a:	4b10      	ldr	r3, [pc, #64]	; (80065ac <_svfiprintf_r+0x1fc>)
 800656c:	9803      	ldr	r0, [sp, #12]
 800656e:	e000      	b.n	8006572 <_svfiprintf_r+0x1c2>
 8006570:	bf00      	nop
 8006572:	9004      	str	r0, [sp, #16]
 8006574:	9b04      	ldr	r3, [sp, #16]
 8006576:	3301      	adds	r3, #1
 8006578:	d1d3      	bne.n	8006522 <_svfiprintf_r+0x172>
 800657a:	89bb      	ldrh	r3, [r7, #12]
 800657c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800657e:	065b      	lsls	r3, r3, #25
 8006580:	d400      	bmi.n	8006584 <_svfiprintf_r+0x1d4>
 8006582:	e72c      	b.n	80063de <_svfiprintf_r+0x2e>
 8006584:	2001      	movs	r0, #1
 8006586:	4240      	negs	r0, r0
 8006588:	e729      	b.n	80063de <_svfiprintf_r+0x2e>
 800658a:	aa07      	add	r2, sp, #28
 800658c:	9200      	str	r2, [sp, #0]
 800658e:	0021      	movs	r1, r4
 8006590:	003a      	movs	r2, r7
 8006592:	4b06      	ldr	r3, [pc, #24]	; (80065ac <_svfiprintf_r+0x1fc>)
 8006594:	9803      	ldr	r0, [sp, #12]
 8006596:	f000 f9bf 	bl	8006918 <_printf_i>
 800659a:	e7ea      	b.n	8006572 <_svfiprintf_r+0x1c2>
 800659c:	0800733a 	.word	0x0800733a
 80065a0:	08007340 	.word	0x08007340
 80065a4:	08007344 	.word	0x08007344
 80065a8:	00000000 	.word	0x00000000
 80065ac:	080062ed 	.word	0x080062ed

080065b0 <__sfputc_r>:
 80065b0:	6893      	ldr	r3, [r2, #8]
 80065b2:	b510      	push	{r4, lr}
 80065b4:	3b01      	subs	r3, #1
 80065b6:	6093      	str	r3, [r2, #8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	da04      	bge.n	80065c6 <__sfputc_r+0x16>
 80065bc:	6994      	ldr	r4, [r2, #24]
 80065be:	42a3      	cmp	r3, r4
 80065c0:	db07      	blt.n	80065d2 <__sfputc_r+0x22>
 80065c2:	290a      	cmp	r1, #10
 80065c4:	d005      	beq.n	80065d2 <__sfputc_r+0x22>
 80065c6:	6813      	ldr	r3, [r2, #0]
 80065c8:	1c58      	adds	r0, r3, #1
 80065ca:	6010      	str	r0, [r2, #0]
 80065cc:	7019      	strb	r1, [r3, #0]
 80065ce:	0008      	movs	r0, r1
 80065d0:	bd10      	pop	{r4, pc}
 80065d2:	f7ff fc33 	bl	8005e3c <__swbuf_r>
 80065d6:	0001      	movs	r1, r0
 80065d8:	e7f9      	b.n	80065ce <__sfputc_r+0x1e>

080065da <__sfputs_r>:
 80065da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065dc:	0006      	movs	r6, r0
 80065de:	000f      	movs	r7, r1
 80065e0:	0014      	movs	r4, r2
 80065e2:	18d5      	adds	r5, r2, r3
 80065e4:	42ac      	cmp	r4, r5
 80065e6:	d101      	bne.n	80065ec <__sfputs_r+0x12>
 80065e8:	2000      	movs	r0, #0
 80065ea:	e007      	b.n	80065fc <__sfputs_r+0x22>
 80065ec:	7821      	ldrb	r1, [r4, #0]
 80065ee:	003a      	movs	r2, r7
 80065f0:	0030      	movs	r0, r6
 80065f2:	f7ff ffdd 	bl	80065b0 <__sfputc_r>
 80065f6:	3401      	adds	r4, #1
 80065f8:	1c43      	adds	r3, r0, #1
 80065fa:	d1f3      	bne.n	80065e4 <__sfputs_r+0xa>
 80065fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006600 <_vfiprintf_r>:
 8006600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006602:	b0a1      	sub	sp, #132	; 0x84
 8006604:	000f      	movs	r7, r1
 8006606:	0015      	movs	r5, r2
 8006608:	001e      	movs	r6, r3
 800660a:	9003      	str	r0, [sp, #12]
 800660c:	2800      	cmp	r0, #0
 800660e:	d004      	beq.n	800661a <_vfiprintf_r+0x1a>
 8006610:	6a03      	ldr	r3, [r0, #32]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d101      	bne.n	800661a <_vfiprintf_r+0x1a>
 8006616:	f7ff fb01 	bl	8005c1c <__sinit>
 800661a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800661c:	07db      	lsls	r3, r3, #31
 800661e:	d405      	bmi.n	800662c <_vfiprintf_r+0x2c>
 8006620:	89bb      	ldrh	r3, [r7, #12]
 8006622:	059b      	lsls	r3, r3, #22
 8006624:	d402      	bmi.n	800662c <_vfiprintf_r+0x2c>
 8006626:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006628:	f7ff fdec 	bl	8006204 <__retarget_lock_acquire_recursive>
 800662c:	89bb      	ldrh	r3, [r7, #12]
 800662e:	071b      	lsls	r3, r3, #28
 8006630:	d502      	bpl.n	8006638 <_vfiprintf_r+0x38>
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d113      	bne.n	8006660 <_vfiprintf_r+0x60>
 8006638:	0039      	movs	r1, r7
 800663a:	9803      	ldr	r0, [sp, #12]
 800663c:	f7ff fc40 	bl	8005ec0 <__swsetup_r>
 8006640:	2800      	cmp	r0, #0
 8006642:	d00d      	beq.n	8006660 <_vfiprintf_r+0x60>
 8006644:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006646:	07db      	lsls	r3, r3, #31
 8006648:	d503      	bpl.n	8006652 <_vfiprintf_r+0x52>
 800664a:	2001      	movs	r0, #1
 800664c:	4240      	negs	r0, r0
 800664e:	b021      	add	sp, #132	; 0x84
 8006650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006652:	89bb      	ldrh	r3, [r7, #12]
 8006654:	059b      	lsls	r3, r3, #22
 8006656:	d4f8      	bmi.n	800664a <_vfiprintf_r+0x4a>
 8006658:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800665a:	f7ff fdd4 	bl	8006206 <__retarget_lock_release_recursive>
 800665e:	e7f4      	b.n	800664a <_vfiprintf_r+0x4a>
 8006660:	2300      	movs	r3, #0
 8006662:	ac08      	add	r4, sp, #32
 8006664:	6163      	str	r3, [r4, #20]
 8006666:	3320      	adds	r3, #32
 8006668:	7663      	strb	r3, [r4, #25]
 800666a:	3310      	adds	r3, #16
 800666c:	76a3      	strb	r3, [r4, #26]
 800666e:	9607      	str	r6, [sp, #28]
 8006670:	002e      	movs	r6, r5
 8006672:	7833      	ldrb	r3, [r6, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <_vfiprintf_r+0x7c>
 8006678:	2b25      	cmp	r3, #37	; 0x25
 800667a:	d148      	bne.n	800670e <_vfiprintf_r+0x10e>
 800667c:	1b73      	subs	r3, r6, r5
 800667e:	9305      	str	r3, [sp, #20]
 8006680:	42ae      	cmp	r6, r5
 8006682:	d00b      	beq.n	800669c <_vfiprintf_r+0x9c>
 8006684:	002a      	movs	r2, r5
 8006686:	0039      	movs	r1, r7
 8006688:	9803      	ldr	r0, [sp, #12]
 800668a:	f7ff ffa6 	bl	80065da <__sfputs_r>
 800668e:	3001      	adds	r0, #1
 8006690:	d100      	bne.n	8006694 <_vfiprintf_r+0x94>
 8006692:	e0af      	b.n	80067f4 <_vfiprintf_r+0x1f4>
 8006694:	6963      	ldr	r3, [r4, #20]
 8006696:	9a05      	ldr	r2, [sp, #20]
 8006698:	189b      	adds	r3, r3, r2
 800669a:	6163      	str	r3, [r4, #20]
 800669c:	7833      	ldrb	r3, [r6, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d100      	bne.n	80066a4 <_vfiprintf_r+0xa4>
 80066a2:	e0a7      	b.n	80067f4 <_vfiprintf_r+0x1f4>
 80066a4:	2201      	movs	r2, #1
 80066a6:	2300      	movs	r3, #0
 80066a8:	4252      	negs	r2, r2
 80066aa:	6062      	str	r2, [r4, #4]
 80066ac:	a904      	add	r1, sp, #16
 80066ae:	3254      	adds	r2, #84	; 0x54
 80066b0:	1852      	adds	r2, r2, r1
 80066b2:	1c75      	adds	r5, r6, #1
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	60e3      	str	r3, [r4, #12]
 80066b8:	60a3      	str	r3, [r4, #8]
 80066ba:	7013      	strb	r3, [r2, #0]
 80066bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80066be:	4b59      	ldr	r3, [pc, #356]	; (8006824 <_vfiprintf_r+0x224>)
 80066c0:	2205      	movs	r2, #5
 80066c2:	0018      	movs	r0, r3
 80066c4:	7829      	ldrb	r1, [r5, #0]
 80066c6:	9305      	str	r3, [sp, #20]
 80066c8:	f000 fb9a 	bl	8006e00 <memchr>
 80066cc:	1c6e      	adds	r6, r5, #1
 80066ce:	2800      	cmp	r0, #0
 80066d0:	d11f      	bne.n	8006712 <_vfiprintf_r+0x112>
 80066d2:	6822      	ldr	r2, [r4, #0]
 80066d4:	06d3      	lsls	r3, r2, #27
 80066d6:	d504      	bpl.n	80066e2 <_vfiprintf_r+0xe2>
 80066d8:	2353      	movs	r3, #83	; 0x53
 80066da:	a904      	add	r1, sp, #16
 80066dc:	185b      	adds	r3, r3, r1
 80066de:	2120      	movs	r1, #32
 80066e0:	7019      	strb	r1, [r3, #0]
 80066e2:	0713      	lsls	r3, r2, #28
 80066e4:	d504      	bpl.n	80066f0 <_vfiprintf_r+0xf0>
 80066e6:	2353      	movs	r3, #83	; 0x53
 80066e8:	a904      	add	r1, sp, #16
 80066ea:	185b      	adds	r3, r3, r1
 80066ec:	212b      	movs	r1, #43	; 0x2b
 80066ee:	7019      	strb	r1, [r3, #0]
 80066f0:	782b      	ldrb	r3, [r5, #0]
 80066f2:	2b2a      	cmp	r3, #42	; 0x2a
 80066f4:	d016      	beq.n	8006724 <_vfiprintf_r+0x124>
 80066f6:	002e      	movs	r6, r5
 80066f8:	2100      	movs	r1, #0
 80066fa:	200a      	movs	r0, #10
 80066fc:	68e3      	ldr	r3, [r4, #12]
 80066fe:	7832      	ldrb	r2, [r6, #0]
 8006700:	1c75      	adds	r5, r6, #1
 8006702:	3a30      	subs	r2, #48	; 0x30
 8006704:	2a09      	cmp	r2, #9
 8006706:	d94e      	bls.n	80067a6 <_vfiprintf_r+0x1a6>
 8006708:	2900      	cmp	r1, #0
 800670a:	d111      	bne.n	8006730 <_vfiprintf_r+0x130>
 800670c:	e017      	b.n	800673e <_vfiprintf_r+0x13e>
 800670e:	3601      	adds	r6, #1
 8006710:	e7af      	b.n	8006672 <_vfiprintf_r+0x72>
 8006712:	9b05      	ldr	r3, [sp, #20]
 8006714:	6822      	ldr	r2, [r4, #0]
 8006716:	1ac0      	subs	r0, r0, r3
 8006718:	2301      	movs	r3, #1
 800671a:	4083      	lsls	r3, r0
 800671c:	4313      	orrs	r3, r2
 800671e:	0035      	movs	r5, r6
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	e7cc      	b.n	80066be <_vfiprintf_r+0xbe>
 8006724:	9b07      	ldr	r3, [sp, #28]
 8006726:	1d19      	adds	r1, r3, #4
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	9107      	str	r1, [sp, #28]
 800672c:	2b00      	cmp	r3, #0
 800672e:	db01      	blt.n	8006734 <_vfiprintf_r+0x134>
 8006730:	930b      	str	r3, [sp, #44]	; 0x2c
 8006732:	e004      	b.n	800673e <_vfiprintf_r+0x13e>
 8006734:	425b      	negs	r3, r3
 8006736:	60e3      	str	r3, [r4, #12]
 8006738:	2302      	movs	r3, #2
 800673a:	4313      	orrs	r3, r2
 800673c:	6023      	str	r3, [r4, #0]
 800673e:	7833      	ldrb	r3, [r6, #0]
 8006740:	2b2e      	cmp	r3, #46	; 0x2e
 8006742:	d10a      	bne.n	800675a <_vfiprintf_r+0x15a>
 8006744:	7873      	ldrb	r3, [r6, #1]
 8006746:	2b2a      	cmp	r3, #42	; 0x2a
 8006748:	d135      	bne.n	80067b6 <_vfiprintf_r+0x1b6>
 800674a:	9b07      	ldr	r3, [sp, #28]
 800674c:	3602      	adds	r6, #2
 800674e:	1d1a      	adds	r2, r3, #4
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	9207      	str	r2, [sp, #28]
 8006754:	2b00      	cmp	r3, #0
 8006756:	db2b      	blt.n	80067b0 <_vfiprintf_r+0x1b0>
 8006758:	9309      	str	r3, [sp, #36]	; 0x24
 800675a:	4d33      	ldr	r5, [pc, #204]	; (8006828 <_vfiprintf_r+0x228>)
 800675c:	2203      	movs	r2, #3
 800675e:	0028      	movs	r0, r5
 8006760:	7831      	ldrb	r1, [r6, #0]
 8006762:	f000 fb4d 	bl	8006e00 <memchr>
 8006766:	2800      	cmp	r0, #0
 8006768:	d006      	beq.n	8006778 <_vfiprintf_r+0x178>
 800676a:	2340      	movs	r3, #64	; 0x40
 800676c:	1b40      	subs	r0, r0, r5
 800676e:	4083      	lsls	r3, r0
 8006770:	6822      	ldr	r2, [r4, #0]
 8006772:	3601      	adds	r6, #1
 8006774:	4313      	orrs	r3, r2
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	7831      	ldrb	r1, [r6, #0]
 800677a:	2206      	movs	r2, #6
 800677c:	482b      	ldr	r0, [pc, #172]	; (800682c <_vfiprintf_r+0x22c>)
 800677e:	1c75      	adds	r5, r6, #1
 8006780:	7621      	strb	r1, [r4, #24]
 8006782:	f000 fb3d 	bl	8006e00 <memchr>
 8006786:	2800      	cmp	r0, #0
 8006788:	d043      	beq.n	8006812 <_vfiprintf_r+0x212>
 800678a:	4b29      	ldr	r3, [pc, #164]	; (8006830 <_vfiprintf_r+0x230>)
 800678c:	2b00      	cmp	r3, #0
 800678e:	d125      	bne.n	80067dc <_vfiprintf_r+0x1dc>
 8006790:	2207      	movs	r2, #7
 8006792:	9b07      	ldr	r3, [sp, #28]
 8006794:	3307      	adds	r3, #7
 8006796:	4393      	bics	r3, r2
 8006798:	3308      	adds	r3, #8
 800679a:	9307      	str	r3, [sp, #28]
 800679c:	6963      	ldr	r3, [r4, #20]
 800679e:	9a04      	ldr	r2, [sp, #16]
 80067a0:	189b      	adds	r3, r3, r2
 80067a2:	6163      	str	r3, [r4, #20]
 80067a4:	e764      	b.n	8006670 <_vfiprintf_r+0x70>
 80067a6:	4343      	muls	r3, r0
 80067a8:	002e      	movs	r6, r5
 80067aa:	2101      	movs	r1, #1
 80067ac:	189b      	adds	r3, r3, r2
 80067ae:	e7a6      	b.n	80066fe <_vfiprintf_r+0xfe>
 80067b0:	2301      	movs	r3, #1
 80067b2:	425b      	negs	r3, r3
 80067b4:	e7d0      	b.n	8006758 <_vfiprintf_r+0x158>
 80067b6:	2300      	movs	r3, #0
 80067b8:	200a      	movs	r0, #10
 80067ba:	001a      	movs	r2, r3
 80067bc:	3601      	adds	r6, #1
 80067be:	6063      	str	r3, [r4, #4]
 80067c0:	7831      	ldrb	r1, [r6, #0]
 80067c2:	1c75      	adds	r5, r6, #1
 80067c4:	3930      	subs	r1, #48	; 0x30
 80067c6:	2909      	cmp	r1, #9
 80067c8:	d903      	bls.n	80067d2 <_vfiprintf_r+0x1d2>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d0c5      	beq.n	800675a <_vfiprintf_r+0x15a>
 80067ce:	9209      	str	r2, [sp, #36]	; 0x24
 80067d0:	e7c3      	b.n	800675a <_vfiprintf_r+0x15a>
 80067d2:	4342      	muls	r2, r0
 80067d4:	002e      	movs	r6, r5
 80067d6:	2301      	movs	r3, #1
 80067d8:	1852      	adds	r2, r2, r1
 80067da:	e7f1      	b.n	80067c0 <_vfiprintf_r+0x1c0>
 80067dc:	aa07      	add	r2, sp, #28
 80067de:	9200      	str	r2, [sp, #0]
 80067e0:	0021      	movs	r1, r4
 80067e2:	003a      	movs	r2, r7
 80067e4:	4b13      	ldr	r3, [pc, #76]	; (8006834 <_vfiprintf_r+0x234>)
 80067e6:	9803      	ldr	r0, [sp, #12]
 80067e8:	e000      	b.n	80067ec <_vfiprintf_r+0x1ec>
 80067ea:	bf00      	nop
 80067ec:	9004      	str	r0, [sp, #16]
 80067ee:	9b04      	ldr	r3, [sp, #16]
 80067f0:	3301      	adds	r3, #1
 80067f2:	d1d3      	bne.n	800679c <_vfiprintf_r+0x19c>
 80067f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067f6:	07db      	lsls	r3, r3, #31
 80067f8:	d405      	bmi.n	8006806 <_vfiprintf_r+0x206>
 80067fa:	89bb      	ldrh	r3, [r7, #12]
 80067fc:	059b      	lsls	r3, r3, #22
 80067fe:	d402      	bmi.n	8006806 <_vfiprintf_r+0x206>
 8006800:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006802:	f7ff fd00 	bl	8006206 <__retarget_lock_release_recursive>
 8006806:	89bb      	ldrh	r3, [r7, #12]
 8006808:	065b      	lsls	r3, r3, #25
 800680a:	d500      	bpl.n	800680e <_vfiprintf_r+0x20e>
 800680c:	e71d      	b.n	800664a <_vfiprintf_r+0x4a>
 800680e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006810:	e71d      	b.n	800664e <_vfiprintf_r+0x4e>
 8006812:	aa07      	add	r2, sp, #28
 8006814:	9200      	str	r2, [sp, #0]
 8006816:	0021      	movs	r1, r4
 8006818:	003a      	movs	r2, r7
 800681a:	4b06      	ldr	r3, [pc, #24]	; (8006834 <_vfiprintf_r+0x234>)
 800681c:	9803      	ldr	r0, [sp, #12]
 800681e:	f000 f87b 	bl	8006918 <_printf_i>
 8006822:	e7e3      	b.n	80067ec <_vfiprintf_r+0x1ec>
 8006824:	0800733a 	.word	0x0800733a
 8006828:	08007340 	.word	0x08007340
 800682c:	08007344 	.word	0x08007344
 8006830:	00000000 	.word	0x00000000
 8006834:	080065db 	.word	0x080065db

08006838 <_printf_common>:
 8006838:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800683a:	0016      	movs	r6, r2
 800683c:	9301      	str	r3, [sp, #4]
 800683e:	688a      	ldr	r2, [r1, #8]
 8006840:	690b      	ldr	r3, [r1, #16]
 8006842:	000c      	movs	r4, r1
 8006844:	9000      	str	r0, [sp, #0]
 8006846:	4293      	cmp	r3, r2
 8006848:	da00      	bge.n	800684c <_printf_common+0x14>
 800684a:	0013      	movs	r3, r2
 800684c:	0022      	movs	r2, r4
 800684e:	6033      	str	r3, [r6, #0]
 8006850:	3243      	adds	r2, #67	; 0x43
 8006852:	7812      	ldrb	r2, [r2, #0]
 8006854:	2a00      	cmp	r2, #0
 8006856:	d001      	beq.n	800685c <_printf_common+0x24>
 8006858:	3301      	adds	r3, #1
 800685a:	6033      	str	r3, [r6, #0]
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	069b      	lsls	r3, r3, #26
 8006860:	d502      	bpl.n	8006868 <_printf_common+0x30>
 8006862:	6833      	ldr	r3, [r6, #0]
 8006864:	3302      	adds	r3, #2
 8006866:	6033      	str	r3, [r6, #0]
 8006868:	6822      	ldr	r2, [r4, #0]
 800686a:	2306      	movs	r3, #6
 800686c:	0015      	movs	r5, r2
 800686e:	401d      	ands	r5, r3
 8006870:	421a      	tst	r2, r3
 8006872:	d027      	beq.n	80068c4 <_printf_common+0x8c>
 8006874:	0023      	movs	r3, r4
 8006876:	3343      	adds	r3, #67	; 0x43
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	1e5a      	subs	r2, r3, #1
 800687c:	4193      	sbcs	r3, r2
 800687e:	6822      	ldr	r2, [r4, #0]
 8006880:	0692      	lsls	r2, r2, #26
 8006882:	d430      	bmi.n	80068e6 <_printf_common+0xae>
 8006884:	0022      	movs	r2, r4
 8006886:	9901      	ldr	r1, [sp, #4]
 8006888:	9800      	ldr	r0, [sp, #0]
 800688a:	9d08      	ldr	r5, [sp, #32]
 800688c:	3243      	adds	r2, #67	; 0x43
 800688e:	47a8      	blx	r5
 8006890:	3001      	adds	r0, #1
 8006892:	d025      	beq.n	80068e0 <_printf_common+0xa8>
 8006894:	2206      	movs	r2, #6
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	2500      	movs	r5, #0
 800689a:	4013      	ands	r3, r2
 800689c:	2b04      	cmp	r3, #4
 800689e:	d105      	bne.n	80068ac <_printf_common+0x74>
 80068a0:	6833      	ldr	r3, [r6, #0]
 80068a2:	68e5      	ldr	r5, [r4, #12]
 80068a4:	1aed      	subs	r5, r5, r3
 80068a6:	43eb      	mvns	r3, r5
 80068a8:	17db      	asrs	r3, r3, #31
 80068aa:	401d      	ands	r5, r3
 80068ac:	68a3      	ldr	r3, [r4, #8]
 80068ae:	6922      	ldr	r2, [r4, #16]
 80068b0:	4293      	cmp	r3, r2
 80068b2:	dd01      	ble.n	80068b8 <_printf_common+0x80>
 80068b4:	1a9b      	subs	r3, r3, r2
 80068b6:	18ed      	adds	r5, r5, r3
 80068b8:	2600      	movs	r6, #0
 80068ba:	42b5      	cmp	r5, r6
 80068bc:	d120      	bne.n	8006900 <_printf_common+0xc8>
 80068be:	2000      	movs	r0, #0
 80068c0:	e010      	b.n	80068e4 <_printf_common+0xac>
 80068c2:	3501      	adds	r5, #1
 80068c4:	68e3      	ldr	r3, [r4, #12]
 80068c6:	6832      	ldr	r2, [r6, #0]
 80068c8:	1a9b      	subs	r3, r3, r2
 80068ca:	42ab      	cmp	r3, r5
 80068cc:	ddd2      	ble.n	8006874 <_printf_common+0x3c>
 80068ce:	0022      	movs	r2, r4
 80068d0:	2301      	movs	r3, #1
 80068d2:	9901      	ldr	r1, [sp, #4]
 80068d4:	9800      	ldr	r0, [sp, #0]
 80068d6:	9f08      	ldr	r7, [sp, #32]
 80068d8:	3219      	adds	r2, #25
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	d1f0      	bne.n	80068c2 <_printf_common+0x8a>
 80068e0:	2001      	movs	r0, #1
 80068e2:	4240      	negs	r0, r0
 80068e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80068e6:	2030      	movs	r0, #48	; 0x30
 80068e8:	18e1      	adds	r1, r4, r3
 80068ea:	3143      	adds	r1, #67	; 0x43
 80068ec:	7008      	strb	r0, [r1, #0]
 80068ee:	0021      	movs	r1, r4
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	3145      	adds	r1, #69	; 0x45
 80068f4:	7809      	ldrb	r1, [r1, #0]
 80068f6:	18a2      	adds	r2, r4, r2
 80068f8:	3243      	adds	r2, #67	; 0x43
 80068fa:	3302      	adds	r3, #2
 80068fc:	7011      	strb	r1, [r2, #0]
 80068fe:	e7c1      	b.n	8006884 <_printf_common+0x4c>
 8006900:	0022      	movs	r2, r4
 8006902:	2301      	movs	r3, #1
 8006904:	9901      	ldr	r1, [sp, #4]
 8006906:	9800      	ldr	r0, [sp, #0]
 8006908:	9f08      	ldr	r7, [sp, #32]
 800690a:	321a      	adds	r2, #26
 800690c:	47b8      	blx	r7
 800690e:	3001      	adds	r0, #1
 8006910:	d0e6      	beq.n	80068e0 <_printf_common+0xa8>
 8006912:	3601      	adds	r6, #1
 8006914:	e7d1      	b.n	80068ba <_printf_common+0x82>
	...

08006918 <_printf_i>:
 8006918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800691a:	b08b      	sub	sp, #44	; 0x2c
 800691c:	9206      	str	r2, [sp, #24]
 800691e:	000a      	movs	r2, r1
 8006920:	3243      	adds	r2, #67	; 0x43
 8006922:	9307      	str	r3, [sp, #28]
 8006924:	9005      	str	r0, [sp, #20]
 8006926:	9204      	str	r2, [sp, #16]
 8006928:	7e0a      	ldrb	r2, [r1, #24]
 800692a:	000c      	movs	r4, r1
 800692c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800692e:	2a78      	cmp	r2, #120	; 0x78
 8006930:	d809      	bhi.n	8006946 <_printf_i+0x2e>
 8006932:	2a62      	cmp	r2, #98	; 0x62
 8006934:	d80b      	bhi.n	800694e <_printf_i+0x36>
 8006936:	2a00      	cmp	r2, #0
 8006938:	d100      	bne.n	800693c <_printf_i+0x24>
 800693a:	e0be      	b.n	8006aba <_printf_i+0x1a2>
 800693c:	497c      	ldr	r1, [pc, #496]	; (8006b30 <_printf_i+0x218>)
 800693e:	9103      	str	r1, [sp, #12]
 8006940:	2a58      	cmp	r2, #88	; 0x58
 8006942:	d100      	bne.n	8006946 <_printf_i+0x2e>
 8006944:	e093      	b.n	8006a6e <_printf_i+0x156>
 8006946:	0026      	movs	r6, r4
 8006948:	3642      	adds	r6, #66	; 0x42
 800694a:	7032      	strb	r2, [r6, #0]
 800694c:	e022      	b.n	8006994 <_printf_i+0x7c>
 800694e:	0010      	movs	r0, r2
 8006950:	3863      	subs	r0, #99	; 0x63
 8006952:	2815      	cmp	r0, #21
 8006954:	d8f7      	bhi.n	8006946 <_printf_i+0x2e>
 8006956:	f7f9 fbe9 	bl	800012c <__gnu_thumb1_case_shi>
 800695a:	0016      	.short	0x0016
 800695c:	fff6001f 	.word	0xfff6001f
 8006960:	fff6fff6 	.word	0xfff6fff6
 8006964:	001ffff6 	.word	0x001ffff6
 8006968:	fff6fff6 	.word	0xfff6fff6
 800696c:	fff6fff6 	.word	0xfff6fff6
 8006970:	003600a3 	.word	0x003600a3
 8006974:	fff60083 	.word	0xfff60083
 8006978:	00b4fff6 	.word	0x00b4fff6
 800697c:	0036fff6 	.word	0x0036fff6
 8006980:	fff6fff6 	.word	0xfff6fff6
 8006984:	0087      	.short	0x0087
 8006986:	0026      	movs	r6, r4
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	3642      	adds	r6, #66	; 0x42
 800698c:	1d11      	adds	r1, r2, #4
 800698e:	6019      	str	r1, [r3, #0]
 8006990:	6813      	ldr	r3, [r2, #0]
 8006992:	7033      	strb	r3, [r6, #0]
 8006994:	2301      	movs	r3, #1
 8006996:	e0a2      	b.n	8006ade <_printf_i+0x1c6>
 8006998:	6818      	ldr	r0, [r3, #0]
 800699a:	6809      	ldr	r1, [r1, #0]
 800699c:	1d02      	adds	r2, r0, #4
 800699e:	060d      	lsls	r5, r1, #24
 80069a0:	d50b      	bpl.n	80069ba <_printf_i+0xa2>
 80069a2:	6805      	ldr	r5, [r0, #0]
 80069a4:	601a      	str	r2, [r3, #0]
 80069a6:	2d00      	cmp	r5, #0
 80069a8:	da03      	bge.n	80069b2 <_printf_i+0x9a>
 80069aa:	232d      	movs	r3, #45	; 0x2d
 80069ac:	9a04      	ldr	r2, [sp, #16]
 80069ae:	426d      	negs	r5, r5
 80069b0:	7013      	strb	r3, [r2, #0]
 80069b2:	4b5f      	ldr	r3, [pc, #380]	; (8006b30 <_printf_i+0x218>)
 80069b4:	270a      	movs	r7, #10
 80069b6:	9303      	str	r3, [sp, #12]
 80069b8:	e01b      	b.n	80069f2 <_printf_i+0xda>
 80069ba:	6805      	ldr	r5, [r0, #0]
 80069bc:	601a      	str	r2, [r3, #0]
 80069be:	0649      	lsls	r1, r1, #25
 80069c0:	d5f1      	bpl.n	80069a6 <_printf_i+0x8e>
 80069c2:	b22d      	sxth	r5, r5
 80069c4:	e7ef      	b.n	80069a6 <_printf_i+0x8e>
 80069c6:	680d      	ldr	r5, [r1, #0]
 80069c8:	6819      	ldr	r1, [r3, #0]
 80069ca:	1d08      	adds	r0, r1, #4
 80069cc:	6018      	str	r0, [r3, #0]
 80069ce:	062e      	lsls	r6, r5, #24
 80069d0:	d501      	bpl.n	80069d6 <_printf_i+0xbe>
 80069d2:	680d      	ldr	r5, [r1, #0]
 80069d4:	e003      	b.n	80069de <_printf_i+0xc6>
 80069d6:	066d      	lsls	r5, r5, #25
 80069d8:	d5fb      	bpl.n	80069d2 <_printf_i+0xba>
 80069da:	680d      	ldr	r5, [r1, #0]
 80069dc:	b2ad      	uxth	r5, r5
 80069de:	4b54      	ldr	r3, [pc, #336]	; (8006b30 <_printf_i+0x218>)
 80069e0:	2708      	movs	r7, #8
 80069e2:	9303      	str	r3, [sp, #12]
 80069e4:	2a6f      	cmp	r2, #111	; 0x6f
 80069e6:	d000      	beq.n	80069ea <_printf_i+0xd2>
 80069e8:	3702      	adds	r7, #2
 80069ea:	0023      	movs	r3, r4
 80069ec:	2200      	movs	r2, #0
 80069ee:	3343      	adds	r3, #67	; 0x43
 80069f0:	701a      	strb	r2, [r3, #0]
 80069f2:	6863      	ldr	r3, [r4, #4]
 80069f4:	60a3      	str	r3, [r4, #8]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	db03      	blt.n	8006a02 <_printf_i+0xea>
 80069fa:	2104      	movs	r1, #4
 80069fc:	6822      	ldr	r2, [r4, #0]
 80069fe:	438a      	bics	r2, r1
 8006a00:	6022      	str	r2, [r4, #0]
 8006a02:	2d00      	cmp	r5, #0
 8006a04:	d102      	bne.n	8006a0c <_printf_i+0xf4>
 8006a06:	9e04      	ldr	r6, [sp, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00c      	beq.n	8006a26 <_printf_i+0x10e>
 8006a0c:	9e04      	ldr	r6, [sp, #16]
 8006a0e:	0028      	movs	r0, r5
 8006a10:	0039      	movs	r1, r7
 8006a12:	f7f9 fc1b 	bl	800024c <__aeabi_uidivmod>
 8006a16:	9b03      	ldr	r3, [sp, #12]
 8006a18:	3e01      	subs	r6, #1
 8006a1a:	5c5b      	ldrb	r3, [r3, r1]
 8006a1c:	7033      	strb	r3, [r6, #0]
 8006a1e:	002b      	movs	r3, r5
 8006a20:	0005      	movs	r5, r0
 8006a22:	429f      	cmp	r7, r3
 8006a24:	d9f3      	bls.n	8006a0e <_printf_i+0xf6>
 8006a26:	2f08      	cmp	r7, #8
 8006a28:	d109      	bne.n	8006a3e <_printf_i+0x126>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	07db      	lsls	r3, r3, #31
 8006a2e:	d506      	bpl.n	8006a3e <_printf_i+0x126>
 8006a30:	6862      	ldr	r2, [r4, #4]
 8006a32:	6923      	ldr	r3, [r4, #16]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	dc02      	bgt.n	8006a3e <_printf_i+0x126>
 8006a38:	2330      	movs	r3, #48	; 0x30
 8006a3a:	3e01      	subs	r6, #1
 8006a3c:	7033      	strb	r3, [r6, #0]
 8006a3e:	9b04      	ldr	r3, [sp, #16]
 8006a40:	1b9b      	subs	r3, r3, r6
 8006a42:	6123      	str	r3, [r4, #16]
 8006a44:	9b07      	ldr	r3, [sp, #28]
 8006a46:	0021      	movs	r1, r4
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	9805      	ldr	r0, [sp, #20]
 8006a4c:	9b06      	ldr	r3, [sp, #24]
 8006a4e:	aa09      	add	r2, sp, #36	; 0x24
 8006a50:	f7ff fef2 	bl	8006838 <_printf_common>
 8006a54:	3001      	adds	r0, #1
 8006a56:	d147      	bne.n	8006ae8 <_printf_i+0x1d0>
 8006a58:	2001      	movs	r0, #1
 8006a5a:	4240      	negs	r0, r0
 8006a5c:	b00b      	add	sp, #44	; 0x2c
 8006a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a60:	2220      	movs	r2, #32
 8006a62:	6809      	ldr	r1, [r1, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	6022      	str	r2, [r4, #0]
 8006a68:	2278      	movs	r2, #120	; 0x78
 8006a6a:	4932      	ldr	r1, [pc, #200]	; (8006b34 <_printf_i+0x21c>)
 8006a6c:	9103      	str	r1, [sp, #12]
 8006a6e:	0021      	movs	r1, r4
 8006a70:	3145      	adds	r1, #69	; 0x45
 8006a72:	700a      	strb	r2, [r1, #0]
 8006a74:	6819      	ldr	r1, [r3, #0]
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	c920      	ldmia	r1!, {r5}
 8006a7a:	0610      	lsls	r0, r2, #24
 8006a7c:	d402      	bmi.n	8006a84 <_printf_i+0x16c>
 8006a7e:	0650      	lsls	r0, r2, #25
 8006a80:	d500      	bpl.n	8006a84 <_printf_i+0x16c>
 8006a82:	b2ad      	uxth	r5, r5
 8006a84:	6019      	str	r1, [r3, #0]
 8006a86:	07d3      	lsls	r3, r2, #31
 8006a88:	d502      	bpl.n	8006a90 <_printf_i+0x178>
 8006a8a:	2320      	movs	r3, #32
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	6023      	str	r3, [r4, #0]
 8006a90:	2710      	movs	r7, #16
 8006a92:	2d00      	cmp	r5, #0
 8006a94:	d1a9      	bne.n	80069ea <_printf_i+0xd2>
 8006a96:	2220      	movs	r2, #32
 8006a98:	6823      	ldr	r3, [r4, #0]
 8006a9a:	4393      	bics	r3, r2
 8006a9c:	6023      	str	r3, [r4, #0]
 8006a9e:	e7a4      	b.n	80069ea <_printf_i+0xd2>
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	680d      	ldr	r5, [r1, #0]
 8006aa4:	1d10      	adds	r0, r2, #4
 8006aa6:	6949      	ldr	r1, [r1, #20]
 8006aa8:	6018      	str	r0, [r3, #0]
 8006aaa:	6813      	ldr	r3, [r2, #0]
 8006aac:	062e      	lsls	r6, r5, #24
 8006aae:	d501      	bpl.n	8006ab4 <_printf_i+0x19c>
 8006ab0:	6019      	str	r1, [r3, #0]
 8006ab2:	e002      	b.n	8006aba <_printf_i+0x1a2>
 8006ab4:	066d      	lsls	r5, r5, #25
 8006ab6:	d5fb      	bpl.n	8006ab0 <_printf_i+0x198>
 8006ab8:	8019      	strh	r1, [r3, #0]
 8006aba:	2300      	movs	r3, #0
 8006abc:	9e04      	ldr	r6, [sp, #16]
 8006abe:	6123      	str	r3, [r4, #16]
 8006ac0:	e7c0      	b.n	8006a44 <_printf_i+0x12c>
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	1d11      	adds	r1, r2, #4
 8006ac6:	6019      	str	r1, [r3, #0]
 8006ac8:	6816      	ldr	r6, [r2, #0]
 8006aca:	2100      	movs	r1, #0
 8006acc:	0030      	movs	r0, r6
 8006ace:	6862      	ldr	r2, [r4, #4]
 8006ad0:	f000 f996 	bl	8006e00 <memchr>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d001      	beq.n	8006adc <_printf_i+0x1c4>
 8006ad8:	1b80      	subs	r0, r0, r6
 8006ada:	6060      	str	r0, [r4, #4]
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	9a04      	ldr	r2, [sp, #16]
 8006ae4:	7013      	strb	r3, [r2, #0]
 8006ae6:	e7ad      	b.n	8006a44 <_printf_i+0x12c>
 8006ae8:	0032      	movs	r2, r6
 8006aea:	6923      	ldr	r3, [r4, #16]
 8006aec:	9906      	ldr	r1, [sp, #24]
 8006aee:	9805      	ldr	r0, [sp, #20]
 8006af0:	9d07      	ldr	r5, [sp, #28]
 8006af2:	47a8      	blx	r5
 8006af4:	3001      	adds	r0, #1
 8006af6:	d0af      	beq.n	8006a58 <_printf_i+0x140>
 8006af8:	6823      	ldr	r3, [r4, #0]
 8006afa:	079b      	lsls	r3, r3, #30
 8006afc:	d415      	bmi.n	8006b2a <_printf_i+0x212>
 8006afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b00:	68e0      	ldr	r0, [r4, #12]
 8006b02:	4298      	cmp	r0, r3
 8006b04:	daaa      	bge.n	8006a5c <_printf_i+0x144>
 8006b06:	0018      	movs	r0, r3
 8006b08:	e7a8      	b.n	8006a5c <_printf_i+0x144>
 8006b0a:	0022      	movs	r2, r4
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	9906      	ldr	r1, [sp, #24]
 8006b10:	9805      	ldr	r0, [sp, #20]
 8006b12:	9e07      	ldr	r6, [sp, #28]
 8006b14:	3219      	adds	r2, #25
 8006b16:	47b0      	blx	r6
 8006b18:	3001      	adds	r0, #1
 8006b1a:	d09d      	beq.n	8006a58 <_printf_i+0x140>
 8006b1c:	3501      	adds	r5, #1
 8006b1e:	68e3      	ldr	r3, [r4, #12]
 8006b20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b22:	1a9b      	subs	r3, r3, r2
 8006b24:	42ab      	cmp	r3, r5
 8006b26:	dcf0      	bgt.n	8006b0a <_printf_i+0x1f2>
 8006b28:	e7e9      	b.n	8006afe <_printf_i+0x1e6>
 8006b2a:	2500      	movs	r5, #0
 8006b2c:	e7f7      	b.n	8006b1e <_printf_i+0x206>
 8006b2e:	46c0      	nop			; (mov r8, r8)
 8006b30:	0800734b 	.word	0x0800734b
 8006b34:	0800735c 	.word	0x0800735c

08006b38 <__sflush_r>:
 8006b38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b3a:	898b      	ldrh	r3, [r1, #12]
 8006b3c:	0005      	movs	r5, r0
 8006b3e:	000c      	movs	r4, r1
 8006b40:	071a      	lsls	r2, r3, #28
 8006b42:	d45c      	bmi.n	8006bfe <__sflush_r+0xc6>
 8006b44:	684a      	ldr	r2, [r1, #4]
 8006b46:	2a00      	cmp	r2, #0
 8006b48:	dc04      	bgt.n	8006b54 <__sflush_r+0x1c>
 8006b4a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8006b4c:	2a00      	cmp	r2, #0
 8006b4e:	dc01      	bgt.n	8006b54 <__sflush_r+0x1c>
 8006b50:	2000      	movs	r0, #0
 8006b52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006b56:	2f00      	cmp	r7, #0
 8006b58:	d0fa      	beq.n	8006b50 <__sflush_r+0x18>
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2080      	movs	r0, #128	; 0x80
 8006b5e:	682e      	ldr	r6, [r5, #0]
 8006b60:	602a      	str	r2, [r5, #0]
 8006b62:	001a      	movs	r2, r3
 8006b64:	0140      	lsls	r0, r0, #5
 8006b66:	6a21      	ldr	r1, [r4, #32]
 8006b68:	4002      	ands	r2, r0
 8006b6a:	4203      	tst	r3, r0
 8006b6c:	d034      	beq.n	8006bd8 <__sflush_r+0xa0>
 8006b6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b70:	89a3      	ldrh	r3, [r4, #12]
 8006b72:	075b      	lsls	r3, r3, #29
 8006b74:	d506      	bpl.n	8006b84 <__sflush_r+0x4c>
 8006b76:	6863      	ldr	r3, [r4, #4]
 8006b78:	1ac0      	subs	r0, r0, r3
 8006b7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <__sflush_r+0x4c>
 8006b80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b82:	1ac0      	subs	r0, r0, r3
 8006b84:	0002      	movs	r2, r0
 8006b86:	2300      	movs	r3, #0
 8006b88:	0028      	movs	r0, r5
 8006b8a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006b8c:	6a21      	ldr	r1, [r4, #32]
 8006b8e:	47b8      	blx	r7
 8006b90:	89a2      	ldrh	r2, [r4, #12]
 8006b92:	1c43      	adds	r3, r0, #1
 8006b94:	d106      	bne.n	8006ba4 <__sflush_r+0x6c>
 8006b96:	6829      	ldr	r1, [r5, #0]
 8006b98:	291d      	cmp	r1, #29
 8006b9a:	d82c      	bhi.n	8006bf6 <__sflush_r+0xbe>
 8006b9c:	4b2a      	ldr	r3, [pc, #168]	; (8006c48 <__sflush_r+0x110>)
 8006b9e:	410b      	asrs	r3, r1
 8006ba0:	07db      	lsls	r3, r3, #31
 8006ba2:	d428      	bmi.n	8006bf6 <__sflush_r+0xbe>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	6063      	str	r3, [r4, #4]
 8006ba8:	6923      	ldr	r3, [r4, #16]
 8006baa:	6023      	str	r3, [r4, #0]
 8006bac:	04d2      	lsls	r2, r2, #19
 8006bae:	d505      	bpl.n	8006bbc <__sflush_r+0x84>
 8006bb0:	1c43      	adds	r3, r0, #1
 8006bb2:	d102      	bne.n	8006bba <__sflush_r+0x82>
 8006bb4:	682b      	ldr	r3, [r5, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d100      	bne.n	8006bbc <__sflush_r+0x84>
 8006bba:	6560      	str	r0, [r4, #84]	; 0x54
 8006bbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bbe:	602e      	str	r6, [r5, #0]
 8006bc0:	2900      	cmp	r1, #0
 8006bc2:	d0c5      	beq.n	8006b50 <__sflush_r+0x18>
 8006bc4:	0023      	movs	r3, r4
 8006bc6:	3344      	adds	r3, #68	; 0x44
 8006bc8:	4299      	cmp	r1, r3
 8006bca:	d002      	beq.n	8006bd2 <__sflush_r+0x9a>
 8006bcc:	0028      	movs	r0, r5
 8006bce:	f7ff fb43 	bl	8006258 <_free_r>
 8006bd2:	2000      	movs	r0, #0
 8006bd4:	6360      	str	r0, [r4, #52]	; 0x34
 8006bd6:	e7bc      	b.n	8006b52 <__sflush_r+0x1a>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	0028      	movs	r0, r5
 8006bdc:	47b8      	blx	r7
 8006bde:	1c43      	adds	r3, r0, #1
 8006be0:	d1c6      	bne.n	8006b70 <__sflush_r+0x38>
 8006be2:	682b      	ldr	r3, [r5, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d0c3      	beq.n	8006b70 <__sflush_r+0x38>
 8006be8:	2b1d      	cmp	r3, #29
 8006bea:	d001      	beq.n	8006bf0 <__sflush_r+0xb8>
 8006bec:	2b16      	cmp	r3, #22
 8006bee:	d101      	bne.n	8006bf4 <__sflush_r+0xbc>
 8006bf0:	602e      	str	r6, [r5, #0]
 8006bf2:	e7ad      	b.n	8006b50 <__sflush_r+0x18>
 8006bf4:	89a2      	ldrh	r2, [r4, #12]
 8006bf6:	2340      	movs	r3, #64	; 0x40
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	81a3      	strh	r3, [r4, #12]
 8006bfc:	e7a9      	b.n	8006b52 <__sflush_r+0x1a>
 8006bfe:	690e      	ldr	r6, [r1, #16]
 8006c00:	2e00      	cmp	r6, #0
 8006c02:	d0a5      	beq.n	8006b50 <__sflush_r+0x18>
 8006c04:	680f      	ldr	r7, [r1, #0]
 8006c06:	600e      	str	r6, [r1, #0]
 8006c08:	1bba      	subs	r2, r7, r6
 8006c0a:	9201      	str	r2, [sp, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	079b      	lsls	r3, r3, #30
 8006c10:	d100      	bne.n	8006c14 <__sflush_r+0xdc>
 8006c12:	694a      	ldr	r2, [r1, #20]
 8006c14:	60a2      	str	r2, [r4, #8]
 8006c16:	9b01      	ldr	r3, [sp, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	dd99      	ble.n	8006b50 <__sflush_r+0x18>
 8006c1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006c1e:	0032      	movs	r2, r6
 8006c20:	001f      	movs	r7, r3
 8006c22:	0028      	movs	r0, r5
 8006c24:	9b01      	ldr	r3, [sp, #4]
 8006c26:	6a21      	ldr	r1, [r4, #32]
 8006c28:	47b8      	blx	r7
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	dc06      	bgt.n	8006c3c <__sflush_r+0x104>
 8006c2e:	2340      	movs	r3, #64	; 0x40
 8006c30:	2001      	movs	r0, #1
 8006c32:	89a2      	ldrh	r2, [r4, #12]
 8006c34:	4240      	negs	r0, r0
 8006c36:	4313      	orrs	r3, r2
 8006c38:	81a3      	strh	r3, [r4, #12]
 8006c3a:	e78a      	b.n	8006b52 <__sflush_r+0x1a>
 8006c3c:	9b01      	ldr	r3, [sp, #4]
 8006c3e:	1836      	adds	r6, r6, r0
 8006c40:	1a1b      	subs	r3, r3, r0
 8006c42:	9301      	str	r3, [sp, #4]
 8006c44:	e7e7      	b.n	8006c16 <__sflush_r+0xde>
 8006c46:	46c0      	nop			; (mov r8, r8)
 8006c48:	dfbffffe 	.word	0xdfbffffe

08006c4c <_fflush_r>:
 8006c4c:	690b      	ldr	r3, [r1, #16]
 8006c4e:	b570      	push	{r4, r5, r6, lr}
 8006c50:	0005      	movs	r5, r0
 8006c52:	000c      	movs	r4, r1
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d102      	bne.n	8006c5e <_fflush_r+0x12>
 8006c58:	2500      	movs	r5, #0
 8006c5a:	0028      	movs	r0, r5
 8006c5c:	bd70      	pop	{r4, r5, r6, pc}
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	d004      	beq.n	8006c6c <_fflush_r+0x20>
 8006c62:	6a03      	ldr	r3, [r0, #32]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <_fflush_r+0x20>
 8006c68:	f7fe ffd8 	bl	8005c1c <__sinit>
 8006c6c:	220c      	movs	r2, #12
 8006c6e:	5ea3      	ldrsh	r3, [r4, r2]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d0f1      	beq.n	8006c58 <_fflush_r+0xc>
 8006c74:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c76:	07d2      	lsls	r2, r2, #31
 8006c78:	d404      	bmi.n	8006c84 <_fflush_r+0x38>
 8006c7a:	059b      	lsls	r3, r3, #22
 8006c7c:	d402      	bmi.n	8006c84 <_fflush_r+0x38>
 8006c7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c80:	f7ff fac0 	bl	8006204 <__retarget_lock_acquire_recursive>
 8006c84:	0028      	movs	r0, r5
 8006c86:	0021      	movs	r1, r4
 8006c88:	f7ff ff56 	bl	8006b38 <__sflush_r>
 8006c8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c8e:	0005      	movs	r5, r0
 8006c90:	07db      	lsls	r3, r3, #31
 8006c92:	d4e2      	bmi.n	8006c5a <_fflush_r+0xe>
 8006c94:	89a3      	ldrh	r3, [r4, #12]
 8006c96:	059b      	lsls	r3, r3, #22
 8006c98:	d4df      	bmi.n	8006c5a <_fflush_r+0xe>
 8006c9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c9c:	f7ff fab3 	bl	8006206 <__retarget_lock_release_recursive>
 8006ca0:	e7db      	b.n	8006c5a <_fflush_r+0xe>
	...

08006ca4 <fiprintf>:
 8006ca4:	b40e      	push	{r1, r2, r3}
 8006ca6:	b517      	push	{r0, r1, r2, r4, lr}
 8006ca8:	4c05      	ldr	r4, [pc, #20]	; (8006cc0 <fiprintf+0x1c>)
 8006caa:	ab05      	add	r3, sp, #20
 8006cac:	cb04      	ldmia	r3!, {r2}
 8006cae:	0001      	movs	r1, r0
 8006cb0:	6820      	ldr	r0, [r4, #0]
 8006cb2:	9301      	str	r3, [sp, #4]
 8006cb4:	f7ff fca4 	bl	8006600 <_vfiprintf_r>
 8006cb8:	bc1e      	pop	{r1, r2, r3, r4}
 8006cba:	bc08      	pop	{r3}
 8006cbc:	b003      	add	sp, #12
 8006cbe:	4718      	bx	r3
 8006cc0:	20000074 	.word	0x20000074

08006cc4 <__swhatbuf_r>:
 8006cc4:	b570      	push	{r4, r5, r6, lr}
 8006cc6:	000e      	movs	r6, r1
 8006cc8:	001d      	movs	r5, r3
 8006cca:	230e      	movs	r3, #14
 8006ccc:	5ec9      	ldrsh	r1, [r1, r3]
 8006cce:	0014      	movs	r4, r2
 8006cd0:	b096      	sub	sp, #88	; 0x58
 8006cd2:	2900      	cmp	r1, #0
 8006cd4:	da0c      	bge.n	8006cf0 <__swhatbuf_r+0x2c>
 8006cd6:	89b2      	ldrh	r2, [r6, #12]
 8006cd8:	2380      	movs	r3, #128	; 0x80
 8006cda:	0011      	movs	r1, r2
 8006cdc:	4019      	ands	r1, r3
 8006cde:	421a      	tst	r2, r3
 8006ce0:	d013      	beq.n	8006d0a <__swhatbuf_r+0x46>
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	3b40      	subs	r3, #64	; 0x40
 8006ce6:	2000      	movs	r0, #0
 8006ce8:	6029      	str	r1, [r5, #0]
 8006cea:	6023      	str	r3, [r4, #0]
 8006cec:	b016      	add	sp, #88	; 0x58
 8006cee:	bd70      	pop	{r4, r5, r6, pc}
 8006cf0:	466a      	mov	r2, sp
 8006cf2:	f000 f861 	bl	8006db8 <_fstat_r>
 8006cf6:	2800      	cmp	r0, #0
 8006cf8:	dbed      	blt.n	8006cd6 <__swhatbuf_r+0x12>
 8006cfa:	23f0      	movs	r3, #240	; 0xf0
 8006cfc:	9901      	ldr	r1, [sp, #4]
 8006cfe:	021b      	lsls	r3, r3, #8
 8006d00:	4019      	ands	r1, r3
 8006d02:	4b03      	ldr	r3, [pc, #12]	; (8006d10 <__swhatbuf_r+0x4c>)
 8006d04:	18c9      	adds	r1, r1, r3
 8006d06:	424b      	negs	r3, r1
 8006d08:	4159      	adcs	r1, r3
 8006d0a:	2380      	movs	r3, #128	; 0x80
 8006d0c:	00db      	lsls	r3, r3, #3
 8006d0e:	e7ea      	b.n	8006ce6 <__swhatbuf_r+0x22>
 8006d10:	ffffe000 	.word	0xffffe000

08006d14 <__smakebuf_r>:
 8006d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d16:	2602      	movs	r6, #2
 8006d18:	898b      	ldrh	r3, [r1, #12]
 8006d1a:	0005      	movs	r5, r0
 8006d1c:	000c      	movs	r4, r1
 8006d1e:	4233      	tst	r3, r6
 8006d20:	d006      	beq.n	8006d30 <__smakebuf_r+0x1c>
 8006d22:	0023      	movs	r3, r4
 8006d24:	3347      	adds	r3, #71	; 0x47
 8006d26:	6023      	str	r3, [r4, #0]
 8006d28:	6123      	str	r3, [r4, #16]
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	6163      	str	r3, [r4, #20]
 8006d2e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006d30:	466a      	mov	r2, sp
 8006d32:	ab01      	add	r3, sp, #4
 8006d34:	f7ff ffc6 	bl	8006cc4 <__swhatbuf_r>
 8006d38:	9900      	ldr	r1, [sp, #0]
 8006d3a:	0007      	movs	r7, r0
 8006d3c:	0028      	movs	r0, r5
 8006d3e:	f7fe fe5d 	bl	80059fc <_malloc_r>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d108      	bne.n	8006d58 <__smakebuf_r+0x44>
 8006d46:	220c      	movs	r2, #12
 8006d48:	5ea3      	ldrsh	r3, [r4, r2]
 8006d4a:	059a      	lsls	r2, r3, #22
 8006d4c:	d4ef      	bmi.n	8006d2e <__smakebuf_r+0x1a>
 8006d4e:	2203      	movs	r2, #3
 8006d50:	4393      	bics	r3, r2
 8006d52:	431e      	orrs	r6, r3
 8006d54:	81a6      	strh	r6, [r4, #12]
 8006d56:	e7e4      	b.n	8006d22 <__smakebuf_r+0xe>
 8006d58:	2380      	movs	r3, #128	; 0x80
 8006d5a:	89a2      	ldrh	r2, [r4, #12]
 8006d5c:	6020      	str	r0, [r4, #0]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	81a3      	strh	r3, [r4, #12]
 8006d62:	9b00      	ldr	r3, [sp, #0]
 8006d64:	6120      	str	r0, [r4, #16]
 8006d66:	6163      	str	r3, [r4, #20]
 8006d68:	9b01      	ldr	r3, [sp, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00c      	beq.n	8006d88 <__smakebuf_r+0x74>
 8006d6e:	0028      	movs	r0, r5
 8006d70:	230e      	movs	r3, #14
 8006d72:	5ee1      	ldrsh	r1, [r4, r3]
 8006d74:	f000 f832 	bl	8006ddc <_isatty_r>
 8006d78:	2800      	cmp	r0, #0
 8006d7a:	d005      	beq.n	8006d88 <__smakebuf_r+0x74>
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	89a2      	ldrh	r2, [r4, #12]
 8006d80:	439a      	bics	r2, r3
 8006d82:	3b02      	subs	r3, #2
 8006d84:	4313      	orrs	r3, r2
 8006d86:	81a3      	strh	r3, [r4, #12]
 8006d88:	89a3      	ldrh	r3, [r4, #12]
 8006d8a:	433b      	orrs	r3, r7
 8006d8c:	81a3      	strh	r3, [r4, #12]
 8006d8e:	e7ce      	b.n	8006d2e <__smakebuf_r+0x1a>

08006d90 <memmove>:
 8006d90:	b510      	push	{r4, lr}
 8006d92:	4288      	cmp	r0, r1
 8006d94:	d902      	bls.n	8006d9c <memmove+0xc>
 8006d96:	188b      	adds	r3, r1, r2
 8006d98:	4298      	cmp	r0, r3
 8006d9a:	d303      	bcc.n	8006da4 <memmove+0x14>
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	e007      	b.n	8006db0 <memmove+0x20>
 8006da0:	5c8b      	ldrb	r3, [r1, r2]
 8006da2:	5483      	strb	r3, [r0, r2]
 8006da4:	3a01      	subs	r2, #1
 8006da6:	d2fb      	bcs.n	8006da0 <memmove+0x10>
 8006da8:	bd10      	pop	{r4, pc}
 8006daa:	5ccc      	ldrb	r4, [r1, r3]
 8006dac:	54c4      	strb	r4, [r0, r3]
 8006dae:	3301      	adds	r3, #1
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d1fa      	bne.n	8006daa <memmove+0x1a>
 8006db4:	e7f8      	b.n	8006da8 <memmove+0x18>
	...

08006db8 <_fstat_r>:
 8006db8:	2300      	movs	r3, #0
 8006dba:	b570      	push	{r4, r5, r6, lr}
 8006dbc:	4d06      	ldr	r5, [pc, #24]	; (8006dd8 <_fstat_r+0x20>)
 8006dbe:	0004      	movs	r4, r0
 8006dc0:	0008      	movs	r0, r1
 8006dc2:	0011      	movs	r1, r2
 8006dc4:	602b      	str	r3, [r5, #0]
 8006dc6:	f7fb f938 	bl	800203a <_fstat>
 8006dca:	1c43      	adds	r3, r0, #1
 8006dcc:	d103      	bne.n	8006dd6 <_fstat_r+0x1e>
 8006dce:	682b      	ldr	r3, [r5, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d000      	beq.n	8006dd6 <_fstat_r+0x1e>
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	bd70      	pop	{r4, r5, r6, pc}
 8006dd8:	20000358 	.word	0x20000358

08006ddc <_isatty_r>:
 8006ddc:	2300      	movs	r3, #0
 8006dde:	b570      	push	{r4, r5, r6, lr}
 8006de0:	4d06      	ldr	r5, [pc, #24]	; (8006dfc <_isatty_r+0x20>)
 8006de2:	0004      	movs	r4, r0
 8006de4:	0008      	movs	r0, r1
 8006de6:	602b      	str	r3, [r5, #0]
 8006de8:	f7fb f935 	bl	8002056 <_isatty>
 8006dec:	1c43      	adds	r3, r0, #1
 8006dee:	d103      	bne.n	8006df8 <_isatty_r+0x1c>
 8006df0:	682b      	ldr	r3, [r5, #0]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d000      	beq.n	8006df8 <_isatty_r+0x1c>
 8006df6:	6023      	str	r3, [r4, #0]
 8006df8:	bd70      	pop	{r4, r5, r6, pc}
 8006dfa:	46c0      	nop			; (mov r8, r8)
 8006dfc:	20000358 	.word	0x20000358

08006e00 <memchr>:
 8006e00:	b2c9      	uxtb	r1, r1
 8006e02:	1882      	adds	r2, r0, r2
 8006e04:	4290      	cmp	r0, r2
 8006e06:	d101      	bne.n	8006e0c <memchr+0xc>
 8006e08:	2000      	movs	r0, #0
 8006e0a:	4770      	bx	lr
 8006e0c:	7803      	ldrb	r3, [r0, #0]
 8006e0e:	428b      	cmp	r3, r1
 8006e10:	d0fb      	beq.n	8006e0a <memchr+0xa>
 8006e12:	3001      	adds	r0, #1
 8006e14:	e7f6      	b.n	8006e04 <memchr+0x4>

08006e16 <abort>:
 8006e16:	2006      	movs	r0, #6
 8006e18:	b510      	push	{r4, lr}
 8006e1a:	f000 f85d 	bl	8006ed8 <raise>
 8006e1e:	2001      	movs	r0, #1
 8006e20:	f7fb f8bc 	bl	8001f9c <_exit>

08006e24 <_realloc_r>:
 8006e24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e26:	0007      	movs	r7, r0
 8006e28:	000e      	movs	r6, r1
 8006e2a:	0014      	movs	r4, r2
 8006e2c:	2900      	cmp	r1, #0
 8006e2e:	d105      	bne.n	8006e3c <_realloc_r+0x18>
 8006e30:	0011      	movs	r1, r2
 8006e32:	f7fe fde3 	bl	80059fc <_malloc_r>
 8006e36:	0005      	movs	r5, r0
 8006e38:	0028      	movs	r0, r5
 8006e3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e3c:	2a00      	cmp	r2, #0
 8006e3e:	d103      	bne.n	8006e48 <_realloc_r+0x24>
 8006e40:	f7ff fa0a 	bl	8006258 <_free_r>
 8006e44:	0025      	movs	r5, r4
 8006e46:	e7f7      	b.n	8006e38 <_realloc_r+0x14>
 8006e48:	f000 f866 	bl	8006f18 <_malloc_usable_size_r>
 8006e4c:	9001      	str	r0, [sp, #4]
 8006e4e:	4284      	cmp	r4, r0
 8006e50:	d803      	bhi.n	8006e5a <_realloc_r+0x36>
 8006e52:	0035      	movs	r5, r6
 8006e54:	0843      	lsrs	r3, r0, #1
 8006e56:	42a3      	cmp	r3, r4
 8006e58:	d3ee      	bcc.n	8006e38 <_realloc_r+0x14>
 8006e5a:	0021      	movs	r1, r4
 8006e5c:	0038      	movs	r0, r7
 8006e5e:	f7fe fdcd 	bl	80059fc <_malloc_r>
 8006e62:	1e05      	subs	r5, r0, #0
 8006e64:	d0e8      	beq.n	8006e38 <_realloc_r+0x14>
 8006e66:	9b01      	ldr	r3, [sp, #4]
 8006e68:	0022      	movs	r2, r4
 8006e6a:	429c      	cmp	r4, r3
 8006e6c:	d900      	bls.n	8006e70 <_realloc_r+0x4c>
 8006e6e:	001a      	movs	r2, r3
 8006e70:	0031      	movs	r1, r6
 8006e72:	0028      	movs	r0, r5
 8006e74:	f7ff f9c8 	bl	8006208 <memcpy>
 8006e78:	0031      	movs	r1, r6
 8006e7a:	0038      	movs	r0, r7
 8006e7c:	f7ff f9ec 	bl	8006258 <_free_r>
 8006e80:	e7da      	b.n	8006e38 <_realloc_r+0x14>

08006e82 <_raise_r>:
 8006e82:	b570      	push	{r4, r5, r6, lr}
 8006e84:	0004      	movs	r4, r0
 8006e86:	000d      	movs	r5, r1
 8006e88:	291f      	cmp	r1, #31
 8006e8a:	d904      	bls.n	8006e96 <_raise_r+0x14>
 8006e8c:	2316      	movs	r3, #22
 8006e8e:	6003      	str	r3, [r0, #0]
 8006e90:	2001      	movs	r0, #1
 8006e92:	4240      	negs	r0, r0
 8006e94:	bd70      	pop	{r4, r5, r6, pc}
 8006e96:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d004      	beq.n	8006ea6 <_raise_r+0x24>
 8006e9c:	008a      	lsls	r2, r1, #2
 8006e9e:	189b      	adds	r3, r3, r2
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	2a00      	cmp	r2, #0
 8006ea4:	d108      	bne.n	8006eb8 <_raise_r+0x36>
 8006ea6:	0020      	movs	r0, r4
 8006ea8:	f000 f832 	bl	8006f10 <_getpid_r>
 8006eac:	002a      	movs	r2, r5
 8006eae:	0001      	movs	r1, r0
 8006eb0:	0020      	movs	r0, r4
 8006eb2:	f000 f81b 	bl	8006eec <_kill_r>
 8006eb6:	e7ed      	b.n	8006e94 <_raise_r+0x12>
 8006eb8:	2000      	movs	r0, #0
 8006eba:	2a01      	cmp	r2, #1
 8006ebc:	d0ea      	beq.n	8006e94 <_raise_r+0x12>
 8006ebe:	1c51      	adds	r1, r2, #1
 8006ec0:	d103      	bne.n	8006eca <_raise_r+0x48>
 8006ec2:	2316      	movs	r3, #22
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	6023      	str	r3, [r4, #0]
 8006ec8:	e7e4      	b.n	8006e94 <_raise_r+0x12>
 8006eca:	2400      	movs	r4, #0
 8006ecc:	0028      	movs	r0, r5
 8006ece:	601c      	str	r4, [r3, #0]
 8006ed0:	4790      	blx	r2
 8006ed2:	0020      	movs	r0, r4
 8006ed4:	e7de      	b.n	8006e94 <_raise_r+0x12>
	...

08006ed8 <raise>:
 8006ed8:	b510      	push	{r4, lr}
 8006eda:	4b03      	ldr	r3, [pc, #12]	; (8006ee8 <raise+0x10>)
 8006edc:	0001      	movs	r1, r0
 8006ede:	6818      	ldr	r0, [r3, #0]
 8006ee0:	f7ff ffcf 	bl	8006e82 <_raise_r>
 8006ee4:	bd10      	pop	{r4, pc}
 8006ee6:	46c0      	nop			; (mov r8, r8)
 8006ee8:	20000074 	.word	0x20000074

08006eec <_kill_r>:
 8006eec:	2300      	movs	r3, #0
 8006eee:	b570      	push	{r4, r5, r6, lr}
 8006ef0:	4d06      	ldr	r5, [pc, #24]	; (8006f0c <_kill_r+0x20>)
 8006ef2:	0004      	movs	r4, r0
 8006ef4:	0008      	movs	r0, r1
 8006ef6:	0011      	movs	r1, r2
 8006ef8:	602b      	str	r3, [r5, #0]
 8006efa:	f7fb f83f 	bl	8001f7c <_kill>
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	d103      	bne.n	8006f0a <_kill_r+0x1e>
 8006f02:	682b      	ldr	r3, [r5, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d000      	beq.n	8006f0a <_kill_r+0x1e>
 8006f08:	6023      	str	r3, [r4, #0]
 8006f0a:	bd70      	pop	{r4, r5, r6, pc}
 8006f0c:	20000358 	.word	0x20000358

08006f10 <_getpid_r>:
 8006f10:	b510      	push	{r4, lr}
 8006f12:	f7fb f82d 	bl	8001f70 <_getpid>
 8006f16:	bd10      	pop	{r4, pc}

08006f18 <_malloc_usable_size_r>:
 8006f18:	1f0b      	subs	r3, r1, #4
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	1f18      	subs	r0, r3, #4
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	da01      	bge.n	8006f26 <_malloc_usable_size_r+0xe>
 8006f22:	580b      	ldr	r3, [r1, r0]
 8006f24:	18c0      	adds	r0, r0, r3
 8006f26:	4770      	bx	lr

08006f28 <_init>:
 8006f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2a:	46c0      	nop			; (mov r8, r8)
 8006f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f2e:	bc08      	pop	{r3}
 8006f30:	469e      	mov	lr, r3
 8006f32:	4770      	bx	lr

08006f34 <_fini>:
 8006f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f36:	46c0      	nop			; (mov r8, r8)
 8006f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f3a:	bc08      	pop	{r3}
 8006f3c:	469e      	mov	lr, r3
 8006f3e:	4770      	bx	lr
