
*** Running vivado
    with args -log soc_stop_watch_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_stop_watch_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Sep 10 12:00:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_stop_watch_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1486.066 ; gain = 48.840 ; free physical = 1752 ; free virtual = 11039
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_stop_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/psh/work/ip_repo/myip_fnd_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.801 ; gain = 50.797 ; free physical = 1608 ; free virtual = 10996
Command: link_design -top soc_stop_watch_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1746.746 ; gain = 0.000 ; free physical = 1389 ; free virtual = 10781
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0_board.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0_board.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0_board.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0_board.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.914 ; gain = 486.703 ; free physical = 698 ; free virtual = 10182
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_microblaze_riscv_0_0/soc_stop_watch_microblaze_riscv_0_0.xdc] for cell 'soc_stop_watch_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_microblaze_riscv_0_0/soc_stop_watch_microblaze_riscv_0_0.xdc] for cell 'soc_stop_watch_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0_board.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0_board.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/smartconnect.xdc] for cell 'soc_stop_watch_i/axi_smc/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/smartconnect.xdc] for cell 'soc_stop_watch_i/axi_smc/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_iic_0_0/soc_stop_watch_axi_iic_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_iic_0_0/soc_stop_watch_axi_iic_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_iic_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[4]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[5]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[6]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[7]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[8]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[9]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[10]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[11]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[12]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[13]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[14]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[15]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[4]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[5]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[6]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[7]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dht11_data_0'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_mdm_1_0/soc_stop_watch_mdm_1_0.xdc] for cell 'soc_stop_watch_i/mdm_1/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_mdm_1_0/soc_stop_watch_mdm_1_0.xdc] for cell 'soc_stop_watch_i/mdm_1/U0'
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_stop_watch_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.914 ; gain = 0.000 ; free physical = 678 ; free virtual = 10176
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

19 Infos, 31 Warnings, 29 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.914 ; gain = 944.113 ; free physical = 678 ; free virtual = 10176
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2541.273 ; gain = 53.359 ; free physical = 632 ; free virtual = 10115

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2b54aee6c

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2541.273 ; gain = 0.000 ; free physical = 630 ; free virtual = 10113

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2b54aee6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 302 ; free virtual = 9786

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2b54aee6c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 302 ; free virtual = 9785
Phase 1 Initialization | Checksum: 2b54aee6c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 302 ; free virtual = 9785

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2b54aee6c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 302 ; free virtual = 9782

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2b54aee6c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 298 ; free virtual = 9779
Phase 2 Timer Update And Timing Data Collection | Checksum: 2b54aee6c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 298 ; free virtual = 9779

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 54 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22cfea492

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 298 ; free virtual = 9779
Retarget | Checksum: 22cfea492
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Retarget, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 241d498e2

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 298 ; free virtual = 9779
Constant propagation | Checksum: 241d498e2
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 305 ; free virtual = 9784
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 304 ; free virtual = 9784
Phase 5 Sweep | Checksum: 252b93edd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2852.172 ; gain = 0.000 ; free physical = 304 ; free virtual = 9784
Sweep | Checksum: 252b93edd
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 175 cells
INFO: [Opt 31-1021] In phase Sweep, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 252b93edd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2884.188 ; gain = 32.016 ; free physical = 304 ; free virtual = 9784
BUFG optimization | Checksum: 252b93edd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 252b93edd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2884.188 ; gain = 32.016 ; free physical = 304 ; free virtual = 9784
Shift Register Optimization | Checksum: 252b93edd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 252b93edd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.188 ; gain = 32.016 ; free physical = 304 ; free virtual = 9784
Post Processing Netlist | Checksum: 252b93edd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24a91186f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.188 ; gain = 32.016 ; free physical = 302 ; free virtual = 9782

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2884.188 ; gain = 0.000 ; free physical = 294 ; free virtual = 9781
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24a91186f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.188 ; gain = 32.016 ; free physical = 294 ; free virtual = 9782
Phase 9 Finalization | Checksum: 24a91186f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.188 ; gain = 32.016 ; free physical = 294 ; free virtual = 9782
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             132  |                                            127  |
|  Constant propagation         |              10  |              10  |                                            121  |
|  Sweep                        |               2  |             175  |                                            151  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            146  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24a91186f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.188 ; gain = 32.016 ; free physical = 294 ; free virtual = 9782

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 24a91186f

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 245 ; free virtual = 9660
Ending Power Optimization Task | Checksum: 24a91186f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3164.125 ; gain = 279.938 ; free physical = 245 ; free virtual = 9660

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24a91186f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 245 ; free virtual = 9660

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 245 ; free virtual = 9660
Ending Netlist Obfuscation Task | Checksum: 24a91186f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 245 ; free virtual = 9660
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 31 Warnings, 29 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.125 ; gain = 676.211 ; free physical = 245 ; free virtual = 9660
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_stop_watch_wrapper_drc_opted.rpt -pb soc_stop_watch_wrapper_drc_opted.pb -rpx soc_stop_watch_wrapper_drc_opted.rpx
Command: report_drc -file soc_stop_watch_wrapper_drc_opted.rpt -pb soc_stop_watch_wrapper_drc_opted.pb -rpx soc_stop_watch_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_stop_watch_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 257 ; free virtual = 9674
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 257 ; free virtual = 9674
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 257 ; free virtual = 9675
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 257 ; free virtual = 9675
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 257 ; free virtual = 9675
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 257 ; free virtual = 9675
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 257 ; free virtual = 9675
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stop_watch_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 243 ; free virtual = 9662
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 192621a80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 243 ; free virtual = 9662
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 243 ; free virtual = 9662

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187a911c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 243 ; free virtual = 9662

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22fd7e7cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 282 ; free virtual = 9679

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22fd7e7cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 277 ; free virtual = 9674
Phase 1 Placer Initialization | Checksum: 22fd7e7cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 251 ; free virtual = 9648

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 202d2fb43

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 242 ; free virtual = 9631

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 253abf050

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 248 ; free virtual = 9638

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 253abf050

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 248 ; free virtual = 9637

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 309ddd199

Time (s): cpu = 00:00:58 ; elapsed = 00:00:16 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 710 ; free virtual = 10052

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 27fd57bfa

Time (s): cpu = 00:00:59 ; elapsed = 00:00:16 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 711 ; free virtual = 10051

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 261 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 3, total 7, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 111 nets or LUTs. Breaked 7 LUTs, combined 104 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 715 ; free virtual = 10054

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |            104  |                   111  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |            104  |                   111  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f4ca5d0c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 717 ; free virtual = 10055
Phase 2.5 Global Place Phase2 | Checksum: 25a68a321

Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 758 ; free virtual = 10095
Phase 2 Global Placement | Checksum: 25a68a321

Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 774 ; free virtual = 10117

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 280a48053

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 796 ; free virtual = 10122

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f931bfe8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:19 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 806 ; free virtual = 10124

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c3ff4575

Time (s): cpu = 00:01:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 806 ; free virtual = 10124

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 204f93f01

Time (s): cpu = 00:01:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 806 ; free virtual = 10124

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 251ef2766

Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 740 ; free virtual = 10058

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23c23065c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 275 ; free virtual = 9563

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a8b7fc76

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 275 ; free virtual = 9563

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2879f83da

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 275 ; free virtual = 9563

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21a319708

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 393 ; free virtual = 9686
Phase 3 Detail Placement | Checksum: 21a319708

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 393 ; free virtual = 9686

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25d188bcc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.795 | TNS=-8.690 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd2f94f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 391 ; free virtual = 9671
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2fef5e3d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 391 ; free virtual = 9671
Phase 4.1.1.1 BUFG Insertion | Checksum: 25d188bcc

Time (s): cpu = 00:01:31 ; elapsed = 00:00:30 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 391 ; free virtual = 9671

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.310. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 340d487da

Time (s): cpu = 00:01:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700

Time (s): cpu = 00:01:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700
Phase 4.1 Post Commit Optimization | Checksum: 340d487da

Time (s): cpu = 00:01:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 340d487da

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 340d487da

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700
Phase 4.3 Placer Reporting | Checksum: 340d487da

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2efe7bf1b

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700
Ending Placer Task | Checksum: 213e22bb7

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9701
93 Infos, 31 Warnings, 29 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 394 ; free virtual = 9700
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_stop_watch_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 379 ; free virtual = 9686
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_stop_watch_wrapper_utilization_placed.rpt -pb soc_stop_watch_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file soc_stop_watch_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 371 ; free virtual = 9678
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 369 ; free virtual = 9678
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 362 ; free virtual = 9676
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 362 ; free virtual = 9676
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 361 ; free virtual = 9676
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 361 ; free virtual = 9676
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 361 ; free virtual = 9677
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 361 ; free virtual = 9676
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stop_watch_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 726 ; free virtual = 10032
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.310 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 31 Warnings, 29 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 727 ; free virtual = 10035
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 722 ; free virtual = 10034
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 722 ; free virtual = 10034
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 726 ; free virtual = 10040
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 726 ; free virtual = 10041
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 726 ; free virtual = 10043
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 726 ; free virtual = 10043
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stop_watch_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d59ea700 ConstDB: 0 ShapeSum: 9dc22860 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 7fbf2214 | NumContArr: 59abfe82 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25ebd15d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 156 ; free virtual = 9632

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25ebd15d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 229 ; free virtual = 9672

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25ebd15d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 229 ; free virtual = 9671
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24b0f3165

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 309 ; free virtual = 9524
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.700  | TNS=0.000  | WHS=-0.144 | THS=-45.189|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00661724 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5684
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5684
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ff29022e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 310 ; free virtual = 9528

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ff29022e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 310 ; free virtual = 9528

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2e1661060

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 313 ; free virtual = 9584
Phase 4 Initial Routing | Checksum: 2e1661060

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3164.125 ; gain = 0.000 ; free physical = 313 ; free virtual = 9584

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1555
 Number of Nodes with overlaps = 416
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.093 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24e8cb856

Time (s): cpu = 00:01:50 ; elapsed = 00:00:56 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 506 ; free virtual = 9171

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-0.681 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 254cad93f

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 518 ; free virtual = 9184
Phase 5 Rip-up And Reroute | Checksum: 254cad93f

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 518 ; free virtual = 9184

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bfe3da86

Time (s): cpu = 00:01:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 517 ; free virtual = 9183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.046 | TNS=-0.072 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 205aa2c24

Time (s): cpu = 00:01:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 517 ; free virtual = 9184

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 205aa2c24

Time (s): cpu = 00:01:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 517 ; free virtual = 9184
Phase 6 Delay and Skew Optimization | Checksum: 205aa2c24

Time (s): cpu = 00:01:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 517 ; free virtual = 9184

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.021 | WHS=0.047  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 24f034a0f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 518 ; free virtual = 9185
Phase 7 Post Hold Fix | Checksum: 24f034a0f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 518 ; free virtual = 9185

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.45667 %
  Global Horizontal Routing Utilization  = 2.93493 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 24f034a0f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 518 ; free virtual = 9185

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24f034a0f

Time (s): cpu = 00:02:00 ; elapsed = 00:01:00 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 518 ; free virtual = 9184

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2322a8a88

Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 516 ; free virtual = 9183

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2322a8a88

Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 516 ; free virtual = 9183

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.018 | TNS=-0.021 | WHS=0.047  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2322a8a88

Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 516 ; free virtual = 9183
Total Elapsed time in route_design: 61.04 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: dc8e3972

Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 516 ; free virtual = 9183
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: dc8e3972

Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 516 ; free virtual = 9183

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 32 Warnings, 29 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3169.223 ; gain = 5.098 ; free physical = 514 ; free virtual = 9181
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_stop_watch_wrapper_drc_routed.rpt -pb soc_stop_watch_wrapper_drc_routed.pb -rpx soc_stop_watch_wrapper_drc_routed.rpx
Command: report_drc -file soc_stop_watch_wrapper_drc_routed.rpt -pb soc_stop_watch_wrapper_drc_routed.pb -rpx soc_stop_watch_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_stop_watch_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_stop_watch_wrapper_methodology_drc_routed.rpt -pb soc_stop_watch_wrapper_methodology_drc_routed.pb -rpx soc_stop_watch_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_stop_watch_wrapper_methodology_drc_routed.rpt -pb soc_stop_watch_wrapper_methodology_drc_routed.pb -rpx soc_stop_watch_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_stop_watch_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3210.848 ; gain = 41.625 ; free physical = 477 ; free virtual = 9138
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_stop_watch_wrapper_timing_summary_routed.rpt -pb soc_stop_watch_wrapper_timing_summary_routed.pb -rpx soc_stop_watch_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_stop_watch_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_stop_watch_wrapper_route_status.rpt -pb soc_stop_watch_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_stop_watch_wrapper_bus_skew_routed.rpt -pb soc_stop_watch_wrapper_bus_skew_routed.pb -rpx soc_stop_watch_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_stop_watch_wrapper_power_routed.rpt -pb soc_stop_watch_wrapper_power_summary_routed.pb -rpx soc_stop_watch_wrapper_power_routed.rpx
Command: report_power -file soc_stop_watch_wrapper_power_routed.rpt -pb soc_stop_watch_wrapper_power_summary_routed.pb -rpx soc_stop_watch_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 33 Warnings, 30 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_stop_watch_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3266.875 ; gain = 97.652 ; free physical = 428 ; free virtual = 9104
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3266.875 ; gain = 0.000 ; free physical = 428 ; free virtual = 9105
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3266.875 ; gain = 0.000 ; free physical = 425 ; free virtual = 9108
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.875 ; gain = 0.000 ; free physical = 425 ; free virtual = 9108
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3266.875 ; gain = 0.000 ; free physical = 425 ; free virtual = 9109
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3266.875 ; gain = 0.000 ; free physical = 425 ; free virtual = 9109
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3266.875 ; gain = 0.000 ; free physical = 424 ; free virtual = 9109
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3266.875 ; gain = 0.000 ; free physical = 424 ; free virtual = 9109
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stop_watch_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force soc_stop_watch_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12267488 bits.
Writing bitstream ./soc_stop_watch_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 33 Warnings, 30 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3526.504 ; gain = 147.574 ; free physical = 286 ; free virtual = 8756
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 12:04:30 2025...
