v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
T 49300 40900 9 14 1 0 0 0 2
Example 602
Sine Wave Generator
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
100104 PF
C 44000 44850 1 0 0 d_osc.sym
{
T 44700 45650 5 10 1 1 0 0 1
refdes=A11
T 44200 46150 5 10 0 0 0 0 1
device=SPICE
T 44200 46750 5 10 0 0 0 0 1
value=D_OSC
T 44130 46070 5 10 1 0 0 0 1
cntl_array=[0  1]
T 44130 45870 5 10 1 0 0 0 1
freq_array=[0  1e3]
}
C 43100 44200 1 0 0 spice-vdc.sym
{
T 43550 44300 5 10 1 1 0 0 1
refdes=V1
T 43800 45250 5 10 0 0 0 0 1
device=SPICE
T 43550 44100 5 10 1 1 0 0 1
value=DC 1.0
}
C 43400 43850 1 0 0 pwr-gnd.sym
{
T 43690 44510 5 10 0 0 0 0 1
value=GND
T 43680 44900 5 10 0 0 0 0 1
device=SYMBOL
}
N 44150 45500 43400 45500 4
N 43400 45500 43400 45400 4
N 43400 44200 43400 44050 4
C 43300 48200 1 0 0 d_dff.sym
{
T 43500 50000 5 10 0 0 0 0 1
device=SPICE
T 43500 49450 5 10 1 1 0 0 1
refdes=A1
T 43500 49800 5 10 0 0 0 0 1
value=D_DFF
}
C 44650 48200 1 0 0 d_dff.sym
{
T 44850 50000 5 10 0 0 0 0 1
device=SPICE
T 44850 49450 5 10 1 1 0 0 1
refdes=A3
T 44850 49800 5 10 0 0 0 0 1
value=D_DFF
}
N 43250 49000 43300 49000 4
N 44500 47950 44500 49300 4
N 44400 49300 44650 49300 4
N 45750 49300 46000 49300 4
N 43250 48050 43250 48600 4
N 44600 48050 44600 48600 4
N 44650 48300 44600 48300 4
N 44650 48600 44600 48600 4
N 43300 48300 43250 48300 4
N 43300 48600 43250 48600 4
C 42450 40900 1 0 0 spice-directive.sym
{
T 42450 41600 5 10 0 0 0 0 1
device=directive
T 42550 41300 5 10 1 1 0 0 1
refdes=A22
T 42550 41000 5 10 1 1 0 0 1
value=.TRAN 0.1ms 32ms
}
C 44400 47450 1 270 0 port.sym
{
T 44500 47200 5 10 1 1 270 1 1
net=A:1
T 45000 47250 5 10 0 0 270 0 1
device=none
T 44250 47100 5 10 0 1 270 1 1
value=IO
}
C 46000 48200 1 0 0 d_dff.sym
{
T 46200 50000 5 10 0 0 0 0 1
device=SPICE
T 46200 49450 5 10 1 1 0 0 1
refdes=A4
T 46200 49800 5 10 0 0 0 0 1
value=D_DFF
}
C 47350 48200 1 0 0 d_dff.sym
{
T 47550 50000 5 10 0 0 0 0 1
device=SPICE
T 47550 49450 5 10 1 1 0 0 1
refdes=A7
T 47550 49800 5 10 0 0 0 0 1
value=D_DFF
}
N 47200 47950 47200 49300 4
N 47100 49300 47350 49300 4
C 44400 47950 1 270 0 dac_bridge.sym
{
T 47100 47850 5 10 0 0 270 0 1
device=SPICE
T 44650 47700 5 10 1 1 0 0 1
refdes=A5
T 46900 47864 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 46250 47864 5 10 0 0 270 0 1
out_high=5
T 46050 47864 5 10 0 0 270 0 1
out_undef=2.5
T 45850 47864 5 10 0 0 270 0 1
t_rise=1.0e-8
T 45650 47864 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 48450 49300 48700 49300 4
N 45950 48050 45950 48600 4
N 47300 48050 47300 48600 4
N 44500 47450 44500 47550 4
N 47350 48300 47300 48300 4
N 47350 48600 47300 48600 4
N 46000 48300 45950 48300 4
N 46000 48600 45950 48600 4
N 42850 48050 52700 48050 4
C 45750 47450 1 270 0 port.sym
{
T 45850 47200 5 10 1 1 270 1 1
net=B:1
T 46350 47250 5 10 0 0 270 0 1
device=none
T 45600 47100 5 10 0 1 270 1 1
value=IO
}
C 45750 47950 1 270 0 dac_bridge.sym
{
T 48450 47850 5 10 0 0 270 0 1
device=SPICE
T 46000 47700 5 10 1 1 0 0 1
refdes=A8
T 48250 47864 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 47600 47864 5 10 0 0 270 0 1
out_high=5
T 47400 47864 5 10 0 0 270 0 1
out_undef=2.5
T 47200 47864 5 10 0 0 270 0 1
t_rise=1.0e-8
T 47000 47864 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 45850 47450 45850 47550 4
C 47100 47450 1 270 0 port.sym
{
T 47200 47200 5 10 1 1 270 1 1
net=C:1
T 47700 47250 5 10 0 0 270 0 1
device=none
T 46950 47100 5 10 0 1 270 1 1
value=IO
}
C 47100 47950 1 270 0 dac_bridge.sym
{
T 49800 47850 5 10 0 0 270 0 1
device=SPICE
T 47350 47700 5 10 1 1 0 0 1
refdes=A10
T 49600 47864 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 48950 47864 5 10 0 0 270 0 1
out_high=5
T 48750 47864 5 10 0 0 270 0 1
out_undef=2.5
T 48550 47864 5 10 0 0 270 0 1
t_rise=1.0e-8
T 48350 47864 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 47200 47450 47200 47550 4
C 48450 47450 1 270 0 port.sym
{
T 48550 47200 5 10 1 1 270 1 1
net=D:1
T 49050 47250 5 10 0 0 270 0 1
device=none
T 48300 47100 5 10 0 1 270 1 1
value=IO
}
C 48450 47950 1 270 0 dac_bridge.sym
{
T 51150 47850 5 10 0 0 270 0 1
device=SPICE
T 48600 47700 5 10 1 1 0 0 1
refdes=A14
T 50950 47864 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 50300 47864 5 10 0 0 270 0 1
out_high=5
T 50100 47864 5 10 0 0 270 0 1
out_undef=2.5
T 49900 47864 5 10 0 0 270 0 1
t_rise=1.0e-8
T 49700 47864 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 48550 47450 48550 47550 4
N 45850 47950 45850 49300 4
N 48550 49300 48550 47950 4
C 49600 45350 1 0 0 res.sym
{
T 49750 45950 5 10 0 0 0 0 1
device=RESISTOR
T 49750 45600 5 10 1 1 0 0 1
refdes=R1
T 50150 45150 5 10 1 1 0 0 1
value=57.6k
T 49750 46350 5 10 0 0 0 0 1
footprint=1206.fp
}
C 49600 44850 1 0 0 res.sym
{
T 49750 45450 5 10 0 0 0 0 1
device=RESISTOR
T 49750 45100 5 10 1 1 0 0 1
refdes=R2
T 50150 44650 5 10 1 1 0 0 1
value=30.9k
T 49750 45850 5 10 0 0 0 0 1
footprint=1206.fp
}
C 49600 44350 1 0 0 res.sym
{
T 49750 44950 5 10 0 0 0 0 1
device=RESISTOR
T 49750 44600 5 10 1 1 0 0 1
refdes=R3
T 50150 44150 5 10 1 1 0 0 1
value=23.7k
T 49750 45350 5 10 0 0 0 0 1
footprint=1206.fp
}
C 49200 45350 1 0 1 port.sym
{
T 48950 45450 5 10 1 1 0 7 1
net=G:1
T 49000 45950 5 10 0 0 0 6 1
device=none
T 48850 45200 5 10 0 1 0 7 1
value=IO
}
C 49200 44850 1 0 1 port.sym
{
T 48950 44950 5 10 1 1 0 7 1
net=F:1
T 49000 45450 5 10 0 0 0 6 1
device=none
T 48850 44700 5 10 0 1 0 7 1
value=IO
}
C 49200 44350 1 0 1 port.sym
{
T 48950 44450 5 10 1 1 0 7 1
net=E:1
T 49000 44950 5 10 0 0 0 6 1
device=none
T 48850 44200 5 10 0 1 0 7 1
value=IO
}
C 51600 44650 1 180 1 opamp.sym
{
T 51700 42000 5 10 0 0 0 2 1
device=OPAMP
T 52200 44000 5 10 1 1 0 2 1
refdes=X1
T 51695 41575 5 10 0 0 0 2 1
value=OPAMP
}
N 49600 44450 49200 44450 4
N 49600 44950 49200 44950 4
N 49600 45450 49200 45450 4
N 50500 45450 50750 45450 4
N 50750 42450 50750 45450 4
N 50500 44450 50750 44450 4
N 50500 44950 50750 44950 4
C 53150 44150 1 0 0 port.sym
{
T 53400 44250 5 10 1 1 0 1 1
net=Q:1
T 53350 44750 5 10 0 0 0 0 1
device=none
T 53500 44000 5 10 0 1 0 1 1
value=IO
}
C 42450 47950 1 0 0 adc_bridge.sym
{
T 42550 50050 5 10 0 0 0 0 1
device=SPICE
T 42550 48200 5 10 1 1 0 0 1
refdes=A2
T 42536 49850 5 10 0 0 0 0 1
value=ADC_BRIDGE
T 42536 49200 5 10 0 0 0 0 1
in_high=5.0
}
C 42350 47650 1 0 0 pwr-gnd.sym
{
T 42640 48310 5 10 0 0 0 0 1
value=GND
T 42630 48700 5 10 0 0 0 0 1
device=SYMBOL
}
N 42450 48050 42350 48050 4
N 42350 48050 42350 47850 4
N 47350 49000 47300 49000 4
N 47300 49000 47300 49700 4
N 42850 49700 52700 49700 4
N 43250 49700 43250 49000 4
N 44650 49000 44600 49000 4
N 44600 49000 44600 49700 4
N 46000 49000 45950 49000 4
N 45950 49000 45950 49700 4
C 42850 49600 1 0 1 port.sym
{
T 42600 49700 5 10 1 1 0 7 1
net=CX:1
T 42650 50200 5 10 0 0 0 6 1
device=none
T 42500 49450 5 10 0 1 0 7 1
value=IO
}
C 48700 48200 1 0 0 d_dff.sym
{
T 48900 50000 5 10 0 0 0 0 1
device=SPICE
T 48900 49450 5 10 1 1 0 0 1
refdes=A9
T 48900 49800 5 10 0 0 0 0 1
value=D_DFF
}
C 50050 48200 1 0 0 d_dff.sym
{
T 50250 50000 5 10 0 0 0 0 1
device=SPICE
T 50250 49450 5 10 1 1 0 0 1
refdes=A13
T 50250 49800 5 10 0 0 0 0 1
value=D_DFF
}
N 48650 49000 48700 49000 4
N 49900 47950 49900 49300 4
N 49800 49300 50050 49300 4
N 51150 49300 51400 49300 4
N 48650 48050 48650 48600 4
N 50000 48050 50000 48600 4
N 50050 48300 50000 48300 4
N 50050 48600 50000 48600 4
N 48700 48300 48650 48300 4
N 48700 48600 48650 48600 4
C 49800 47450 1 270 0 port.sym
{
T 49900 47200 5 10 1 1 270 1 1
net=E:1
T 50400 47250 5 10 0 0 270 0 1
device=none
T 49650 47100 5 10 0 1 270 1 1
value=IO
}
C 51400 48200 1 0 0 d_dff.sym
{
T 51600 50000 5 10 0 0 0 0 1
device=SPICE
T 51600 49450 5 10 1 1 0 0 1
refdes=A15
T 51600 49800 5 10 0 0 0 0 1
value=D_DFF
}
C 52750 48200 1 0 0 d_dff.sym
{
T 52950 50000 5 10 0 0 0 0 1
device=SPICE
T 52950 49450 5 10 1 1 0 0 1
refdes=A18
T 52950 49800 5 10 0 0 0 0 1
value=D_DFF
}
N 52600 47950 52600 49300 4
N 52500 49300 52750 49300 4
C 49800 47950 1 270 0 dac_bridge.sym
{
T 52500 47850 5 10 0 0 270 0 1
device=SPICE
T 50050 47700 5 10 1 1 0 0 1
refdes=A17
T 52300 47864 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 51650 47864 5 10 0 0 270 0 1
out_high=5
T 51450 47864 5 10 0 0 270 0 1
out_undef=2.5
T 51250 47864 5 10 0 0 270 0 1
t_rise=1.0e-8
T 51050 47864 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 53850 49300 53950 49300 4
N 51350 48050 51350 48600 4
N 52700 48050 52700 48600 4
N 49900 47450 49900 47550 4
N 52750 48300 52700 48300 4
N 52750 48600 52700 48600 4
N 51400 48300 51350 48300 4
N 51400 48600 51350 48600 4
C 51150 47450 1 270 0 port.sym
{
T 51250 47200 5 10 1 1 270 1 1
net=F:1
T 51750 47250 5 10 0 0 270 0 1
device=none
T 51000 47100 5 10 0 1 270 1 1
value=IO
}
C 51150 47950 1 270 0 dac_bridge.sym
{
T 53850 47850 5 10 0 0 270 0 1
device=SPICE
T 51400 47700 5 10 1 1 0 0 1
refdes=A19
T 53650 47864 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 53000 47864 5 10 0 0 270 0 1
out_high=5
T 52800 47864 5 10 0 0 270 0 1
out_undef=2.5
T 52600 47864 5 10 0 0 270 0 1
t_rise=1.0e-8
T 52400 47864 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 51250 47450 51250 47550 4
C 52500 47450 1 270 0 port.sym
{
T 52600 47200 5 10 1 1 270 1 1
net=G:1
T 53100 47250 5 10 0 0 270 0 1
device=none
T 52350 47100 5 10 0 1 270 1 1
value=IO
}
C 52500 47950 1 270 0 dac_bridge.sym
{
T 55200 47850 5 10 0 0 270 0 1
device=SPICE
T 52750 47700 5 10 1 1 0 0 1
refdes=A20
T 55000 47864 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 54350 47864 5 10 0 0 270 0 1
out_high=5
T 54150 47864 5 10 0 0 270 0 1
out_undef=2.5
T 53950 47864 5 10 0 0 270 0 1
t_rise=1.0e-8
T 53750 47864 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 52600 47450 52600 47550 4
N 51250 47950 51250 49300 4
N 53950 49300 53950 50150 4
N 52750 49000 52700 49000 4
N 52700 49000 52700 49700 4
N 48650 49700 48650 49000 4
N 50050 49000 50000 49000 4
N 50000 49000 50000 49700 4
N 51400 49000 51350 49000 4
N 51350 49000 51350 49700 4
C 45600 45200 1 0 0 port.sym
{
T 45850 45300 5 10 1 1 0 1 1
net=CX:1
T 45800 45800 5 10 0 0 0 0 1
device=none
T 45950 45050 5 10 0 1 0 1 1
value=IO
}
N 45350 45300 45600 45300 4
C 49600 43850 1 0 0 res.sym
{
T 49750 44450 5 10 0 0 0 0 1
device=RESISTOR
T 49750 44100 5 10 1 1 0 0 1
refdes=R4
T 50150 43650 5 10 1 1 0 0 1
value=22.1k
T 49750 44850 5 10 0 0 0 0 1
footprint=1206.fp
}
C 49600 43350 1 0 0 res.sym
{
T 49750 43950 5 10 0 0 0 0 1
device=RESISTOR
T 49750 43600 5 10 1 1 0 0 1
refdes=R5
T 50150 43150 5 10 1 1 0 0 1
value=23.7k
T 49750 44350 5 10 0 0 0 0 1
footprint=1206.fp
}
C 49600 42850 1 0 0 res.sym
{
T 49750 43450 5 10 0 0 0 0 1
device=RESISTOR
T 49750 43100 5 10 1 1 0 0 1
refdes=R6
T 50150 42650 5 10 1 1 0 0 1
value=30.9k
T 49750 43850 5 10 0 0 0 0 1
footprint=1206.fp
}
C 49600 42350 1 0 0 res.sym
{
T 49750 42950 5 10 0 0 0 0 1
device=RESISTOR
T 49750 42600 5 10 1 1 0 0 1
refdes=R7
T 50150 42150 5 10 1 1 0 0 1
value=57.6k
T 49750 43350 5 10 0 0 0 0 1
footprint=1206.fp
}
C 49200 43850 1 0 1 port.sym
{
T 48950 43950 5 10 1 1 0 7 1
net=D:1
T 49000 44450 5 10 0 0 0 6 1
device=none
T 48850 43700 5 10 0 1 0 7 1
value=IO
}
C 49200 43350 1 0 1 port.sym
{
T 48950 43450 5 10 1 1 0 7 1
net=C:1
T 49000 43950 5 10 0 0 0 6 1
device=none
T 48850 43200 5 10 0 1 0 7 1
value=IO
}
C 49200 42850 1 0 1 port.sym
{
T 48950 42950 5 10 1 1 0 7 1
net=B:1
T 49000 43450 5 10 0 0 0 6 1
device=none
T 48850 42700 5 10 0 1 0 7 1
value=IO
}
C 49200 42350 1 0 1 port.sym
{
T 48950 42450 5 10 1 1 0 7 1
net=A:1
T 49000 42950 5 10 0 0 0 6 1
device=none
T 48850 42200 5 10 0 1 0 7 1
value=IO
}
N 49600 42450 49200 42450 4
N 49600 42950 49200 42950 4
N 49600 43450 49200 43450 4
N 50750 42450 50500 42450 4
N 50500 42950 50750 42950 4
N 50500 43450 50750 43450 4
N 50500 43950 50750 43950 4
N 49600 43950 49200 43950 4
C 48950 49850 1 0 1 d_inv.sym
{
T 48650 52150 5 10 0 0 0 6 1
device=SPICE
T 48350 50350 5 10 1 1 0 6 1
refdes=A6
T 48664 51950 5 10 0 0 0 6 1
value=D_INVERTER
}
N 53950 50150 48950 50150 4
N 47850 50150 43100 50150 4
N 43100 50150 43100 49300 4
N 43100 49300 43300 49300 4
C 51400 43700 1 0 0 pwr-gnd.sym
{
T 51690 44360 5 10 0 0 0 0 1
value=GND
T 51680 44750 5 10 0 0 0 0 1
device=SYMBOL
}
N 51600 44050 51400 44050 4
N 51400 44050 51400 43900 4
N 51600 44450 50750 44450 4
C 51600 45050 1 0 0 res.sym
{
T 51750 45650 5 10 0 0 0 0 1
device=RESISTOR
T 51850 45300 5 10 1 1 0 0 1
refdes=R10
T 51850 44850 5 10 1 1 0 0 1
value=1k
T 51750 46050 5 10 0 0 0 0 1
footprint=1206.fp
}
N 51600 45150 51400 45150 4
N 51400 44450 51400 45800 4
N 52500 45150 52900 45150 4
N 52900 44250 52900 45800 4
N 52600 44250 53150 44250 4
C 51600 45600 1 0 0 cap.sym
{
T 51800 46300 5 10 0 0 0 0 1
device=CAPACITOR
T 51900 46250 5 10 1 1 0 0 1
refdes=C1
T 51800 46500 5 10 0 0 0 0 1
symversion=0.1
T 51800 46050 5 10 1 1 0 0 1
value=200nF
T 51800 47100 5 10 0 0 0 0 1
footprint=NONE
}
N 51800 45800 51400 45800 4
N 52300 45800 52900 45800 4
