;redcode
;assert 1
	SPL -9, @-10
	SPL -9, @-12
	SPL -9, @-10
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-742
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	JMP -1, @-20
	SUB @0, 32
	MOV -1, <-20
	MOV -9, <-20
	MOV -6, <0
	ADD @121, 106
	SUB -113, 0
	JMP <-127, 110
	SLT 0, 200
	MOV -1, <-22
	SLT @121, 106
	SLT @121, 106
	SPL 0, <-742
	ADD <0, 20
	MOV -1, <-22
	ADD <0, 20
	JMZ <130, 0
	ADD #129, 109
	JMZ <130, 0
	SUB @-0, 2
	SUB @-0, 2
	SUB #-207, <-125
	ADD <0, 20
	SUB #-207, <-125
	SPL <0, 32
	SUB -113, 0
	SUB -113, 0
	MOV -1, <-22
	CMP #-207, <-125
	SUB 0, -54
	SPL -9, @-12
	SPL -9, @-12
	SUB @0, 0
	MOV -1, <-22
	SPL 0, <-742
	JMP <-127, 110
	JMP -1, @-20
	SPL -9, @-12
	SPL -9, @-10
	JMP -1, @-20
	SPL -9, @-10
