# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc work.simtop
# vsim -voptargs="+acc" work.simtop 
# Start time: 16:13:31 on Nov 02,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: top.sv(98): Module 'cpu' is not defined.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 16:13:32 on Nov 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/611/Project 3/lab_riu/alu.sv} {/acct/lrlamb/611/Project 3/lab_riu/control.sv} {/acct/lrlamb/611/Project 3/lab_riu/cpu.sv} {/acct/lrlamb/611/Project 3/lab_riu/simtop.sv} {/acct/lrlamb/611/Project 3/lab_riu/top.sv} {/acct/lrlamb/611/Project 3/lab_riu/regfile.sv} {/acct/lrlamb/611/Project 3/lab_riu/hexdriver.sv} {/acct/lrlamb/611/Project 3/lab_riu/deco.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:13:40 on Nov 02,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/611/Project 3/lab_riu/alu.sv /acct/lrlamb/611/Project 3/lab_riu/control.sv /acct/lrlamb/611/Project 3/lab_riu/cpu.sv /acct/lrlamb/611/Project 3/lab_riu/simtop.sv /acct/lrlamb/611/Project 3/lab_riu/top.sv /acct/lrlamb/611/Project 3/lab_riu/regfile.sv /acct/lrlamb/611/Project 3/lab_riu/hexdriver.sv /acct/lrlamb/611/Project 3/lab_riu/deco.sv 
# -- Compiling module alu
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module simtop
# -- Compiling module top
# -- Compiling module regfile
# -- Compiling module hexdriver
# -- Compiling module deco
# 
# Top level modules:
# 	simtop
# End time: 16:13:40 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.simtop
# vsim -voptargs="+acc" work.simtop 
# Start time: 16:13:47 on Nov 02,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.simtop(fast)
# Loading work.top(fast)
# Loading work.cpu(fast)
# Loading work.control(fast)
# Loading work.deco(fast)
# Loading work.alu(fast)
# Loading work.regfile(fast)
# Loading work.hexdriver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'instr_in'. The port definition is at: /acct/lrlamb/611/Project 3/lab_riu/cpu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /simtop/dut/cpu1 File: /acct/lrlamb/611/Project 3/lab_riu/top.sv Line: 98
run
add wave -position end  sim:/simtop/dut/cpu1/clk
add wave -position end  sim:/simtop/dut/cpu1/instr_EX
vlog -reportprogress 300 -work work {/acct/lrlamb/611/Project 3/lab_riu/alu.sv} {/acct/lrlamb/611/Project 3/lab_riu/control.sv} {/acct/lrlamb/611/Project 3/lab_riu/cpu.sv} {/acct/lrlamb/611/Project 3/lab_riu/simtop.sv} {/acct/lrlamb/611/Project 3/lab_riu/top.sv} {/acct/lrlamb/611/Project 3/lab_riu/regfile.sv} {/acct/lrlamb/611/Project 3/lab_riu/hexdriver.sv} {/acct/lrlamb/611/Project 3/lab_riu/deco.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:14:53 on Nov 02,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/611/Project 3/lab_riu/alu.sv /acct/lrlamb/611/Project 3/lab_riu/control.sv /acct/lrlamb/611/Project 3/lab_riu/cpu.sv /acct/lrlamb/611/Project 3/lab_riu/simtop.sv /acct/lrlamb/611/Project 3/lab_riu/top.sv /acct/lrlamb/611/Project 3/lab_riu/regfile.sv /acct/lrlamb/611/Project 3/lab_riu/hexdriver.sv /acct/lrlamb/611/Project 3/lab_riu/deco.sv 
# -- Compiling module alu
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module simtop
# -- Compiling module top
# -- Compiling module regfile
# -- Compiling module hexdriver
# -- Compiling module deco
# 
# Top level modules:
# 	simtop
# End time: 16:14:53 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.simtop(fast)
# Loading work.top(fast)
# Loading work.cpu(fast)
# Loading work.control(fast)
# Loading work.deco(fast)
# Loading work.alu(fast)
# Loading work.regfile(fast)
# Loading work.hexdriver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'instr_in'. The port definition is at: /acct/lrlamb/611/Project 3/lab_riu/cpu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /simtop/dut/cpu1 File: /acct/lrlamb/611/Project 3/lab_riu/top.sv Line: 98
run
#  18
# Causality operation skipped due to absence of debug database file
# End time: 16:16:04 on Nov 02,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 1
