============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 19 2025  10:50:15 am
  Module:                 adder4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Pin         Type       Fanout Load Slew Delay Arrival   
                               (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------
a[0]      in port            1  1.7    0    +0       0 R 
g291/A                                      +0       0   
g291/CO   ADDHX4             1  2.0   17   +36      36 R 
g285/CI                                     +0      36   
g285/CO   ADDFXL             1  2.0   37   +59      94 R 
g284/CI                                     +0      94   
g284/CO   ADDFXL             1  2.0   37   +63     158 R 
g283/CI                                     +0     158   
g283/S    ADDFXL             1  0.0   16   +78     236 F 
sum[3]    interconnect                16    +0     236 F 
          out port                          +0     236 F 
---------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[0]
End-point    : sum[3]

