# basicGates
Basic Logic Gates implemented in Verilog with simulation testbenches. Includes behavioral and dataflow modeling of AND, OR, NOT, NAND, NOR, XOR, and XNOR gates.
