
==========oOOOo===========================================oOOOo==========
=  HqFpga(TM) 版本2.14.4 (Winter 2023) Build 021824
=  SEALION系列FPGA开发软件
=  西安智多晶微电子有限公司 (isilicontech.com)             _@)
 _________________________________________________________/ (
<_________________________________________________________  {}@8@@8@(*)
                                                          \_(
=  版权所有 (c) 2020-2025 XiST 智多晶                      @)
=  保留一切权利.
=========================================================================
Info: 加载器件信息(SA5Z-30-D1-8U213C)....
Info:   加载功能信息....
Info:   加载时序信息....
Info:   加载物理信息....
Info: 器件加载成功.

#=============oOOOo================oOOOo=============
# 设计分析
#====================================================
Info: 分析verilog文件D:\fpga\ac208\workspace\uart2\top.v.
Info: 分析verilog文件D:\fpga\ac208\workspace\uart2\ipcore_dir\PLL_25to200\xsIP_PLL_25to200.v.
Info: 分析verilog文件D:\fpga\ac208\workspace\uart2\led_wf.v.
Info: 分析verilog文件D:\fpga\ac208\workspace\uart2\ahb_sram.v.
Info: 分析verilog文件D:\fpga\ac208\workspace\uart2\ahb_seg7x8.v.
Info: 分析verilog文件D:\fpga\ac208\workspace\uart2\ahb_uart.v.
####
Info: 设计分析执行时间 : 0 秒.
####

#=============oOOOo================oOOOo=============
# 寄存器传输级综合(RTL Synthesis)
#====================================================
Info: D:\fpga\ac208\workspace\uart2\ahb_seg7x8.v(229), 识别一个ROM mem, 深度=32, 宽度=8.
Info: 开始MUX优化.
Info: 完成MUX优化.
Info: 设计顶层模块设置为 "top".
Info: 开始逻辑优化.
Info:     Total number of literals before LO: 5759.
Info:   正在优化 view : top.
Info:     逻辑优化前literals数 : 4335.
Info:     LO 循环 1 : literal数 从 4335 到 2563.
Info:     逻辑优化后literals数 : 2563.
Info: 将 FF ahb_uart1/TX_shift_reg_reg[10] 变换为 ONE ，原因：constant data input.
Info: 将 FF seg_inst/refresh_segnum_reg_reg[3] 变换为 ZERO ，原因：it having AND feedback.
Info: 将 FF ahb_uart1/TX_shift_reg_reg[9] 变换为 ONE ，原因：constant data input.
Info: Degraded fragmented CE control logic for 9 DFFs.
Info: Degraded fragmented SET/RESET control logic for 1 DFFs.
Info: Degraded fragmented control logic for 10 DFFs, totally
Info: 完成逻辑优化.
####
Info: RTL综合执行时间 : 1 秒.
####

#=============oOOOo================oOOOo=============
# 时序驱动优化与映射
#====================================================
Info: 开始时序驱动优化.
Info:   未发现时序约束，跳过本优化.
Info: 完成时序驱动优化.
Info: 插入了 53 个输入/输出单元.
Info: 开始工艺映射.
Info:   网表预处理....
Info:   计算锥(Cone)....
Info:   计算覆盖(Cover)....
Info:   生成LUT网表..
Info:   网表后处理....
Info: Decomposed 2 wide-input NOR gate(s)
Info: Decomposed 2 wide-input AND gate(s)
Info: 完成工艺映射.
Info: 开始网表校正.
Info: 完成网表校正.
####
Info: 时序驱动优化及映射执行时间 : 1 秒.
####
Info: 自动添加约束: create_generated_clock {PLL_25to200_1/PLLInst_0/CLKOS} -source {PLL_25to200_1/PLLInst_0/CLKI} -multiply_by 32 -divide_by 8.
Info: 输出网表报告到文件D:\fpga\ac208\workspace\uart2\hq_run\top_import.rpt中.

#########################################################################
#
# 最大时钟频率(FMAX)报告
#
#########################################################################
#
# 注意: FMAX 的计算仅针对在同一时钟域内的寄存器到寄存器路径，
# 多周期路径、跨时钟域路径(包括主时钟及其生成时钟之间的路径)都将
# 被忽略。对于一个时钟及其反向时钟之间的路径， FMAX的计算通过按
# 频宽比(duty cycle)等比例扩展路径延迟得到。例如，假设有一
# 条路径的起点由时钟上升沿驱动而终点由同一时钟的下降沿驱动，
# 如果该时钟的频宽比为50，则计算FMAX时，路径延迟将乘以2(即
# 除以50%)。
#


# ***********************************************************************
# 时钟         : clk_25M
# 最小时钟周期 : 4457 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : led_wf1/cnt_reg[1]/Q  [激发时钟: clk_25M, 上升沿1]
终点     : led_wf1/cnt_reg[23]/D [捕获时钟: clk_25M, 上升沿2] 

数据产生路径
============================================================================================================
|              节点               |     单元     | 延迟 |     类型      | 位置 |        连线        | 扇出 |
============================================================================================================
| CLOCK'clk_25M                   |     N/A      |    0 |               |      | N/A                |      |
| clk_25M                         |     top      |    0 | clock_latency |      | clk_25M            | 1    |
| clk_25M_pad/I                   |    xsIOBI    |    0 |      net      |      | clk_25M            |      |
| clk_25M_pad/O                   |    xsIOBI    |  990 |     cell      |      | clk_25M_c          | 29   |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |    0 |      net      |      | clk_25M_c          |      |
| --                              |      --      |   -- |      --       | --   | --                 | --   |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |  347 |  rising_edge  |      | led_wf1/cnt[1]     | 4    |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |    0 |      net      |      | led_wf1/cnt[1]     |      |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |  261 |     cell      |      | led_wf1/_i_6/_n_1  | 2    |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_1  |      |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_3  | 2    |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_3  |      |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_5  | 2    |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_5  |      |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_7  | 2    |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_7  |      |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_9  | 2    |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_9  |      |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_11 | 2    |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_11 |      |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_13 | 2    |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_13 |      |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_15 | 2    |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_15 |      |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_17 | 2    |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_17 |      |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_19 | 2    |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_19 |      |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_21 | 2    |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_21 |      |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_23 | 2    |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_23 |      |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_25 | 2    |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_25 |      |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_27 | 2    |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_27 |      |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_29 | 2    |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_29 |      |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_31 | 2    |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_31 |      |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_33 | 2    |
| led_wf1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_33 |      |
| led_wf1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_35 | 2    |
| led_wf1/_i_6/bitAdd_19/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_35 |      |
| led_wf1/_i_6/bitAdd_19/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_37 | 2    |
| led_wf1/_i_6/bitAdd_20/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_37 |      |
| led_wf1/_i_6/bitAdd_20/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_39 | 2    |
| led_wf1/_i_6/bitAdd_21/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_39 |      |
| led_wf1/_i_6/bitAdd_21/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_41 | 2    |
| led_wf1/_i_6/bitAdd_22/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_41 |      |
| led_wf1/_i_6/bitAdd_22/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_43 | 1    |
| led_wf1/_i_6/bitAdd_23/xorcy/CI |   xsXORCY    |    0 |      net      |      | led_wf1/_i_6/_n_43 |      |
| led_wf1/_i_6/bitAdd_23/xorcy/O  |   xsXORCY    |  263 |     cell      |      | led_wf1/n_35[23]   | 1    |
| led_wf1/_i_31/I1                |   xsLUTSA2   |    0 |      net      |      | led_wf1/n_35[23]   |      |
| led_wf1/_i_31/O                 |   xsLUTSA2   |   81 |     cell      |      | led_wf1/n_34       | 1    |
| led_wf1/cnt_reg[23]/D           | xsDFFSA_K1C1 |    0 |      net      |      | led_wf1/n_34       |      |
============================================================================================================
时钟路径延迟         = 990       
数据路径延迟         = 4480       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 4133 
        总的连线延迟 = 0 
        逻辑级数     = 24 

[数据捕获路径]
=========================================================================================
|         节点          |     单元     | 延迟 |     类型      | 位置 |   连线    | 扇出 |
=========================================================================================
| CLOCK'clk_25M         |     N/A      |    0 |               |      | N/A       |      |
| clk_25M               |     top      |    0 | clock_latency |      | clk_25M   | 1    |
| clk_25M_pad/I         |    xsIOBI    |    0 |      net      |      | clk_25M   |      |
| clk_25M_pad/O         |    xsIOBI    |  990 |     cell      |      | clk_25M_c | 29   |
| led_wf1/cnt_reg[23]/C | xsDFFSA_K1C1 |    0 |      net      |      | clk_25M_c |      |
=========================================================================================

时钟路径延迟         = 990       
    时钟偏差         = 0 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 4480       + -23        - 0          - 0          
       = 4457
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


# ***********************************************************************
# 时钟         : seg_inst/clk_DRV_reg/Q
# 最小时钟周期 : 1769 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : seg_inst/HC595_CLK_CNT_reg[1]/Q [激发时钟: seg_inst/clk_DRV_reg/Q, 上升沿1]
终点     : seg_inst/HC595_CLK_CNT_reg[7]/D [捕获时钟: seg_inst/clk_DRV_reg/Q, 上升沿2] 

数据产生路径
====================================================================================================================
|               节点               |     单元     | 延迟 |     类型      | 位置 |           连线            | 扇出 |
====================================================================================================================
| CLOCK'seg_inst/clk_DRV_reg/Q     |     N/A      |    0 |               |      | N/A                       |      |
| seg_inst/clk_DRV_reg/Q           | xsDFFSA_K1C1 |    0 | clock_latency |      | seg_inst/clk_DRV          | 31   |
| seg_inst/HC595_CLK_CNT_reg[1]/C  | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/clk_DRV          |      |
| --                               |      --      |   -- |      --       | --   | --                        | --   |
| seg_inst/HC595_CLK_CNT_reg[1]/Q  | xsDFFSA_K1C1 |  347 |  rising_edge  |      | seg_inst/HC595_CLK_CNT[1] | 3    |
| seg_inst/_i_46/bitAdd_1/muxcy/S  |   xsMUXCY    |    0 |      net      |      | seg_inst/HC595_CLK_CNT[1] |      |
| seg_inst/_i_46/bitAdd_1/muxcy/O  |   xsMUXCY    |  261 |     cell      |      | seg_inst/_i_46/_n_1       | 2    |
| seg_inst/_i_46/bitAdd_2/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_1       |      |
| seg_inst/_i_46/bitAdd_2/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_3       | 2    |
| seg_inst/_i_46/bitAdd_3/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_3       |      |
| seg_inst/_i_46/bitAdd_3/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_5       | 2    |
| seg_inst/_i_46/bitAdd_4/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_5       |      |
| seg_inst/_i_46/bitAdd_4/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_7       | 2    |
| seg_inst/_i_46/bitAdd_5/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_7       |      |
| seg_inst/_i_46/bitAdd_5/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_9       | 2    |
| seg_inst/_i_46/bitAdd_6/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_9       |      |
| seg_inst/_i_46/bitAdd_6/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_11      | 1    |
| seg_inst/_i_46/bitAdd_7/xorcy/CI |   xsXORCY    |    0 |      net      |      | seg_inst/_i_46/_n_11      |      |
| seg_inst/_i_46/bitAdd_7/xorcy/O  |   xsXORCY    |  263 |     cell      |      | seg_inst/n_1026[7]        | 1    |
| seg_inst/_i_186/I2               |   xsLUTSA3   |    0 |      net      |      | seg_inst/n_1026[7]        |      |
| seg_inst/_i_186/O                |   xsLUTSA3   |   81 |     cell      |      | seg_inst/n_978            | 1    |
| seg_inst/HC595_CLK_CNT_reg[7]/D  | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/n_978            |      |
====================================================================================================================
时钟路径延迟         = 0         
数据路径延迟         = 1792       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 1445 
        总的连线延迟 = 0 
        逻辑级数     = 8 

[数据捕获路径]
==========================================================================================================
|              节点               |     单元     | 延迟 |     类型      | 位置 |       连线       | 扇出 |
==========================================================================================================
| CLOCK'seg_inst/clk_DRV_reg/Q    |     N/A      |    0 |               |      | N/A              |      |
| seg_inst/clk_DRV_reg/Q          | xsDFFSA_K1C1 |    0 | clock_latency |      | seg_inst/clk_DRV | 31   |
| seg_inst/HC595_CLK_CNT_reg[7]/C | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/clk_DRV |      |
==========================================================================================================

时钟路径延迟         = 0         
    时钟偏差         = 0 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 1792       + -23        - 0          - 0          
       = 1769
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


# ***********************************************************************
# 时钟         : PLL_25to200_1/PLLInst_0/CLKOS
# 最小时钟周期 : 3113 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : ahb_uart1/RX_DIV_cnt_reg[1]/Q  [激发时钟: PLL_25to200_1/PLLInst_0/CLKOS, 上升沿1]
终点     : ahb_uart1/RX_DIV_cnt_reg[15]/D [捕获时钟: PLL_25to200_1/PLLInst_0/CLKOS, 上升沿2] 

数据产生路径
======================================================================================================================
|                节点                 |     单元     | 延迟 |      类型      | 位置 |          连线           | 扇出 |
======================================================================================================================
| CLOCK'clk_25M                       |     N/A      |    0 |                |      | N/A                     |      |
| clk_25M                             |     top      |    0 | clock_latency  |      | clk_25M                 | 1    |
| clk_25M_pad/I                       |    xsIOBI    |    0 |      net       |      | clk_25M                 |      |
| clk_25M_pad/O                       |    xsIOBI    |  990 |      cell      |      | clk_25M_c               | 29   |
| PLL_25to200_1/PLLInst_0/CLKI        |   xsPLLSA    |    0 |      net       |      | clk_25M_c               |      |
| --                                  |      --      |   -- |       --       | --   | --                      | --   |
| CLOCK'PLL_25to200_1/PLLInst_0/CLKOS |     N/A      |    0 | tcst_gen_clock |      | N/A                     |      |
| PLL_25to200_1/PLLInst_0/CLKOS       |   xsPLLSA    |  990 | clock_latency  |      | CLK_CM3                 | 457  |
| ahb_uart1/RX_DIV_cnt_reg[1]/C       | xsDFFSA_K1C1 |    0 |      net       |      | CLK_CM3                 |      |
| --                                  |      --      |   -- |       --       | --   | --                      | --   |
| ahb_uart1/RX_DIV_cnt_reg[1]/Q       | xsDFFSA_K1C1 |  347 |  rising_edge   |      | ahb_uart1/RX_DIV_cnt[1] | 3    |
| ahb_uart1/_i_300/bitAdd_1/muxcy/S   |   xsMUXCY    |    0 |      net       |      | ahb_uart1/RX_DIV_cnt[1] |      |
| ahb_uart1/_i_300/bitAdd_1/muxcy/O   |   xsMUXCY    |  261 |      cell      |      | ahb_uart1/_i_300/_n_1   | 2    |
| ahb_uart1/_i_300/bitAdd_2/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_1   |      |
| ahb_uart1/_i_300/bitAdd_2/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_3   | 2    |
| ahb_uart1/_i_300/bitAdd_3/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_3   |      |
| ahb_uart1/_i_300/bitAdd_3/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_5   | 2    |
| ahb_uart1/_i_300/bitAdd_4/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_5   |      |
| ahb_uart1/_i_300/bitAdd_4/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_7   | 2    |
| ahb_uart1/_i_300/bitAdd_5/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_7   |      |
| ahb_uart1/_i_300/bitAdd_5/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_9   | 2    |
| ahb_uart1/_i_300/bitAdd_6/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_9   |      |
| ahb_uart1/_i_300/bitAdd_6/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_11  | 2    |
| ahb_uart1/_i_300/bitAdd_7/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_11  |      |
| ahb_uart1/_i_300/bitAdd_7/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_13  | 2    |
| ahb_uart1/_i_300/bitAdd_8/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_13  |      |
| ahb_uart1/_i_300/bitAdd_8/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_15  | 2    |
| ahb_uart1/_i_300/bitAdd_9/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_15  |      |
| ahb_uart1/_i_300/bitAdd_9/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_17  | 2    |
| ahb_uart1/_i_300/bitAdd_10/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_17  |      |
| ahb_uart1/_i_300/bitAdd_10/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_19  | 2    |
| ahb_uart1/_i_300/bitAdd_11/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_19  |      |
| ahb_uart1/_i_300/bitAdd_11/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_21  | 2    |
| ahb_uart1/_i_300/bitAdd_12/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_21  |      |
| ahb_uart1/_i_300/bitAdd_12/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_23  | 2    |
| ahb_uart1/_i_300/bitAdd_13/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_23  |      |
| ahb_uart1/_i_300/bitAdd_13/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_25  | 2    |
| ahb_uart1/_i_300/bitAdd_14/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_25  |      |
| ahb_uart1/_i_300/bitAdd_14/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_27  | 1    |
| ahb_uart1/_i_300/bitAdd_15/xorcy/CI |   xsXORCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_27  |      |
| ahb_uart1/_i_300/bitAdd_15/xorcy/O  |   xsXORCY    |  263 |      cell      |      | ahb_uart1/n_836[15]     | 1    |
| ahb_uart1/_i_400/I0                 |   xsLUTSA3   |    0 |      net       |      | ahb_uart1/n_836[15]     |      |
| ahb_uart1/_i_400/O                  |   xsLUTSA3   |   81 |      cell      |      | ahb_uart1/n_818         | 1    |
| ahb_uart1/RX_DIV_cnt_reg[15]/D      | xsDFFSA_K1C1 |    0 |      net       |      | ahb_uart1/n_818         |      |
======================================================================================================================
时钟路径延迟         = 990       
数据路径延迟         = 3136       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 2789 
        总的连线延迟 = 0 
        逻辑级数     = 16 

[数据捕获路径]
========================================================================================================
|                节点                 |     单元     | 延迟 |      类型      | 位置 |   连线    | 扇出 |
========================================================================================================
| CLOCK'clk_25M                       |     N/A      |    0 |                |      | N/A       |      |
| clk_25M                             |     top      |    0 | clock_latency  |      | clk_25M   | 1    |
| clk_25M_pad/I                       |    xsIOBI    |    0 |      net       |      | clk_25M   |      |
| clk_25M_pad/O                       |    xsIOBI    |  990 |      cell      |      | clk_25M_c | 29   |
| PLL_25to200_1/PLLInst_0/CLKI        |   xsPLLSA    |    0 |      net       |      | clk_25M_c |      |
| --                                  |      --      |   -- |       --       | --   | --        | --   |
| CLOCK'PLL_25to200_1/PLLInst_0/CLKOS |     N/A      |    0 | tcst_gen_clock |      | N/A       |      |
| PLL_25to200_1/PLLInst_0/CLKOS       |   xsPLLSA    |  990 | clock_latency  |      | CLK_CM3   | 457  |
| ahb_uart1/RX_DIV_cnt_reg[15]/C      | xsDFFSA_K1C1 |    0 |      net       |      | CLK_CM3   |      |
========================================================================================================

时钟路径延迟         = 990       
    时钟偏差         = 0 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 3136       + -23        - 0          - 0          
       = 3113
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


#########################################################################
# 时钟频率总结
#########################################################################
最慢时钟     : clk_25M
最小时钟周期 : 4457 ps
最大时钟频率 : 224.4 MHz
#########################################################################
clk_25M                       : 224.4 Mhz
seg_inst/clk_DRV_reg/Q        : 565.3 Mhz
PLL_25to200_1/PLLInst_0/CLKOS : 321.2 Mhz


Info: 检查时序约束 ....
Info: 已完成.
Info: 检查物理约束 ....
Info: 已完成.
Info: 网表整理(nl.sweep) 开始 ....
Info: 共有 0 个节点被 nl.sweep 删除.
Info: 网表整理(nl.sweep) 结束.

WARN(NCHK-CLK001): 连线 seg_inst/clk_DRV 混合了时钟和数据连接.
-- 非时钟引脚 --
   seg_inst/clk_DRV_reg_ctrlmux.I0
[说明]上述情况通常源自生成时钟，例如通过计数进行分频的逻辑。
如果确实是这种情况而且是必须的(例如不能用PLL/DCM分频替代)，
请别忘为相关连线显式地指定时钟约束。否则，这种时钟和数据混
合的描述方式是不推荐使用的，请复查并修改。

#=============oOOOo================oOOOo=============
# 组装(Packing)
#====================================================
Info: 开始组装(packing).
Info: 将 ahb_uart1/RX_samp_regs_reg[5] 吸收到 IREG.
Info: 将 led_wf1/led_sig_reg[3]_dup1 吸收到 OREG.
Info: 将 led_wf1/led_sig_reg[2]_dup1 吸收到 OREG.
Info: 将 led_wf1/led_sig_reg[1]_dup1 吸收到 OREG.
Info: 将 led_wf1/led_sig_reg[0]_dup1 吸收到 OREG.
Info: 将 ahb_uart1/TX_shift_reg_reg[0] 吸收到 OREG.
Info: 将 seg_inst/SH_CLK_reg 吸收到 OREG.
Info: 将 seg_inst/LD_CLK_reg 吸收到 OREG.
Info: 将 seg_inst/HC_DAT_reg_dup1 吸收到 OREG.
Info: 将 led_wf1/led_sig_reg[0]_dup2 吸收到 OREG.
Info: 开始组装预处理.
Info: 完成组装预处理.
Info: CM3                         1.
Info: IOLOGIC                    10.
Info:     IREG_OREG              10.
Info: PIO                        53.
Info: PLL_25K                     1.
Info: SLICEL                     45.
Info:     CARRY                  24.
Info:     MUXF7                   5.
Info:     MUXF8                  16.
Info: SLICEL(LE)                603.
Info:     LUT                    94.
Info:     LUT REG               175.
Info:     REG                   334.
Info: 完成组装.

Info: Start gpack.
Info: Done gpack.
Info: 开始建立物理网表.
Info:   为 53   个 PIO        建立了物理网表 .
Info:   为 10   个 IOLOGIC    建立了物理网表 .
Info:   为 1    个 PLL_25K    建立了物理网表 .
Info:   为 1    个 CM3        建立了物理网表 .
Info:   为 243  个 SLICEL     建立了物理网表 .
Info: 完成建立物理网表.
Info: CM3                         1.
Info: IOLOGIC                    10.
Info:     IREG_OREG              10.
Info: PIO                        53.
Info: PLL_25K                     1.
Info: SLICEL                    243.
Info:     CARRY                  24.
Info:     LOGIC                 198.
Info:     MUXF7                   5.
Info:     MUXF8                  16.
####
Info: 组装执行时间 : 6 秒.
Info: 输出网表报告到文件D:\fpga\ac208\workspace\uart2\hq_run\top_map.rpt中.
Info: 检查时序约束 ....
Info: 已完成.

#=============oOOOo================oOOOo=============
# 布局(Placement)
#====================================================
Info: 开始布局(placement).
Info: 布局模式: 时序优化.
Info: 时序优化强度: 标准.
Info: CE/SR NET max fanout = 2000.
Info: Best achievable WNS = 3535
[V]PL-STAT-SLICE:  4.76097 = 243 / 5104
[V]: Identify CE/SR net...
Info: 元件实例 SWDIO 已固定于 C1.
Info: 元件实例 clk_25M 已固定于 H13.
Info: 元件实例 SWCLK 已固定于 H1.
Info: 元件实例 key_pin[2] 已固定于 F5.
Info: 元件实例 key_pin[1] 已固定于 E5.
Info: 元件实例 key_pin[0] 已固定于 D5.
Info: 元件实例 uart_DAP_rx 已固定于 C5.
Info: 元件实例 uart_ch340_rx 已固定于 C15.
Info: 元件实例 led_core 已固定于 B6.
Info: 元件实例 SRAM_ADDR[18] 已固定于 R5.
Info: 元件实例 SRAM_ADDR[17] 已固定于 P15.
Info: 元件实例 SRAM_ADDR[16] 已固定于 R15.
Info: 元件实例 SRAM_ADDR[15] 已固定于 P14.
Info: 元件实例 SRAM_ADDR[14] 已固定于 P4.
Info: 元件实例 SRAM_ADDR[13] 已固定于 R4.
Info: 元件实例 SRAM_ADDR[12] 已固定于 P3.
Info: 元件实例 SRAM_ADDR[11] 已固定于 R3.
Info: 元件实例 SRAM_ADDR[10] 已固定于 R2.
Info: 元件实例 SRAM_ADDR[9] 已固定于 M3.
Info: 元件实例 SRAM_ADDR[8] 已固定于 N3.
Info: 元件实例 SRAM_ADDR[7] 已固定于 L5.
Info: 元件实例 SRAM_ADDR[6] 已固定于 M4.
Info: 元件实例 SRAM_ADDR[5] 已固定于 N5.
Info: 元件实例 SRAM_ADDR[4] 已固定于 M12.
Info: 元件实例 SRAM_ADDR[3] 已固定于 N14.
Info: 元件实例 SRAM_ADDR[2] 已固定于 N15.
Info: 元件实例 SRAM_ADDR[1] 已固定于 M13.
Info: 元件实例 SRAM_ADDR[0] 已固定于 L11.
Info: 元件实例 SRAM_nWE 已固定于 L6.
Info: 元件实例 SRAM_nOE 已固定于 R14.
Info: 元件实例 SRAM_nCE 已固定于 N12.
Info: 元件实例 SRAM_nLB 已固定于 R13.
Info: 元件实例 SRAM_nUB 已固定于 P13.
Info: 元件实例 flash_sclk 已固定于 A1.
Info: 元件实例 flash_cs 已固定于 A8.
Info: 元件实例 flash_mosi 已固定于 G2.
Info: 元件实例 led_pin[3] 已固定于 E14.
Info: 元件实例 led_pin[2] 已固定于 F14.
Info: 元件实例 led_pin[1] 已固定于 G15.
Info: 元件实例 led_pin[0] 已固定于 D15.
Info: 元件实例 beep_pin 已固定于 E13.
Info: 元件实例 uart_DAP_tx 已固定于 C12.
Info: 元件实例 uart_ch340_tx 已固定于 E12.
Info: 元件实例 sd_sclk 已固定于 E11.
Info: 元件实例 sd_cs 已固定于 D11.
Info: 元件实例 sd_mosi 已固定于 D12.
Info: 元件实例 w5500_sclk 已固定于 L15.
Info: 元件实例 w5500_cs 已固定于 K9.
Info: 元件实例 w5500_mosi 已固定于 M15.
Info: 元件实例 seg7_SH_CP 已固定于 E4.
Info: 元件实例 seg7_ST_CP 已固定于 G6.
Info: 元件实例 seg7_DS 已固定于 H2.
Info: 元件实例 osc_c6_pin 已固定于 C6.
----
Info: 布局第1阶段(总共3阶段) (签名=438,60,1).
----
Info: 进度   3%, WNS = -10430.
Info: 进度   7%, WNS = -12119.
Info: 进度  10%, WNS =  -8317.
Info: 进度  13%, WNS =  -6602.
Info: 进度  17%, WNS =  -4861.
Info: 进度  20%, WNS =  -5949.
Info: 进度  22%, WNS =  -3657.
Info: 进度  23%, WNS =  -3848.
Info: 进度  25%, WNS =  -3318.
Info: 进度  27%, WNS =  -2852.
Info: 进度  28%, WNS =  -2577.
Info: 进度  30%, WNS =  -2173.
Info: 进度  33%, WNS =  -4422.
Info: 进度  35%, WNS =  -2068.
Info: 进度  37%, WNS =  -1843.
Info: 进度  38%, WNS =  -1218.
Info: 进度  40%, WNS =  -1568.
Info: 进度  42%, WNS =  -1167.
Info: 进度  43%, WNS =  -1340.
Info: 进度  47%, WNS =   -938.
Info: 进度  48%, WNS =   -278.
Info: 进度  50%, WNS =   -278.
Info: 进度  53%, WNS =   -693.
Info: 进度  55%, WNS =    -58.
Info: 进度  57%, WNS =    -49.
Info: 进度  58%, WNS =     70.
Info: 进度  60%, WNS =     82.
Info: 进度  63%, WNS =   -348.
Info: 进度  67%, WNS =   -330.
Info: 进度  68%, WNS =    142.
Info: 进度  70%, WNS =   -168.
Info: 进度  73%, WNS =    307.
Info: 进度  77%, WNS =  -1178.
Info: 进度  80%, WNS =  -2108.
Info: 进度  83%, WNS =  -1728.
Info: 进度  87%, WNS =  -1368.
Info: 进度  88%, WNS =    210.
Info: 进度  90%, WNS =  -2178.
Info: 进度  93%, WNS =   -620.
Info: 进度  97%, WNS =  -1588.
Info: 进度  99%, WNS =  -1258.
Info: 进度 100%, WNS =    210.
----
Info: 布局第2阶段(总共3阶段) (签名=3,10,1).
----
Info: 进度  10%, WNS =    472.
Info: 进度  20%, WNS =    762.
Info: 进度  30%, WNS =    442.
Info: 进度  40%, WNS =    792.
Info: 进度  50%, WNS =    792.
Info: 进度  60%, WNS =    792.
Info: 进度  70%, WNS =    792.
Info: 进度  80%, WNS =    792.
Info: 进度  90%, WNS =    792.
Info: 进度 100%, WNS =    792.
----
Info: 布局第3阶段(总共3阶段) (签名=1,10,1).
----
Info: 进度   0%, WNS =    792.
Info: 进度  10%, WNS =    792.
Info: 进度  30%, WNS =    792.
Info: 进度  50%, WNS =    792.
Info: 进度  70%, WNS =    570.
Info: 进度  90%, WNS =    792.
Info: 进度 100%, WNS =    792.
----
Info: 布局结果最终WNS = 791.
----
Info: 完成布局.

Info: 开始网表校正.
Info: 完成网表校正.
####
Info: 布局执行时间 : 2 秒.
####
Info: 输出网表报告到文件D:\fpga\ac208\workspace\uart2\hq_run\top_place.rpt中.
Info: 检查时序约束 ....
Info: 已完成.

#=============oOOOo================oOOOo=============
# 布线(Routing)
#====================================================
Info: 布线模式 : timing.
Info: 优化强度 : std.
Info: 读入布线资源并检查网表 ....
Info: 当前网表中有 310 个元件例示(instance).
Info: 总共需要对 847 条连线 (3212 连接点) 进行布线.
Info: 连线 CLK_CM3 指定为 PCLK (由 placer).
Info: 连线 seg_inst/clk_DRV 指定为 PCLK (由 placer).
Info: 连线 clk_25M_c 指定为 PCLK (由 placer).
Info: 开始布线(routing).

Info: set customeized options 

| X1/X2 | X2H | X12D | X4/X6 |  XL |  LH |  LV | LVB | BNC | GFAN | X120 | X0-X0 | X1-X2 | X4-X6 
|   5   |   5 |   5  |   2   |   3 |   6 |   6 |   6 |   6 |   6  |  50  |   3   |   4   |   7   

| MALL | MLONG | MX0  | X12RAM | X46RAM | X12VIQ | X46VIQ | X12CLKV | PLO | CLO | X-LOCAL | CLKV+ | GFANn | GNDfo | GNDlut 
|   1  |   1   |   1  |    2   |    2   |    3   |    2   |     5   |  10 |   5 |    0    |   1   |   2   |    0  |    0   

Info: 第  0 轮 : 还需要对 693   条连线 (1953  连接点)进行布线.
Info: 第  1 轮 : 还需要对 82    条连线 (56    连接点)进行布线.
Info: 第  2 轮 : 还需要对 15    条连线 (12    连接点)进行布线.
Info: 第  3 轮 : 还需要对 0     条连线 (0     连接点)进行布线.

Info: 完成布线.

Info: 开始更新物理网表.
Info:   为 106  个 SLICEL     建立了物理网表 .
Info:   为 62   个 TIEOFF     建立了物理网表 .
Info: 完成更新物理网表.
####
Info: 布线执行时间 : 4 秒.
####
 
Info: 生成最差时序余量(WNS)报告 ...
=============================================
Clock Name   Req Period  Setup WNS   Hold WNS
---------------------------------------------
clkbase           40000      34776        375
clkCM3             5000       -814        275
=============================================
【汇总】
WARN(WNS-W2): Setup WNS = -814, *不满足* 时序目标!.
Info(wns-ok): Hold  WNS = 275, 满足时序目标.
====
Info: 完成WNS报告.
Info:   (可在文件 "D:/fpga/ac208/workspace/uart2/hq_run/top_slack.rpt" 中检查更详细信息).
====
Info: 输出网表报告到文件D:\fpga\ac208\workspace\uart2\hq_run\top_route.rpt中.

#########################################################################
#
# 最大时钟频率(FMAX)报告
#
#########################################################################
#
# 注意: FMAX 的计算仅针对在同一时钟域内的寄存器到寄存器路径，
# 多周期路径、跨时钟域路径(包括主时钟及其生成时钟之间的路径)都将
# 被忽略。对于一个时钟及其反向时钟之间的路径， FMAX的计算通过按
# 频宽比(duty cycle)等比例扩展路径延迟得到。例如，假设有一
# 条路径的起点由时钟上升沿驱动而终点由同一时钟的下降沿驱动，
# 如果该时钟的频宽比为50，则计算FMAX时，路径延迟将乘以2(即
# 除以50%)。
#


# ***********************************************************************
# 时钟         : clkbase
# 最小时钟周期 : 5224 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : led_wf1/cnt[15]/DMUX [激发时钟: clkbase, 上升沿1]
终点     : osc_c6_pin_MGIOL/CE  [捕获时钟: clkbase, 上升沿2] 

数据产生路径
===============================================================================================================
|            节点             |  单元   |  延迟  |     类型      |   位置   |           连线           | 扇出 |
===============================================================================================================
| CLOCK'clkbase               |   N/A   |      0 |               |          | N/A                      |      |
| clk_25M                     |   top   |      0 | clock_latency |          | clk_25M                  | 1    |
| clk_25M/PAD#bidir_in        |   PIO   |      0 |      net      | PT79A    | clk_25M                  | 1    |
| clk_25M/PADDI               |   PIO   |   1091 |   PADI_DEL    |          | clk_25M_c                | 12   |
| led_wf1/cnt[15]/CLK         | SLICEL  | 1735.4 |      net      | R14C81L  | clk_25M_c                |      |
| --                          |   --    |     -- |      --       | --       | --                       | --   |
| led_wf1/cnt[15]/DMUX        | SLICEL  |   47.7 |    Tshcko     |          | led_wf1/cnt[9]           | 2    |
| led_wf1/_i_2/_i_0_rkd_14/A5 | SLICEL  |    656 |      net      | R14C80L  | led_wf1/cnt[9]           |      |
| led_wf1/_i_2/_i_0_rkd_14/A  | SLICEL  |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_14 | 1    |
| led_wf1/_i_2/_i_0_rkd_14/B5 | SLICEL  |    205 |      net      | R14C80L  | led_wf1/_i_2/_i_0_rkd_14 |      |
| led_wf1/_i_2/_i_0_rkd_14/B  | SLICEL  |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_19 | 1    |
| led_wf1/_i_2/_i_0_rkd_14/D1 | SLICEL  |  486.4 |      net      | R14C80L  | led_wf1/_i_2/_i_0_rkd_19 |      |
| led_wf1/_i_2/_i_0_rkd_14/D  | SLICEL  |   75.1 |     Tilo      |          | _n_2063                  | 1    |
| led_wf1/cnt[16]/D5          | SLICEL  |  642.4 |      net      | R14C82L  | _n_2063                  |      |
| led_wf1/cnt[16]/D           | SLICEL  |   75.1 |     Tilo      |          | _n_2062                  | 21   |
| osc_c6_pin_MGIOL/CE         | IOLOGIC |   2802 |      net      | IOL_T43C | _n_2062                  |      |
===============================================================================================================
时钟路径延迟         = 2826.4    
数据路径延迟         = 5140       (Tdatp)
     clock-to-q 延迟 = 47.7 
        总的单元延迟 = 300.4 
        总的连线延迟 = 4791.9 
        逻辑级数     = 4 

[数据捕获路径]
=========================================================================================
|         节点         |  单元   |  延迟  |     类型      |   位置   |   连线    | 扇出 |
=========================================================================================
| CLOCK'clkbase        |   N/A   |      0 |               |          | N/A       |      |
| clk_25M              |   top   |      0 | clock_latency |          | clk_25M   | 1    |
| clk_25M/PAD#bidir_in |   PIO   |      0 |      net      | PT79A    | clk_25M   | 1    |
| clk_25M/PADDI        |   PIO   |   1091 |   PADI_DEL    |          | clk_25M_c | 12   |
| osc_c6_pin_MGIOL/CLK | IOLOGIC | 1672.4 |      net      | IOL_T43C | clk_25M_c |      |
=========================================================================================

时钟路径延迟         = 2763.4    
    时钟偏差         = -63 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 5140       + 21         - 0          - -63        
       = 5224
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


# ***********************************************************************
# 时钟         : clkCM3
# 最小时钟周期 : 5813.8 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : ahb_uart1/n_81/DQ           [激发时钟: clkCM3, 上升沿1]
终点     : uart_ch340_tx_MGIOL/TXDATA0 [捕获时钟: clkCM3, 上升沿2] 

数据产生路径
=====================================================================================================================
|              节点              |  单元   |  延迟  |     类型      |   位置   |            连线             | 扇出 |
=====================================================================================================================
| CLOCK'clkCM3                   |   N/A   |      0 |               |          | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS  | PLL_25K |      0 | clock_latency |          | CLK_CM3                     | 213  |
| ahb_uart1/n_81/CLK             | SLICEL  | 1096.4 |      net      | R20C36M  | CLK_CM3                     |      |
| --                             |   --    |     -- |      --       | --       | --                          | --   |
| ahb_uart1/n_81/DQ              | SLICEL  |   30.5 |     Tcko      |          | ahb_uart1/TX_fifo_wr_ptr[0] | 11   |
| _n_2169/A5                     | SLICEL  |   1392 |      net      | R20C36L  | ahb_uart1/TX_fifo_wr_ptr[0] |      |
| _n_2169/A                      | SLICEL  |   75.1 |     Tilo      |          | _n_2169                     | 1    |
| _n_2169/B5                     | SLICEL  |    205 |      net      | R20C36L  | _n_2169                     |      |
| _n_2169/B                      | SLICEL  |   75.1 |     Tilo      |          | net_extracted_nHQX36        | 6    |
| ahb_uart1/TX_fifo_rd_ptr[3]/D1 | SLICEL  |  566.5 |      net      | R20C38L  | net_extracted_nHQX36        |      |
| ahb_uart1/TX_fifo_rd_ptr[3]/D  | SLICEL  |   75.1 |     Tilo      |          | TARGEXP0HRDATA[2]           | 13   |
| ahb_uart1/n_737/A3             | SLICEL  |  519.6 |      net      | R18C39L  | TARGEXP0HRDATA[2]           |      |
| ahb_uart1/n_737/A              | SLICEL  |   75.1 |     Tilo      |          | ahb_uart1/n_737             | 1    |
| uart_ch340_tx_MGIOL/TXDATA0    | IOLOGIC | 2476.7 |      net      | IOL_T70A | ahb_uart1/n_737             |      |
=====================================================================================================================
时钟路径延迟         = 1096.4    
数据路径延迟         = 5490.8     (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 300.4 
        总的连线延迟 = 5159.9 
        逻辑级数     = 4 

[数据捕获路径]
================================================================================================
|             节点              |  单元   |  延迟  |     类型      |   位置   |  连线   | 扇出 |
================================================================================================
| CLOCK'clkCM3                  |   N/A   |      0 |               |          | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS | PLL_25K |      0 | clock_latency |          | CLK_CM3 | 213  |
| uart_ch340_tx_MGIOL/CLK       | IOLOGIC | 1057.4 |      net      | IOL_T70A | CLK_CM3 |      |
================================================================================================

时钟路径延迟         = 1057.4    
    时钟偏差         = -39 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 5490.8     + 284        - 0          - -39        
       = 5813.8
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


#########################################################################
# 时钟频率总结
#########################################################################
最慢时钟     : clkCM3
最小时钟周期 : 5813.8 ps
最大时钟频率 : 172 MHz
#########################################################################
clkbase : 191.4 Mhz
clkCM3  : 172.0 Mhz



#=============oOOOo================oOOOo=============
# 位流生成
#====================================================
Info: 载入器件信息 ....
Info: 载入设计 ....
Info: 输出位流文件 top.bit ....
Info: 完成.
####
Info: 位流生成执行时间 : 1 秒.
####
