#Ignores for VHDL

# Ignores for Verilog
verilog/work/

# Ignore Vim Swapfiles
*.swp

# Ignore complied directories
boostdsp/
boostdsp_tb/

# Ignore Doxygen output
doc/html/
doc/latex/

vsim.wlf
modelsim.ini
transcript
vsim_stacktrace.vstf

