

================================================================
== Vivado HLS Report for 'ov7670_buffer'
================================================================
* Date:           Wed Sep 23 10:37:07 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        filtro_buffer
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     52|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      68|    104|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        -|      -|      65|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     133|    276|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |ov7670_buffer_AXILiteS_s_axi_U  |ov7670_buffer_AXILiteS_s_axi  |        0|      0|  68|  104|
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |Total                           |                              |        0|      0|  68|  104|
    +--------------------------------+------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op25_write_state2         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op27_write_state2         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op28_write_state3         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state3         |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |outStream_CHROMA_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_CHROMA_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_LUMA_V_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_LUMA_V_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |outStream_CHROMA_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_LUMA_V_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state2_io                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                     |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_90_p2                         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  52|          20|          18|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |inStream_V_V_0_data_out           |   9|          2|    8|         16|
    |inStream_V_V_0_state              |  15|          3|    2|          6|
    |inStream_V_V_TDATA_blk_n          |   9|          2|    1|          2|
    |outStream_CHROMA_V_V_1_data_out   |   9|          2|    8|         16|
    |outStream_CHROMA_V_V_1_state      |  15|          3|    2|          6|
    |outStream_CHROMA_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |outStream_LUMA_V_V_1_data_out     |   9|          2|    8|         16|
    |outStream_LUMA_V_V_1_state        |  15|          3|    2|          6|
    |outStream_LUMA_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 120|         25|   34|         76|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |grayscale_valid                   |  1|   0|    1|          0|
    |grayscale_valid_load_reg_111      |  1|   0|    1|          0|
    |inStream_V_V_0_payload_A          |  8|   0|    8|          0|
    |inStream_V_V_0_payload_B          |  8|   0|    8|          0|
    |inStream_V_V_0_sel_rd             |  1|   0|    1|          0|
    |inStream_V_V_0_sel_wr             |  1|   0|    1|          0|
    |inStream_V_V_0_state              |  2|   0|    2|          0|
    |outStream_CHROMA_V_V_1_payload_A  |  8|   0|    8|          0|
    |outStream_CHROMA_V_V_1_payload_B  |  8|   0|    8|          0|
    |outStream_CHROMA_V_V_1_sel_rd     |  1|   0|    1|          0|
    |outStream_CHROMA_V_V_1_sel_wr     |  1|   0|    1|          0|
    |outStream_CHROMA_V_V_1_state      |  2|   0|    2|          0|
    |outStream_LUMA_V_V_1_payload_A    |  8|   0|    8|          0|
    |outStream_LUMA_V_V_1_payload_B    |  8|   0|    8|          0|
    |outStream_LUMA_V_V_1_sel_rd       |  1|   0|    1|          0|
    |outStream_LUMA_V_V_1_sel_wr       |  1|   0|    1|          0|
    |outStream_LUMA_V_V_1_state        |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 65|   0|   65|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID       |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY       | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR        |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA         |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB         |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID       |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY       | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR        |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA         | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP         | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP         | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|ap_clk                       |  in |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|m_axi_gmem_AWVALID           | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWREADY           |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWADDR            | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWID              | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWLEN             | out |    8|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWSIZE            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWBURST           | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWLOCK            | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWCACHE           | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWPROT            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWQOS             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWREGION          | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWUSER            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WVALID            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WREADY            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WDATA             | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WSTRB             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WLAST             | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WID               | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WUSER             | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARVALID           | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARREADY           |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARADDR            | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARID              | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARLEN             | out |    8|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARSIZE            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARBURST           | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARLOCK            | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARCACHE           | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARPROT            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARQOS             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARREGION          | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARUSER            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RVALID            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RREADY            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RDATA             |  in |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RLAST             |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RID               |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RUSER             |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RRESP             |  in |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BVALID            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BREADY            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BRESP             |  in |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BID               |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BUSER             |  in |    1|    m_axi   |         gmem         |    pointer   |
|inStream_V_V_TDATA           |  in |    8|    axis    |     inStream_V_V     |    pointer   |
|inStream_V_V_TVALID          |  in |    1|    axis    |     inStream_V_V     |    pointer   |
|inStream_V_V_TREADY          | out |    1|    axis    |     inStream_V_V     |    pointer   |
|enable_raw_stream            |  in |    1|   ap_none  |   enable_raw_stream  |    scalar    |
|outStream_LUMA_V_V_TDATA     | out |    8|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_LUMA_V_V_TVALID    | out |    1|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_LUMA_V_V_TREADY    |  in |    1|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_CHROMA_V_V_TDATA   | out |    8|    axis    | outStream_CHROMA_V_V |    pointer   |
|outStream_CHROMA_V_V_TVALID  | out |    1|    axis    | outStream_CHROMA_V_V |    pointer   |
|outStream_CHROMA_V_V_TREADY  |  in |    1|    axis    | outStream_CHROMA_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

