# FPGA_Research_Project
This is the first repo created for the Chip creation project under Prof. Akhilesh Jaiswal. Containing SVerilog design files
