

================================================================
== Vitis HLS Report for 'processImage'
================================================================
* Date:           Tue Jul 30 14:25:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+-----------+-----+-------+---------+
        |                                                                    |                                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min   |    max    | min |  max  |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+-----------+-----+-------+---------+
        |grp_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2_fu_259  |processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2  |        ?|        ?|         ?|          ?|    ?|      ?|       no|
        |grp_cascadeClassifier_fu_269                                        |cascadeClassifier                                        |       16|    11854|  0.103 us|  76.363 us|   16|  11854|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+-----------+-----+-------+---------+

        * Loop: 
        +-----------+---------+---------+------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+------------+-----------+-----------+------+----------+
        |- Pixely   |        ?|        ?|           ?|          -|          -|     ?|        no|
        | + Pixelx  |        ?|        ?|  21 ~ 11904|          -|          -|     ?|        no|
        +-----------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 94
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 94 
45 --> 46 
46 --> 47 
47 --> 48 93 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 44 
94 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_y = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:121]   --->   Operation 95 'alloca' 'p_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%result_size_0 = alloca i32 1"   --->   Operation 96 'alloca' 'result_size_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 97 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sum_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sum_col"   --->   Operation 98 'read' 'sum_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sum_row_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sum_row"   --->   Operation 99 'read' 'sum_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%SUM1_data = alloca i64 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:128]   --->   Operation 100 'alloca' 'SUM1_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%SQSUM1_data = alloca i64 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:128]   --->   Operation 101 'alloca' 'SQSUM1_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%cast = zext i32 %sum_row_read"   --->   Operation 102 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %sum_col_read"   --->   Operation 103 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [5/5] (3.87ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 104 'mul' 'bound' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %p_read_1, i32 %result_size_0"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln121 = store i31 0, i31 %p_y" [benchmarks/rosetta/face-detection/src/face_detect.cpp:121]   --->   Operation 106 'store' 'store_ln121' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 107 [4/5] (3.87ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 107 'mul' 'bound' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 108 [3/5] (3.87ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 108 'mul' 'bound' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 109 [2/5] (3.87ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 109 'mul' 'bound' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 110 [1/5] (3.87ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 110 'mul' 'bound' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2, i32 %sum_col_read, i64 %bound, i8 %IMG1_data, i32 %SUM1_data, i32 %SQSUM1_data"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%winSize_width_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %winSize_width_val"   --->   Operation 116 'read' 'winSize_width_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%factor_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %factor"   --->   Operation 117 'read' 'factor_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2, i32 %sum_col_read, i64 %bound, i8 %IMG1_data, i32 %SUM1_data, i32 %SQSUM1_data"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 119 [1/1] (2.55ns)   --->   "%add_ln132 = add i32 %sum_col_read, i32 4294967272" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 119 'add' 'add_ln132' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln132_1 = add i32 %sum_row_read, i32 4294967272" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 120 'add' 'add_ln132_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln132 = br void %Pixelx" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 121 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%y_1 = load i31 %p_y" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 122 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i31 %y_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 123 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.55ns)   --->   "%icmp_ln132 = icmp_slt  i32 %zext_ln132, i32 %add_ln132_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 124 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (2.52ns)   --->   "%y = add i31 %y_1, i31 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 125 'add' 'y' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.end35.loopexit, void %Pixelx.split" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 126 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i31 %y_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 127 'trunc' 'trunc_ln132' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_8 : Operation 128 [7/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 128 'sitofp' 'conv1' <Predicate = (icmp_ln132)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%result_size_0_load = load i32 %result_size_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:149]   --->   Operation 129 'load' 'result_size_0_load' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln149 = ret i32 %result_size_0_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:149]   --->   Operation 130 'ret' 'ret_ln149' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.31>
ST_9 : Operation 131 [6/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 131 'sitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.31>
ST_10 : Operation 132 [5/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 132 'sitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.31>
ST_11 : Operation 133 [4/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 133 'sitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.31>
ST_12 : Operation 134 [3/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 134 'sitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.31>
ST_13 : Operation 135 [2/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 135 'sitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.31>
ST_14 : Operation 136 [1/7] (6.31ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 136 'sitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 137 [8/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 137 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 138 [7/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 138 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 139 [6/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 139 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 140 [5/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 140 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 141 [4/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 141 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 142 [3/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 142 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 143 [2/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 143 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 144 [1/8] (2.56ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 144 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.73>
ST_23 : Operation 145 [4/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign_1, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 145 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.73>
ST_24 : Operation 146 [4/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 146 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%value_assign_1_to_int = bitcast i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 147 'bitcast' 'value_assign_1_to_int' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_assign_1_to_int, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 148 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%empty = trunc i32 %value_assign_1_to_int" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 149 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (1.91ns)   --->   "%notlhs = icmp_ne  i8 %tmp_1, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 150 'icmp' 'notlhs' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [1/1] (2.28ns)   --->   "%notrhs = icmp_eq  i23 %empty, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 151 'icmp' 'notrhs' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 152 [3/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign_1, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 152 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.73>
ST_25 : Operation 153 [3/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 153 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 154 [2/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign_1, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 154 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.73>
ST_26 : Operation 155 [2/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 155 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 156 [1/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign_1, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 156 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.41>
ST_27 : Operation 157 [1/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 157 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node cond_i15)   --->   "%empty_22 = or i1 %notrhs, i1 %notlhs" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 158 'or' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node cond_i15)   --->   "%empty_23 = and i1 %empty_22, i1 %tmp_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 159 'and' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (1.48ns) (out node of the LUT)   --->   "%cond_i15 = select i1 %empty_23, i64 0.5, i64 -0.5" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 160 'select' 'cond_i15' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.64>
ST_28 : Operation 161 [16/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 161 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.64>
ST_29 : Operation 162 [15/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 162 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.64>
ST_30 : Operation 163 [14/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 163 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.64>
ST_31 : Operation 164 [13/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 164 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.64>
ST_32 : Operation 165 [12/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 165 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.64>
ST_33 : Operation 166 [11/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 166 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.64>
ST_34 : Operation 167 [10/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 167 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.64>
ST_35 : Operation 168 [9/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 168 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.64>
ST_36 : Operation 169 [8/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 169 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.64>
ST_37 : Operation 170 [7/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 170 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.64>
ST_38 : Operation 171 [6/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 171 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.64>
ST_39 : Operation 172 [5/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 172 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.64>
ST_40 : Operation 173 [4/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 173 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.64>
ST_41 : Operation 174 [3/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 174 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.64>
ST_42 : Operation 175 [2/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 175 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.64>
ST_43 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 176 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 177 [1/16] (3.64ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 177 'dadd' 'dc_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 178 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %dc_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 178 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 179 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 179 'bitselect' 'xs_sign_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln133 = br void %for.body6" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 180 'br' 'br_ln133' <Predicate = true> <Delay = 1.58>

State 44 <SV = 43> <Delay = 2.55>
ST_44 : Operation 181 [1/1] (0.00ns)   --->   "%x_2 = phi i31 0, void %Pixelx.split, i31 %x, void %for.inc"   --->   Operation 181 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i31 %x_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 182 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 183 [1/1] (2.55ns)   --->   "%icmp_ln133 = icmp_slt  i32 %zext_ln133, i32 %add_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 183 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 184 [1/1] (2.52ns)   --->   "%x = add i31 %x_2, i31 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 184 'add' 'x' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.inc33.loopexit, void %for.body6.split" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 185 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i31 %x_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 186 'trunc' 'trunc_ln133' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 2.10>
ST_45 : Operation 187 [2/2] (2.10ns)   --->   "%result = call i6 @cascadeClassifier, i32 %SUM1_data, i32 %SQSUM1_data, i17 %trunc_ln133, i8 %trunc_ln132, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:137]   --->   Operation 187 'call' 'result' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 3.36>
ST_46 : Operation 188 [1/2] (3.36ns)   --->   "%result = call i6 @cascadeClassifier, i32 %SUM1_data, i32 %SQSUM1_data, i17 %trunc_ln133, i8 %trunc_ln132, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:137]   --->   Operation 188 'call' 'result' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 6.31>
ST_47 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 189 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 190 [1/1] (1.82ns)   --->   "%icmp_ln139 = icmp_sgt  i6 %result, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:139]   --->   Operation 190 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc, void %if.then" [benchmarks/rosetta/face-detection/src/face_detect.cpp:139]   --->   Operation 191 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 192 [7/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 192 'sitofp' 'conv' <Predicate = (icmp_ln139)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 193 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 193 'partselect' 'xs_exp_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln505_1 = trunc i64 %data_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 194 'trunc' 'trunc_ln505_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %xs_exp_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 195 'zext' 'zext_ln486_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 196 [1/1] (1.63ns)   --->   "%add_ln486_1 = add i12 %zext_ln486_1, i12 3073" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 196 'add' 'add_ln486_1' <Predicate = (icmp_ln139)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 197 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486_1, i32 11" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 197 'bitselect' 'tmp' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 198 [1/1] (1.63ns)   --->   "%sub_ln18_1 = sub i11 1023, i11 %xs_exp_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 198 'sub' 'sub_ln18_1' <Predicate = (icmp_ln139)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i11 %sub_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 199 'sext' 'sext_ln18_2' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 200 [1/1] (0.69ns)   --->   "%select_ln18_2 = select i1 %tmp, i12 %sext_ln18_2, i12 %add_ln486_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 200 'select' 'select_ln18_2' <Predicate = (icmp_ln139)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.31>
ST_48 : Operation 201 [6/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 201 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 202 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505_1, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 202 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 203 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i12 %select_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 204 'sext' 'sext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 205 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 206 [7/7] (3.85ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 206 'lshr' 'lshr_ln18_1' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [7/7] (3.85ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 207 'shl' 'shl_ln18_1' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.31>
ST_49 : Operation 208 [5/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 208 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 209 [6/7] (3.85ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 209 'lshr' 'lshr_ln18_1' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 210 [6/7] (3.85ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 210 'shl' 'shl_ln18_1' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.31>
ST_50 : Operation 211 [4/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 211 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 212 [5/7] (3.85ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 212 'lshr' 'lshr_ln18_1' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 213 [5/7] (3.85ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 213 'shl' 'shl_ln18_1' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.31>
ST_51 : Operation 214 [3/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 214 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 215 [4/7] (3.85ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 215 'lshr' 'lshr_ln18_1' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 216 [4/7] (3.85ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 216 'shl' 'shl_ln18_1' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.31>
ST_52 : Operation 217 [2/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 217 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 218 [3/7] (3.85ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 218 'lshr' 'lshr_ln18_1' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 219 [3/7] (3.85ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 219 'shl' 'shl_ln18_1' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.31>
ST_53 : Operation 220 [1/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 220 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 221 [2/7] (3.85ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 221 'lshr' 'lshr_ln18_1' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 222 [2/7] (3.85ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 222 'shl' 'shl_ln18_1' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.85>
ST_54 : Operation 223 [8/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 223 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 224 [1/7] (3.85ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 224 'lshr' 'lshr_ln18_1' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 225 [1/7] (3.85ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 225 'shl' 'shl_ln18_1' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18_1, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 226 'partselect' 'tmp_7' <Predicate = (tmp)> <Delay = 0.00>
ST_54 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18_1, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 227 'partselect' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 2.56>
ST_55 : Operation 228 [7/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 228 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 229 [1/1] (0.69ns)   --->   "%val_1 = select i1 %tmp, i32 %tmp_7, i32 %tmp_8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 229 'select' 'val_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.25>
ST_56 : Operation 230 [6/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 230 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 231 [1/1] (2.55ns)   --->   "%result_5 = sub i32 0, i32 %val_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 231 'sub' 'result_5' <Predicate = (xs_sign_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 232 [1/1] (0.69ns)   --->   "%result_8 = select i1 %xs_sign_1, i32 %result_5, i32 %val_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 232 'select' 'result_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.56>
ST_57 : Operation 233 [5/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 233 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.56>
ST_58 : Operation 234 [4/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 234 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.56>
ST_59 : Operation 235 [3/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 235 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.56>
ST_60 : Operation 236 [2/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 236 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.56>
ST_61 : Operation 237 [1/8] (2.56ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 237 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.73>
ST_62 : Operation 238 [4/4] (2.73ns)   --->   "%tmp_4 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 238 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.73>
ST_63 : Operation 239 [4/4] (2.41ns)   --->   "%conv_i7 = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 239 'fpext' 'conv_i7' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 240 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 241 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 242 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 243 [1/1] (1.91ns)   --->   "%icmp_ln61 = icmp_ne  i8 %tmp_3, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 243 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 244 [1/1] (2.28ns)   --->   "%icmp_ln61_1 = icmp_eq  i23 %trunc_ln61, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 244 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 245 [3/4] (2.73ns)   --->   "%tmp_4 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 245 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.73>
ST_64 : Operation 246 [3/4] (2.41ns)   --->   "%conv_i7 = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 246 'fpext' 'conv_i7' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 247 [2/4] (2.73ns)   --->   "%tmp_4 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 247 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.73>
ST_65 : Operation 248 [2/4] (2.41ns)   --->   "%conv_i7 = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 248 'fpext' 'conv_i7' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 249 [1/4] (2.73ns)   --->   "%tmp_4 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 249 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.41>
ST_66 : Operation 250 [1/4] (2.41ns)   --->   "%conv_i7 = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 250 'fpext' 'conv_i7' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_1, i1 %icmp_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 251 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 252 'and' 'and_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 253 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln61 = select i1 %and_ln61, i64 0.5, i64 -0.5" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 253 'select' 'select_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.64>
ST_67 : Operation 254 [16/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 254 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.64>
ST_68 : Operation 255 [15/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 255 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.64>
ST_69 : Operation 256 [14/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 256 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.64>
ST_70 : Operation 257 [13/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 257 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.64>
ST_71 : Operation 258 [12/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 258 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.64>
ST_72 : Operation 259 [11/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 259 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.64>
ST_73 : Operation 260 [10/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 260 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.64>
ST_74 : Operation 261 [9/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 261 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.64>
ST_75 : Operation 262 [8/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 262 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.64>
ST_76 : Operation 263 [7/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 263 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.64>
ST_77 : Operation 264 [6/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 264 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.64>
ST_78 : Operation 265 [5/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 265 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.64>
ST_79 : Operation 266 [4/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 266 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.64>
ST_80 : Operation 267 [3/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 267 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.64>
ST_81 : Operation 268 [2/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 268 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.64>
ST_82 : Operation 269 [1/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 269 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.33>
ST_83 : Operation 270 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 270 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 271 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 271 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 272 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 272 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 273 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 274 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 275 [1/1] (1.63ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 275 'add' 'add_ln486' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 276 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 277 [1/1] (1.63ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 277 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 278 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 279 [1/1] (0.69ns)   --->   "%select_ln18 = select i1 %tmp_6, i12 %sext_ln18, i12 %add_ln486" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 279 'select' 'select_ln18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.85>
ST_84 : Operation 280 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 280 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 281 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 282 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 283 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 284 [7/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 284 'lshr' 'lshr_ln18' <Predicate = (tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 285 [7/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 285 'shl' 'shl_ln18' <Predicate = (!tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.85>
ST_85 : Operation 286 [6/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 286 'lshr' 'lshr_ln18' <Predicate = (tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 287 [6/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 287 'shl' 'shl_ln18' <Predicate = (!tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.85>
ST_86 : Operation 288 [5/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 288 'lshr' 'lshr_ln18' <Predicate = (tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 289 [5/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 289 'shl' 'shl_ln18' <Predicate = (!tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.85>
ST_87 : Operation 290 [4/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 290 'lshr' 'lshr_ln18' <Predicate = (tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 291 [4/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 291 'shl' 'shl_ln18' <Predicate = (!tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.85>
ST_88 : Operation 292 [3/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 292 'lshr' 'lshr_ln18' <Predicate = (tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 293 [3/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 293 'shl' 'shl_ln18' <Predicate = (!tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.85>
ST_89 : Operation 294 [2/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 294 'lshr' 'lshr_ln18' <Predicate = (tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 295 [2/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 295 'shl' 'shl_ln18' <Predicate = (!tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.85>
ST_90 : Operation 296 [1/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 296 'lshr' 'lshr_ln18' <Predicate = (tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 297 [1/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 297 'shl' 'shl_ln18' <Predicate = (!tmp_6)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 298 'partselect' 'tmp_s' <Predicate = (tmp_6)> <Delay = 0.00>
ST_90 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 299 'partselect' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 0.69>
ST_91 : Operation 300 [1/1] (0.69ns)   --->   "%val = select i1 %tmp_6, i32 %tmp_s, i32 %tmp_5" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 300 'select' 'val' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.25>
ST_92 : Operation 301 [1/1] (0.00ns)   --->   "%result_size_0_load_1 = load i32 %result_size_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:145]   --->   Operation 301 'load' 'result_size_0_load_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 302 [1/1] (2.55ns)   --->   "%result_2 = sub i32 0, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 302 'sub' 'result_2' <Predicate = (xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 303 [1/1] (0.69ns)   --->   "%result_7 = select i1 %xs_sign, i32 %result_2, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 303 'select' 'result_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i32 %result_size_0_load_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:141]   --->   Operation 304 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 305 [1/1] (0.00ns)   --->   "%result_y_addr = getelementptr i32 %result_y, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:142]   --->   Operation 305 'getelementptr' 'result_y_addr' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln142 = store i32 %result_8, i7 %result_y_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:142]   --->   Operation 306 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_92 : Operation 307 [1/1] (0.00ns)   --->   "%result_w_addr = getelementptr i32 %result_w, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:143]   --->   Operation 307 'getelementptr' 'result_w_addr' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %winSize_width_val_read, i7 %result_w_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:143]   --->   Operation 308 'store' 'store_ln143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_92 : Operation 309 [1/1] (0.00ns)   --->   "%result_h_addr = getelementptr i32 %result_h, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:144]   --->   Operation 309 'getelementptr' 'result_h_addr' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln144 = store i32 %winSize_width_val_read, i7 %result_h_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:144]   --->   Operation 310 'store' 'store_ln144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_92 : Operation 311 [1/1] (2.55ns)   --->   "%add_ln145 = add i32 %result_size_0_load_1, i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:145]   --->   Operation 311 'add' 'add_ln145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.25>
ST_93 : Operation 312 [1/1] (0.00ns)   --->   "%result_x_addr = getelementptr i32 %result_x, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:141]   --->   Operation 312 'getelementptr' 'result_x_addr' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_93 : Operation 313 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %result_7, i7 %result_x_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:141]   --->   Operation 313 'store' 'store_ln141' <Predicate = (icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_93 : Operation 314 [1/1] (1.58ns)   --->   "%store_ln145 = store i32 %add_ln145, i32 %result_size_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:145]   --->   Operation 314 'store' 'store_ln145' <Predicate = (icmp_ln139)> <Delay = 1.58>
ST_93 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc" [benchmarks/rosetta/face-detection/src/face_detect.cpp:146]   --->   Operation 315 'br' 'br_ln146' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_93 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body6" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 316 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 94 <SV = 44> <Delay = 1.58>
ST_94 : Operation 317 [1/1] (1.58ns)   --->   "%store_ln121 = store i31 %y, i31 %p_y" [benchmarks/rosetta/face-detection/src/face_detect.cpp:121]   --->   Operation 317 'store' 'store_ln121' <Predicate = true> <Delay = 1.58>
ST_94 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln132 = br void %Pixelx" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 318 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IMG1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ winSize_width_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_y                    (alloca        ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
result_size_0          (alloca        ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_read_1               (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_col_read           (read          ) [ 00111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_row_read           (read          ) [ 00111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
SUM1_data              (alloca        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
SQSUM1_data            (alloca        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cast                   (zext          ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast1                  (zext          ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln121            (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound                  (mul           ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
winSize_width_val_read (read          ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
factor_read            (read          ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln0               (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln132              (add           ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln132_1            (add           ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln132               (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_1                    (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln132             (zext          ) [ 00000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln132             (icmp          ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
y                      (add           ) [ 00000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln132               (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln132            (trunc         ) [ 00000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
result_size_0_load     (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln149              (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1                  (sitofp        ) [ 00000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000]
value_assign_1         (fmul          ) [ 00000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
value_assign_1_to_int  (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs                 (icmp          ) [ 00000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000]
notrhs                 (icmp          ) [ 00000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (fcmp          ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
conv_i                 (fpext         ) [ 00000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000]
empty_22               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_23               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cond_i15               (select        ) [ 00000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000]
specloopname_ln132     (specloopname  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_1                   (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_1                 (bitcast       ) [ 00000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111110]
xs_sign_1              (bitselect     ) [ 00000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111110]
br_ln133               (br            ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_2                    (phi           ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
zext_ln133             (zext          ) [ 00000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000]
icmp_ln133             (icmp          ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x                      (add           ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln133               (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln133            (trunc         ) [ 00000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
result                 (call          ) [ 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
specloopname_ln133     (specloopname  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln139             (icmp          ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln139               (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_1               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln505_1          (trunc         ) [ 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
zext_ln486_1           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln486_1            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (bitselect     ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000]
sub_ln18_1             (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_2            (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln18_2          (select        ) [ 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
mantissa_1             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1            (zext          ) [ 00000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000]
sext_ln18_3            (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_1            (zext          ) [ 00000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000]
conv                   (sitofp        ) [ 00000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000]
lshr_ln18_1            (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_1             (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
tmp_8                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
val_1                  (select        ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
result_5               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_8               (select        ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111100]
value_assign           (fmul          ) [ 00000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000]
bitcast_ln61           (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln61             (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln61              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000]
icmp_ln61_1            (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000]
tmp_4                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
conv_i7                (fpext         ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000]
or_ln61                (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln61               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln61            (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000]
dc                     (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
data                   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign                (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100]
xs_exp                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln505            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
zext_ln486             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln486              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000]
sub_ln18               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18              (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln18            (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
mantissa               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000]
sext_ln18_1            (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000]
lshr_ln18              (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18               (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
tmp_5                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
val                    (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
result_size_0_load_1   (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_2               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_7               (select        ) [ 00000000111111111111111111111111111111111111111100000000000000000000000000000000000000000000011]
zext_ln141             (zext          ) [ 00000000111111111111111111111111111111111111111100000000000000000000000000000000000000000000011]
result_y_addr          (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln142            (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_w_addr          (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln143            (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_h_addr          (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln144            (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln145              (add           ) [ 00000000111111111111111111111111111111111111111100000000000000000000000000000000000000000000011]
result_x_addr          (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln141            (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln145            (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln146               (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln133               (br            ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln121            (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln132               (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="factor">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="factor"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_row">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_row"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_col">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_col"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_h">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IMG1_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IMG1_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="winSize_width_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="winSize_width_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stages_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_array0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_array1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="coord_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="coord_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="coord_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_array2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="alpha1_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="alpha2_array">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rectangles_array0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rectangles_array2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rectangles_array1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rectangles_array3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rectangles_array4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rectangles_array6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="rectangles_array5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="rectangles_array7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="rectangles_array8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="rectangles_array10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="rectangles_array9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="rectangles_array11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cascadeClassifier"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="p_y_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_y/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="result_size_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_size_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="SUM1_data_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SUM1_data/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="SQSUM1_data_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SQSUM1_data/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum_col_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_col_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sum_row_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_row_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="winSize_width_val_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="85"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="winSize_width_val_read/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="factor_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="factor_read/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="result_y_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_y_addr/92 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln142_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="36"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/92 "/>
</bind>
</comp>

<comp id="209" class="1004" name="result_w_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_w_addr/92 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln143_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="85"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/92 "/>
</bind>
</comp>

<comp id="222" class="1004" name="result_h_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_h_addr/92 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln144_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="85"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/92 "/>
</bind>
</comp>

<comp id="235" class="1004" name="result_x_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_x_addr/93 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln141_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/93 "/>
</bind>
</comp>

<comp id="248" class="1005" name="x_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="1"/>
<pin id="250" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="x_2 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="x_2_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="31" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2/44 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="5"/>
<pin id="262" dir="0" index="2" bw="64" slack="1"/>
<pin id="263" dir="0" index="3" bw="8" slack="0"/>
<pin id="264" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_cascadeClassifier_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="3" bw="17" slack="1"/>
<pin id="274" dir="0" index="4" bw="8" slack="37"/>
<pin id="275" dir="0" index="5" bw="8" slack="0"/>
<pin id="276" dir="0" index="6" bw="13" slack="0"/>
<pin id="277" dir="0" index="7" bw="13" slack="0"/>
<pin id="278" dir="0" index="8" bw="14" slack="0"/>
<pin id="279" dir="0" index="9" bw="32" slack="0"/>
<pin id="280" dir="0" index="10" bw="32" slack="0"/>
<pin id="281" dir="0" index="11" bw="32" slack="0"/>
<pin id="282" dir="0" index="12" bw="14" slack="0"/>
<pin id="283" dir="0" index="13" bw="14" slack="0"/>
<pin id="284" dir="0" index="14" bw="14" slack="0"/>
<pin id="285" dir="0" index="15" bw="5" slack="0"/>
<pin id="286" dir="0" index="16" bw="5" slack="0"/>
<pin id="287" dir="0" index="17" bw="5" slack="0"/>
<pin id="288" dir="0" index="18" bw="5" slack="0"/>
<pin id="289" dir="0" index="19" bw="5" slack="0"/>
<pin id="290" dir="0" index="20" bw="5" slack="0"/>
<pin id="291" dir="0" index="21" bw="5" slack="0"/>
<pin id="292" dir="0" index="22" bw="5" slack="0"/>
<pin id="293" dir="0" index="23" bw="5" slack="0"/>
<pin id="294" dir="0" index="24" bw="4" slack="0"/>
<pin id="295" dir="0" index="25" bw="5" slack="0"/>
<pin id="296" dir="0" index="26" bw="4" slack="0"/>
<pin id="297" dir="0" index="27" bw="12" slack="0"/>
<pin id="298" dir="1" index="28" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result/45 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="8"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="value_assign_1/15 value_assign/54 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/8 conv/47 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/24 conv_i7/63 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/23 tmp_4/62 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="0" index="1" bw="64" slack="1"/>
<pin id="341" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc_1/28 dc/67 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="7"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_size_0_load/8 result_size_0_load_1/92 "/>
</bind>
</comp>

<comp id="349" class="1005" name="reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 conv "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_assign_1 value_assign "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i conv_i7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="cast1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln0_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln121_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="31" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln132_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="6"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln132_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="6"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132_1/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="y_1_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="7"/>
<pin id="397" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln132_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln132_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="y_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="31" slack="37"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln132_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="37"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln132/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="value_assign_1_to_int_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_assign_1_to_int/24 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/24 "/>
</bind>
</comp>

<comp id="432" class="1004" name="empty_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/24 "/>
</bind>
</comp>

<comp id="436" class="1004" name="notlhs_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/24 "/>
</bind>
</comp>

<comp id="442" class="1004" name="notrhs_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="23" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/24 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_22_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="3"/>
<pin id="450" dir="0" index="1" bw="1" slack="3"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_22/27 "/>
</bind>
</comp>

<comp id="452" class="1004" name="empty_23_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="1"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_23/27 "/>
</bind>
</comp>

<comp id="457" class="1004" name="cond_i15_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="0" index="2" bw="64" slack="0"/>
<pin id="461" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_i15/27 "/>
</bind>
</comp>

<comp id="465" class="1004" name="data_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/43 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xs_sign_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="0" index="2" bw="7" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_1/43 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln133_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="31" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/44 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln133_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="37"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/44 "/>
</bind>
</comp>

<comp id="486" class="1004" name="x_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/44 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln133_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/44 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln139_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="46"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/47 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xs_exp_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="4"/>
<pin id="504" dir="0" index="2" bw="7" slack="0"/>
<pin id="505" dir="0" index="3" bw="7" slack="0"/>
<pin id="506" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1/47 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln505_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="4"/>
<pin id="512" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505_1/47 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln486_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/47 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln486_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486_1/47 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="12" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/47 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sub_ln18_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="0" index="1" bw="11" slack="0"/>
<pin id="534" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/47 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln18_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/47 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln18_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="11" slack="0"/>
<pin id="544" dir="0" index="2" bw="12" slack="0"/>
<pin id="545" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/47 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mantissa_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="54" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="52" slack="1"/>
<pin id="553" dir="0" index="3" bw="1" slack="0"/>
<pin id="554" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/48 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln15_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="54" slack="0"/>
<pin id="560" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/48 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln18_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/48 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln18_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/48 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="54" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_1/48 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="54" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_1/48 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_7_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="137" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="0" index="3" bw="8" slack="0"/>
<pin id="586" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/54 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="137" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="0" index="3" bw="8" slack="0"/>
<pin id="596" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/54 "/>
</bind>
</comp>

<comp id="601" class="1004" name="val_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="8"/>
<pin id="603" dir="0" index="1" bw="32" slack="1"/>
<pin id="604" dir="0" index="2" bw="32" slack="1"/>
<pin id="605" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/55 "/>
</bind>
</comp>

<comp id="606" class="1004" name="result_5_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_5/56 "/>
</bind>
</comp>

<comp id="611" class="1004" name="result_8_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="13"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="1"/>
<pin id="615" dir="1" index="3" bw="32" slack="36"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_8/56 "/>
</bind>
</comp>

<comp id="617" class="1004" name="bitcast_ln61_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="2"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/63 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="6" slack="0"/>
<pin id="625" dir="0" index="3" bw="6" slack="0"/>
<pin id="626" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/63 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln61_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/63 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln61_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/63 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln61_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="23" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/63 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln61_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="3"/>
<pin id="649" dir="0" index="1" bw="1" slack="3"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/66 "/>
</bind>
</comp>

<comp id="651" class="1004" name="and_ln61_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="1"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/66 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln61_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="0" index="2" bw="64" slack="0"/>
<pin id="660" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/66 "/>
</bind>
</comp>

<comp id="664" class="1004" name="data_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/83 "/>
</bind>
</comp>

<comp id="667" class="1004" name="xs_sign_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/83 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xs_exp_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="0" index="2" bw="7" slack="0"/>
<pin id="679" dir="0" index="3" bw="7" slack="0"/>
<pin id="680" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/83 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln505_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/83 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln486_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/83 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln486_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="0" index="1" bw="11" slack="0"/>
<pin id="696" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/83 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_6_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="12" slack="0"/>
<pin id="702" dir="0" index="2" bw="5" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/83 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sub_ln18_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="11" slack="0"/>
<pin id="709" dir="0" index="1" bw="11" slack="0"/>
<pin id="710" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/83 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln18_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/83 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln18_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="11" slack="0"/>
<pin id="720" dir="0" index="2" bw="12" slack="0"/>
<pin id="721" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/83 "/>
</bind>
</comp>

<comp id="725" class="1004" name="mantissa_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="54" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="52" slack="1"/>
<pin id="729" dir="0" index="3" bw="1" slack="0"/>
<pin id="730" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/84 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln15_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="54" slack="0"/>
<pin id="736" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/84 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln18_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/84 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln18_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="12" slack="0"/>
<pin id="743" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/84 "/>
</bind>
</comp>

<comp id="745" class="1004" name="grp_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="54" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/84 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="54" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/84 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_s_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="137" slack="0"/>
<pin id="760" dir="0" index="2" bw="7" slack="0"/>
<pin id="761" dir="0" index="3" bw="8" slack="0"/>
<pin id="762" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/90 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="137" slack="0"/>
<pin id="770" dir="0" index="2" bw="7" slack="0"/>
<pin id="771" dir="0" index="3" bw="8" slack="0"/>
<pin id="772" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/90 "/>
</bind>
</comp>

<comp id="777" class="1004" name="val_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="8"/>
<pin id="779" dir="0" index="1" bw="32" slack="1"/>
<pin id="780" dir="0" index="2" bw="32" slack="1"/>
<pin id="781" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/91 "/>
</bind>
</comp>

<comp id="782" class="1004" name="result_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="1"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_2/92 "/>
</bind>
</comp>

<comp id="787" class="1004" name="result_7_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="9"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="32" slack="1"/>
<pin id="791" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_7/92 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln141_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/92 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln145_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/92 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln145_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="0" index="1" bw="32" slack="92"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/93 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln121_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="31" slack="37"/>
<pin id="812" dir="0" index="1" bw="31" slack="44"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/94 "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_y_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="31" slack="0"/>
<pin id="816" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="p_y "/>
</bind>
</comp>

<comp id="821" class="1005" name="result_size_0_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_size_0 "/>
</bind>
</comp>

<comp id="828" class="1005" name="sum_col_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="5"/>
<pin id="830" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_col_read "/>
</bind>
</comp>

<comp id="834" class="1005" name="sum_row_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="6"/>
<pin id="836" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sum_row_read "/>
</bind>
</comp>

<comp id="839" class="1005" name="cast_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="1"/>
<pin id="841" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="844" class="1005" name="cast1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="bound_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="1"/>
<pin id="851" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="854" class="1005" name="winSize_width_val_read_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="85"/>
<pin id="856" dir="1" index="1" bw="32" slack="85"/>
</pin_list>
<bind>
<opset="winSize_width_val_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="factor_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="8"/>
<pin id="862" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="factor_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln132_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="37"/>
<pin id="867" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="add_ln132 "/>
</bind>
</comp>

<comp id="870" class="1005" name="add_ln132_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln132_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="zext_ln132_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="883" class="1005" name="y_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="31" slack="37"/>
<pin id="885" dir="1" index="1" bw="31" slack="37"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="888" class="1005" name="trunc_ln132_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="37"/>
<pin id="890" dir="1" index="1" bw="8" slack="37"/>
</pin_list>
<bind>
<opset="trunc_ln132 "/>
</bind>
</comp>

<comp id="893" class="1005" name="notlhs_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="3"/>
<pin id="895" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="898" class="1005" name="notrhs_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="3"/>
<pin id="900" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="cond_i15_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="1"/>
<pin id="910" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cond_i15 "/>
</bind>
</comp>

<comp id="913" class="1005" name="data_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="4"/>
<pin id="915" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="data_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="xs_sign_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="13"/>
<pin id="921" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="xs_sign_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="zext_ln133_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="3"/>
<pin id="926" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="932" class="1005" name="x_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="31" slack="0"/>
<pin id="934" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="937" class="1005" name="trunc_ln133_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="17" slack="1"/>
<pin id="939" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln133 "/>
</bind>
</comp>

<comp id="942" class="1005" name="result_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="1"/>
<pin id="944" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="947" class="1005" name="icmp_ln139_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="46"/>
<pin id="949" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="951" class="1005" name="trunc_ln505_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="52" slack="1"/>
<pin id="953" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln505_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="961" class="1005" name="select_ln18_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="1"/>
<pin id="963" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="zext_ln15_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="137" slack="1"/>
<pin id="968" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="zext_ln18_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="137" slack="1"/>
<pin id="974" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_7_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_8_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="988" class="1005" name="val_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="result_8_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="36"/>
<pin id="996" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="result_8 "/>
</bind>
</comp>

<comp id="999" class="1005" name="icmp_ln61_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="3"/>
<pin id="1001" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="icmp_ln61_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="3"/>
<pin id="1006" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln61_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_4_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="select_ln61_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="64" slack="1"/>
<pin id="1016" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="dc_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="1"/>
<pin id="1021" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1024" class="1005" name="xs_sign_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="9"/>
<pin id="1026" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="1029" class="1005" name="trunc_ln505_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="52" slack="1"/>
<pin id="1031" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln505 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_6_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="select_ln18_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="12" slack="1"/>
<pin id="1041" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="zext_ln15_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="137" slack="1"/>
<pin id="1046" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="zext_ln18_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="137" slack="1"/>
<pin id="1052" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_s_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_5_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="val_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1072" class="1005" name="result_7_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_7 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="zext_ln141_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="1"/>
<pin id="1079" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="add_ln145_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln145 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="68" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="148" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="148" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="148" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="148" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="299"><net_src comp="116" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="269" pin=6"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="269" pin=16"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="269" pin=17"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="269" pin=18"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="269" pin=19"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="269" pin=20"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="269" pin=21"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="269" pin=22"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="269" pin=23"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="269" pin=24"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="269" pin=25"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="269" pin=26"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="269" pin=27"/></net>

<net id="337"><net_src comp="92" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="352"><net_src comp="327" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="357"><net_src comp="323" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="363"><net_src comp="330" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="368"><net_src comp="178" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="373"><net_src comp="172" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="379"><net_src comp="166" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="88" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="88" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="395" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="90" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="395" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="354" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="94" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="96" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="98" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="418" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="422" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="100" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="432" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="102" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="104" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="106" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="338" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="112" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="114" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="252" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="252" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="90" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="252" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="120" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="122" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="124" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="126" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="516"><net_src comp="501" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="128" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="130" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="132" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="134" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="501" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="523" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="517" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="555"><net_src comp="136" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="138" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="140" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="561"><net_src comp="549" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="558" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="558" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="565" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="142" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="569" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="144" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="146" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="597"><net_src comp="142" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="575" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="144" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="146" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="610"><net_src comp="80" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="354" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="94" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="96" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="98" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="634"><net_src comp="617" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="621" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="100" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="631" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="102" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="104" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="106" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="672"><net_src comp="112" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="114" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="681"><net_src comp="122" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="664" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="124" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="126" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="664" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="675" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="128" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="130" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="132" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="134" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="675" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="699" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="693" pin="2"/><net_sink comp="717" pin=2"/></net>

<net id="731"><net_src comp="136" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="138" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="140" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="737"><net_src comp="725" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="734" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="734" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="741" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="142" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="745" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="144" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="146" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="773"><net_src comp="142" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="751" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="144" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="146" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="786"><net_src comp="80" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="346" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="804"><net_src comp="346" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="66" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="817"><net_src comp="150" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="824"><net_src comp="154" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="831"><net_src comp="172" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="837"><net_src comp="178" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="842"><net_src comp="365" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="847"><net_src comp="370" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="852"><net_src comp="342" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="857"><net_src comp="184" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="863"><net_src comp="190" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="868"><net_src comp="385" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="873"><net_src comp="390" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="878"><net_src comp="398" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="886"><net_src comp="408" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="891"><net_src comp="414" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="896"><net_src comp="436" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="901"><net_src comp="442" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="906"><net_src comp="333" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="911"><net_src comp="457" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="916"><net_src comp="465" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="922"><net_src comp="469" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="927"><net_src comp="477" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="935"><net_src comp="486" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="940"><net_src comp="492" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="945"><net_src comp="269" pin="28"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="950"><net_src comp="496" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="510" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="959"><net_src comp="523" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="964"><net_src comp="541" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="969"><net_src comp="558" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="975"><net_src comp="565" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="981"><net_src comp="581" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="986"><net_src comp="591" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="991"><net_src comp="601" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="997"><net_src comp="611" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1002"><net_src comp="635" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1007"><net_src comp="641" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1012"><net_src comp="333" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1017"><net_src comp="656" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1022"><net_src comp="338" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1027"><net_src comp="667" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1032"><net_src comp="685" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="1037"><net_src comp="699" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1042"><net_src comp="717" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1047"><net_src comp="734" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1053"><net_src comp="741" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1059"><net_src comp="757" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1064"><net_src comp="767" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="1069"><net_src comp="777" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="1075"><net_src comp="787" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1080"><net_src comp="793" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1085"><net_src comp="800" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="806" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {93 }
	Port: result_y | {92 }
	Port: result_w | {92 }
	Port: result_h | {92 }
	Port: coord_8 | {45 46 }
	Port: coord_9 | {45 46 }
	Port: coord_10 | {45 46 }
 - Input state : 
	Port: processImage : factor | {7 }
	Port: processImage : sum_row | {1 }
	Port: processImage : sum_col | {1 }
	Port: processImage : p_read | {1 }
	Port: processImage : IMG1_data | {6 7 }
	Port: processImage : winSize_width_val | {7 }
	Port: processImage : stages_array | {45 46 }
	Port: processImage : tree_thresh_array | {45 46 }
	Port: processImage : weights_array0 | {45 46 }
	Port: processImage : weights_array1 | {45 46 }
	Port: processImage : coord_8 | {45 46 }
	Port: processImage : coord_9 | {45 46 }
	Port: processImage : coord_10 | {45 46 }
	Port: processImage : weights_array2 | {45 46 }
	Port: processImage : alpha1_array | {45 46 }
	Port: processImage : alpha2_array | {45 46 }
	Port: processImage : rectangles_array0 | {45 46 }
	Port: processImage : rectangles_array2 | {45 46 }
	Port: processImage : rectangles_array1 | {45 46 }
	Port: processImage : rectangles_array3 | {45 46 }
	Port: processImage : rectangles_array4 | {45 46 }
	Port: processImage : rectangles_array6 | {45 46 }
	Port: processImage : rectangles_array5 | {45 46 }
	Port: processImage : rectangles_array7 | {45 46 }
	Port: processImage : rectangles_array8 | {45 46 }
	Port: processImage : rectangles_array10 | {45 46 }
	Port: processImage : rectangles_array9 | {45 46 }
	Port: processImage : rectangles_array11 | {45 46 }
	Port: processImage : stages_thresh_array | {45 46 }
  - Chain level:
	State 1
		bound : 1
		store_ln121 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		zext_ln132 : 1
		icmp_ln132 : 2
		y : 1
		br_ln132 : 3
		trunc_ln132 : 1
		conv1 : 2
		ret_ln149 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp_1 : 1
		empty : 1
		notlhs : 2
		notrhs : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		data_1 : 1
		xs_sign_1 : 2
	State 44
		zext_ln133 : 1
		icmp_ln133 : 2
		x : 1
		br_ln133 : 3
		trunc_ln133 : 1
	State 45
	State 46
	State 47
		br_ln139 : 1
		zext_ln486_1 : 1
		add_ln486_1 : 2
		tmp : 3
		sub_ln18_1 : 1
		sext_ln18_2 : 2
		select_ln18_2 : 4
	State 48
		zext_ln15_1 : 1
		zext_ln18_1 : 1
		lshr_ln18_1 : 2
		shl_ln18_1 : 2
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		tmp_7 : 1
		tmp_8 : 1
	State 55
	State 56
		result_8 : 1
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		tmp_3 : 1
		trunc_ln61 : 1
		icmp_ln61 : 2
		icmp_ln61_1 : 2
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
		xs_sign : 1
		xs_exp : 1
		trunc_ln505 : 1
		zext_ln486 : 2
		add_ln486 : 3
		tmp_6 : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
	State 84
		zext_ln15 : 1
		zext_ln18 : 1
		lshr_ln18 : 2
		shl_ln18 : 2
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
		tmp_s : 1
		tmp_5 : 1
	State 91
	State 92
		result_7 : 1
		zext_ln141 : 1
		result_y_addr : 2
		store_ln142 : 3
		result_w_addr : 2
		store_ln143 : 3
		result_h_addr : 2
		store_ln144 : 3
		add_ln145 : 1
	State 93
		store_ln141 : 1
	State 94


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2_fu_259 |    1    |  8.2979 |   1180  |   950   |
|          |                    grp_cascadeClassifier_fu_269                    |    18   | 72.8545 |   4608  |   3690  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                             grp_fu_338                             |    3    |    0    |   1112  |   1110  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                             grp_fu_569                             |    0    |    0    |   538   |   453   |
|          |                             grp_fu_745                             |    0    |    0    |   538   |   453   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                             grp_fu_575                             |    0    |    0    |   538   |   453   |
|          |                             grp_fu_751                             |    0    |    0    |   538   |   453   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                             grp_fu_323                             |    3    |    0    |   199   |   324   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           cond_i15_fu_457                          |    0    |    0    |    0    |    64   |
|          |                        select_ln18_2_fu_541                        |    0    |    0    |    0    |    12   |
|          |                            val_1_fu_601                            |    0    |    0    |    0    |    32   |
|  select  |                           result_8_fu_611                          |    0    |    0    |    0    |    32   |
|          |                         select_ln61_fu_656                         |    0    |    0    |    0    |    64   |
|          |                         select_ln18_fu_717                         |    0    |    0    |    0    |    12   |
|          |                             val_fu_777                             |    0    |    0    |    0    |    32   |
|          |                           result_7_fu_787                          |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          add_ln132_fu_385                          |    0    |    0    |    0    |    39   |
|          |                         add_ln132_1_fu_390                         |    0    |    0    |    0    |    39   |
|          |                              y_fu_408                              |    0    |    0    |    0    |    38   |
|    add   |                              x_fu_486                              |    0    |    0    |    0    |    38   |
|          |                         add_ln486_1_fu_517                         |    0    |    0    |    0    |    12   |
|          |                          add_ln486_fu_693                          |    0    |    0    |    0    |    12   |
|          |                          add_ln145_fu_800                          |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln132_fu_403                         |    0    |    0    |    0    |    39   |
|          |                            notlhs_fu_436                           |    0    |    0    |    0    |    15   |
|          |                            notrhs_fu_442                           |    0    |    0    |    0    |    30   |
|   icmp   |                          icmp_ln133_fu_481                         |    0    |    0    |    0    |    39   |
|          |                          icmp_ln139_fu_496                         |    0    |    0    |    0    |    14   |
|          |                          icmp_ln61_fu_635                          |    0    |    0    |    0    |    15   |
|          |                         icmp_ln61_1_fu_641                         |    0    |    0    |    0    |    30   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sub_ln18_1_fu_531                         |    0    |    0    |    0    |    12   |
|    sub   |                           result_5_fu_606                          |    0    |    0    |    0    |    39   |
|          |                           sub_ln18_fu_707                          |    0    |    0    |    0    |    12   |
|          |                           result_2_fu_782                          |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                             grp_fu_342                             |    4    |    0    |    51   |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                           empty_22_fu_448                          |    0    |    0    |    0    |    2    |
|          |                           or_ln61_fu_647                           |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                           empty_23_fu_452                          |    0    |    0    |    0    |    2    |
|          |                           and_ln61_fu_651                          |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        p_read_1_read_fu_166                        |    0    |    0    |    0    |    0    |
|          |                      sum_col_read_read_fu_172                      |    0    |    0    |    0    |    0    |
|   read   |                      sum_row_read_read_fu_178                      |    0    |    0    |    0    |    0    |
|          |                 winSize_width_val_read_read_fu_184                 |    0    |    0    |    0    |    0    |
|          |                       factor_read_read_fu_190                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                             grp_fu_327                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                             grp_fu_330                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                             grp_fu_333                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             cast_fu_365                            |    0    |    0    |    0    |    0    |
|          |                            cast1_fu_370                            |    0    |    0    |    0    |    0    |
|          |                          zext_ln132_fu_398                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln133_fu_477                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln486_1_fu_513                        |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln15_1_fu_558                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln18_1_fu_565                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln486_fu_689                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln15_fu_734                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln18_fu_741                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln141_fu_793                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln132_fu_414                         |    0    |    0    |    0    |    0    |
|          |                            empty_fu_432                            |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln133_fu_492                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln505_1_fu_510                        |    0    |    0    |    0    |    0    |
|          |                          trunc_ln61_fu_631                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln505_fu_685                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            tmp_1_fu_422                            |    0    |    0    |    0    |    0    |
|          |                           xs_exp_1_fu_501                          |    0    |    0    |    0    |    0    |
|          |                            tmp_7_fu_581                            |    0    |    0    |    0    |    0    |
|partselect|                            tmp_8_fu_591                            |    0    |    0    |    0    |    0    |
|          |                            tmp_3_fu_621                            |    0    |    0    |    0    |    0    |
|          |                            xs_exp_fu_675                           |    0    |    0    |    0    |    0    |
|          |                            tmp_s_fu_757                            |    0    |    0    |    0    |    0    |
|          |                            tmp_5_fu_767                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          xs_sign_1_fu_469                          |    0    |    0    |    0    |    0    |
| bitselect|                             tmp_fu_523                             |    0    |    0    |    0    |    0    |
|          |                           xs_sign_fu_667                           |    0    |    0    |    0    |    0    |
|          |                            tmp_6_fu_699                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         sext_ln18_2_fu_537                         |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln18_3_fu_562                         |    0    |    0    |    0    |    0    |
|          |                          sext_ln18_fu_713                          |    0    |    0    |    0    |    0    |
|          |                         sext_ln18_1_fu_738                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          mantissa_1_fu_549                         |    0    |    0    |    0    |    0    |
|          |                           mantissa_fu_725                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |    29   | 81.1524 |   9302  |   8675  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|SQSUM1_data|   256  |    0   |    0   |    0   |
| SUM1_data |  1280  |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |  1536  |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln132_1_reg_870     |   32   |
|       add_ln132_reg_865      |   32   |
|      add_ln145_reg_1082      |   32   |
|         bound_reg_849        |   64   |
|         cast1_reg_844        |   64   |
|         cast_reg_839         |   64   |
|       cond_i15_reg_908       |   64   |
|        data_1_reg_913        |   64   |
|          dc_reg_1019         |   64   |
|      factor_read_reg_860     |   32   |
|      icmp_ln139_reg_947      |    1   |
|     icmp_ln61_1_reg_1004     |    1   |
|       icmp_ln61_reg_999      |    1   |
|        notlhs_reg_893        |    1   |
|        notrhs_reg_898        |    1   |
|          p_y_reg_814         |   31   |
|            reg_349           |   32   |
|            reg_354           |   32   |
|            reg_360           |   64   |
|       result_7_reg_1072      |   32   |
|       result_8_reg_994       |   32   |
|        result_reg_942        |    6   |
|     result_size_0_reg_821    |   32   |
|     select_ln18_2_reg_961    |   12   |
|     select_ln18_reg_1039     |   12   |
|     select_ln61_reg_1014     |   64   |
|     sum_col_read_reg_828     |   32   |
|     sum_row_read_reg_834     |   32   |
|         tmp_2_reg_903        |    1   |
|        tmp_4_reg_1009        |    1   |
|        tmp_5_reg_1061        |   32   |
|        tmp_6_reg_1034        |    1   |
|         tmp_7_reg_978        |   32   |
|         tmp_8_reg_983        |   32   |
|          tmp_reg_956         |    1   |
|        tmp_s_reg_1056        |   32   |
|      trunc_ln132_reg_888     |    8   |
|      trunc_ln133_reg_937     |   17   |
|     trunc_ln505_1_reg_951    |   52   |
|     trunc_ln505_reg_1029     |   52   |
|         val_1_reg_988        |   32   |
|         val_reg_1066         |   32   |
|winSize_width_val_read_reg_854|   32   |
|          x_2_reg_248         |   31   |
|           x_reg_932          |   31   |
|       xs_sign_1_reg_919      |    1   |
|       xs_sign_reg_1024       |    1   |
|           y_reg_883          |   31   |
|      zext_ln132_reg_875      |   32   |
|      zext_ln133_reg_924      |   32   |
|      zext_ln141_reg_1077     |   64   |
|      zext_ln15_1_reg_966     |   137  |
|      zext_ln15_reg_1044      |   137  |
|      zext_ln18_1_reg_972     |   137  |
|      zext_ln18_reg_1050      |   137  |
+------------------------------+--------+
|             Total            |  2058  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_327 |  p0  |   3  |  31  |   93   ||    14   |
| grp_fu_338 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_342 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_342 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_569 |  p0  |   2  |  54  |   108  ||    9    |
| grp_fu_569 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_575 |  p0  |   2  |  54  |   108  ||    9    |
| grp_fu_575 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_745 |  p0  |   2  |  54  |   108  ||    9    |
| grp_fu_745 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_751 |  p0  |   2  |  54  |   108  ||    9    |
| grp_fu_751 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1037  || 19.1753 ||   113   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   29   |   81   |  9302  |  8675  |    -   |
|   Memory  |  1536  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   113  |    -   |
|  Register |    -   |    -   |    -   |  2058  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1536  |   29   |   100  |  11360 |  8788  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
