Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 31 18:18:12 2021
| Host         : DESKTOP-RD2OQRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_DAW_wrapper_timing_summary_routed.rpt -pb bd_DAW_wrapper_timing_summary_routed.pb -rpx bd_DAW_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_DAW_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.058        0.000                      0                 2317        0.033        0.000                      0                 2273        0.977        0.000                       0                  1027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 5.000}        10.000          100.000         
  clk_out1_bd_DAW_clk_wiz_0_0  {0.000 7.826}        15.652          63.889          
  clk_out2_bd_DAW_clk_wiz_0_0  {0.000 1.957}        3.913           255.556         
  clkfbout_bd_DAW_clk_wiz_0_0  {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_bd_DAW_clk_wiz_0_0       11.851        0.000                      0                  525        0.033        0.000                      0                  525        6.846        0.000                       0                   277  
  clk_out2_bd_DAW_clk_wiz_0_0        0.058        0.000                      0                 1520        0.067        0.000                      0                 1520        0.977        0.000                       0                   746  
  clkfbout_bd_DAW_clk_wiz_0_0                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0        2.441        0.000                      0                   22                                                                        
clk_out1_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0       14.322        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0       12.219        0.000                      0                   21        0.645        0.000                      0                   21  
**async_default**            clk_out2_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0        0.763        0.000                      0                  207        0.691        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.851ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.704ns (21.362%)  route 2.592ns (78.638%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.615 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.626    -2.393    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y53          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/Q
                         net (fo=3, routed)           0.712    -1.225    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.curr_rrst_state[0]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124    -1.101 f  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_i_1/O
                         net (fo=2, routed)           1.167     0.066    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt_1
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.124     0.190 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.713     0.903    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_2
    RAMB18_X0Y22         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.476    13.615    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y22         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.427    13.188    
                         clock uncertainty           -0.074    13.114    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    12.754    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 11.851    

Slack (MET) :             11.949ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.084ns (29.812%)  route 2.552ns (70.188%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.623    -2.396    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y55          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/Q
                         net (fo=5, routed)           1.559    -0.380    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_reg_i_3_0[8]
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124    -0.256 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_9/O
                         net (fo=1, routed)           0.000    -0.256    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_9_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.124 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_reg_i_3/CO[3]
                         net (fo=1, routed)           0.993     1.116    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/leaving_empty
    SLICE_X7Y52          LUT6 (Prop_lut6_I5_O)        0.124     1.240 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     1.240    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X7Y52          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X7Y52          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism             -0.414    13.232    
                         clock uncertainty           -0.074    13.159    
    SLICE_X7Y52          FDSE (Setup_fdse_C_D)        0.031    13.190    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 11.949    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.456ns (14.417%)  route 2.707ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.707     0.688    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X0Y57          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y57          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[0]/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.456ns (14.417%)  route 2.707ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.707     0.688    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[1]/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.456ns (14.417%)  route 2.707ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.707     0.688    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[2]/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.456ns (14.417%)  route 2.707ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.707     0.688    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.456ns (14.417%)  route 2.707ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.707     0.688    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.456ns (14.417%)  route 2.707ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.707     0.688    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick_reg/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.033ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.456ns (14.437%)  route 2.703ns (85.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.703     0.684    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X1Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X1Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[0]/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 12.033    

Slack (MET) :             12.033ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.456ns (14.437%)  route 2.703ns (85.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 13.646 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.703     0.684    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X1Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.508    13.646    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X1Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[1]/C
                         clock pessimism             -0.427    13.219    
                         clock uncertainty           -0.074    13.146    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    12.717    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 12.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.187%)  route 0.226ns (63.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.559    -0.570    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/Q
                         net (fo=1, routed)           0.226    -0.217    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.871    -0.297    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.492    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.242    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.858%)  route 0.239ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.559    -0.570    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/Q
                         net (fo=1, routed)           0.239    -0.203    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.871    -0.297    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.492    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.249    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.423%)  route 0.244ns (65.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.559    -0.570    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/Q
                         net (fo=1, routed)           0.244    -0.198    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.871    -0.297    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.492    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243    -0.249    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.562    -0.567    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.370    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X13Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.831    -0.337    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X13Y61         FDRE (Hold_fdre_C_D)         0.076    -0.491    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.562    -0.567    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.370    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X13Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.831    -0.337    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X13Y61         FDRE (Hold_fdre_C_D)         0.075    -0.492    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y64         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.372    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X15Y64         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.828    -0.340    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y64         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.075    -0.494    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.564    -0.565    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y56         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.368    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X13Y56         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.833    -0.335    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y56         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X13Y56         FDRE (Hold_fdre_C_D)         0.075    -0.490    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.593    -0.536    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y53          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.339    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X3Y53          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.863    -0.305    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y53          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.075    -0.461    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.556    -0.573    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X13Y69         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.376    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X13Y69         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.823    -0.345    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X13Y69         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.075    -0.498    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.554    -0.575    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y71         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.378    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X15Y71         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.822    -0.347    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y71         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X15Y71         FDRE (Hold_fdre_C_D)         0.075    -0.500    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 7.826 }
Period(ns):         15.652
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.652      13.076     RAMB18_X0Y25    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.652      13.076     RAMB18_X0Y22    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.652      13.497     BUFGCTRL_X0Y1   bd_DAW_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         15.652      14.403     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X14Y66    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X12Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X12Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.652      144.348    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y71    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y71    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X12Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X12Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X12Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y71    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y71    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X14Y66    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X12Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X12Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X13Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.760ns (54.295%)  route 1.482ns (45.705%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 1.903 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.539     0.844    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y61          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.504     1.903    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y61          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]/C
                         clock pessimism             -0.414     1.489    
                         clock uncertainty           -0.064     1.425    
    SLICE_X6Y61          FDSE (Setup_fdse_C_S)       -0.524     0.901    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.890ns (23.704%)  route 2.865ns (76.296%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 1.901 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X8Y62          FDCE                                         r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.518    -1.948 r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.820    -1.128    bd_DAW_i/depacketizer_0/U0/state__0[2]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.124    -1.004 r  bd_DAW_i/depacketizer_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=9, routed)           0.984    -0.019    bd_DAW_i/moving_average_filter_0/U0/s_axis_tvalid
    SLICE_X2Y66          LUT3 (Prop_lut3_I2_O)        0.124     0.105 r  bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_i_3/O
                         net (fo=1, routed)           0.492     0.597    bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I3_O)        0.124     0.721 r  bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_i_1/O
                         net (fo=1, routed)           0.568     1.289    bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.502     1.901    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X2Y66          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_reg/C
                         clock pessimism             -0.427     1.474    
                         clock uncertainty           -0.064     1.410    
    SLICE_X2Y66          FDRE (Setup_fdre_C_D)       -0.031     1.379    bd_DAW_i/moving_average_filter_0/U0/chip_en_DX_reg
  -------------------------------------------------------------------
                         required time                          1.379    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[4]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[6]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.760ns (56.571%)  route 1.351ns (43.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.902 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.621    -2.398    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y60          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.419    -1.979 f  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[19]/Q
                         net (fo=8, routed)           0.635    -1.344    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[19]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.299    -1.045 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.045    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_i_5_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.647 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.647    bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.376 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata1__4_carry__0/CO[0]
                         net (fo=2, routed)           0.308    -0.068    bd_DAW_i/volume_controller_0/U0/m_axis_tdata10_in
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.373     0.305 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.409     0.713    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.503     1.902    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y62          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/C
                         clock pessimism             -0.414     1.488    
                         clock uncertainty           -0.064     1.424    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524     0.900    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.562    -0.567    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]/Q
                         net (fo=2, routed)           0.123    -0.303    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]
    SLICE_X10Y62         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.829    -0.339    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y62         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/CLK
                         clock pessimism             -0.214    -0.553    
    SLICE_X10Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.370    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/Data_in_SX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][5]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.908%)  route 0.134ns (51.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.559    -0.570    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X9Y66          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/Data_in_SX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  bd_DAW_i/moving_average_filter_0/U0/Data_in_SX_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.309    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/Q[5]
    SLICE_X10Y65         SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][5]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.827    -0.341    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/aclk
    SLICE_X10Y65         SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][5]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
                         clock pessimism             -0.194    -0.535    
    SLICE_X10Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.405    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][5]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/Data_in_SX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][4]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.750%)  route 0.115ns (47.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.587    -0.542    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X4Y65          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/Data_in_SX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  bd_DAW_i/moving_average_filter_0/U0/Data_in_SX_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.300    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/Q[4]
    SLICE_X6Y65          SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][4]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.855    -0.313    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/aclk
    SLICE_X6Y65          SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][4]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
                         clock pessimism             -0.215    -0.528    
    SLICE_X6Y65          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.399    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][4]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.171%)  route 0.228ns (61.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.560    -0.569    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X11Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=5, routed)           0.228    -0.200    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.874    -0.294    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.194    -0.489    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.306    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.562    -0.567    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y60         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]/Q
                         net (fo=1, routed)           0.145    -0.258    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]
    SLICE_X10Y61         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.831    -0.337    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y61         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/CLK
                         clock pessimism             -0.214    -0.551    
    SLICE_X10Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.368    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.683%)  route 0.233ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.561    -0.568    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X11Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.233    -0.194    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[2]
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.874    -0.294    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.194    -0.489    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.306    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/Data_in_DX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][3]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.253%)  route 0.171ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.589    -0.540    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X1Y64          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/Data_in_DX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  bd_DAW_i/moving_average_filter_0/U0/Data_in_DX_reg[3]/Q
                         net (fo=3, routed)           0.171    -0.229    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/Q[3]
    SLICE_X2Y63          SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][3]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.858    -0.310    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/aclk
    SLICE_X2Y63          SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][3]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/CLK
                         clock pessimism             -0.215    -0.525    
    SLICE_X2Y63          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.342    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][3]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.562    -0.567    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y60         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.419 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.303    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][7]
    SLICE_X10Y59         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.832    -0.336    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y59         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/CLK
                         clock pessimism             -0.214    -0.550    
    SLICE_X10Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.420    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/Data_in_DX_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][13]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.588    -0.541    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X1Y66          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/Data_in_DX_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bd_DAW_i/moving_average_filter_0/U0/Data_in_DX_reg[13]/Q
                         net (fo=3, routed)           0.109    -0.291    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/Q[13]
    SLICE_X2Y67          SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][13]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.855    -0.313    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/aclk
    SLICE_X2Y67          SRLC32E                                      r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][13]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/CLK
                         clock pessimism             -0.215    -0.528    
    SLICE_X2Y67          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.411    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][13]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.563    -0.566    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.369    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.832    -0.336    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X9Y57          FDRE (Hold_fdre_C_D)         0.076    -0.490    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 1.957 }
Period(ns):         3.913
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         3.913       1.337      RAMB18_X0Y25    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         3.913       1.337      RAMB18_X0Y22    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         3.913       1.758      BUFGCTRL_X0Y0   bd_DAW_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         3.913       2.664      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X10Y64    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X10Y64    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X11Y63    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X11Y63    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X11Y63    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X11Y63    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.913       156.087    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X2Y63     bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][8]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X2Y65     bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg[29][9]_srl30_U0_MM_filter_DX_CHANNEL_shift_reg0_reg_c_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y65    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][0]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X6Y65     bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][10]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y66    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X6Y65     bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][12]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X8Y68     bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][13]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X8Y68     bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][14]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y67    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][15]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y67    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][15]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y65    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][0]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y66    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X8Y68     bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][13]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X8Y68     bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][14]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y65    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][1]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y65    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][3]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y65    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][5]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y66    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][6]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y66    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][8]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y66    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg[29][9]_srl30_U0_MM_filter_SX_CHANNEL_shift_reg0_reg_c_58/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_DAW_clk_wiz_0_0
  To Clock:  clkfbout_bd_DAW_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y2   bd_DAW_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.441ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.248ns  (logic 0.478ns (38.316%)  route 0.770ns (61.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.770     1.248    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y64         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X14Y64         FDRE (Setup_fdre_C_D)       -0.224     3.689    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.689    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.210ns  (logic 0.419ns (34.625%)  route 0.791ns (65.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.791     1.210    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X8Y50          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)       -0.218     3.695    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.269ns  (logic 0.456ns (35.926%)  route 0.813ns (64.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.813     1.269    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X4Y51          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.095     3.818    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.063ns  (logic 0.478ns (44.982%)  route 0.585ns (55.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.585     1.063    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X15Y64         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)       -0.267     3.646    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.411%)  route 0.644ns (60.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.644     1.063    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X14Y66         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X14Y66         FDRE (Setup_fdre_C_D)       -0.220     3.693    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.642%)  route 0.587ns (58.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.587     1.006    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X4Y51          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.267     3.646    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        0.950ns  (logic 0.419ns (44.110%)  route 0.531ns (55.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.531     0.950    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X4Y51          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.268     3.645    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.645    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.631     1.149    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X12Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)       -0.043     3.870    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.870    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        0.922ns  (logic 0.478ns (51.816%)  route 0.444ns (48.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.444     0.922    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X13Y61         FDRE (Setup_fdre_C_D)       -0.264     3.649    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.592%)  route 0.615ns (57.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.615     1.071    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X4Y51          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.093     3.820    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  2.749    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.322ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.322ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.867%)  route 0.587ns (55.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.587     1.065    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X13Y58         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)       -0.265    15.387    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 14.322    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.379%)  route 0.645ns (60.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.645     1.064    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X8Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)       -0.220    15.432    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.396ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.597%)  route 0.757ns (62.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.757     1.213    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X10Y57         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.043    15.609    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 14.396    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.420%)  route 0.593ns (58.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.593     1.012    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X10Y57         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.220    15.432    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 14.420    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.422%)  route 0.593ns (58.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.593     1.012    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y55         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)       -0.220    15.432    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 14.420    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.634     1.090    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X9Y54          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.093    15.559    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.488ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.760%)  route 0.477ns (53.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.477     0.896    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X9Y54          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.268    15.384    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 14.488    

Slack (MET) :             14.494ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.080%)  route 0.471ns (52.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.268    15.384    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 14.494    

Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.737%)  route 0.459ns (52.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.459     0.878    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y58         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)       -0.267    15.385    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.512ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.533%)  route 0.591ns (56.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.591     1.047    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.093    15.559    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 14.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.213%)  route 2.541ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.541     0.523    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X3Y56          FDCE (Recov_fdce_C_CLR)     -0.405    12.742    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.232ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.456ns (15.281%)  route 2.528ns (84.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.528     0.509    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X1Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X1Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X1Y56          FDCE (Recov_fdce_C_CLR)     -0.405    12.742    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 12.232    

Slack (MET) :             12.232ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.456ns (15.281%)  route 2.528ns (84.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.528     0.509    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X1Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X1Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X1Y56          FDCE (Recov_fdce_C_CLR)     -0.405    12.742    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 12.232    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.213%)  route 2.541ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.541     0.523    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.361    12.786    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.213%)  route 2.541ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.541     0.523    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.361    12.786    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.213%)  route 2.541ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.541     0.523    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.361    12.786    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.213%)  route 2.541ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.541     0.523    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.361    12.786    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.456ns (15.281%)  route 2.528ns (84.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.528     0.509    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X1Y56          FDPE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X1Y56          FDPE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X1Y56          FDPE (Recov_fdpe_C_PRE)     -0.359    12.788    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.305ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.213%)  route 2.541ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.541     0.523    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.319    12.828    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 12.305    

Slack (MET) :             12.305ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.213%)  route 2.541ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 13.647 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.019 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.541     0.523    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509    13.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism             -0.427    13.220    
                         clock uncertainty           -0.074    13.147    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.319    12.828    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 12.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.654%)  route 0.431ns (75.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.431    -0.002    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X15Y65         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.827    -0.341    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X15Y65         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism             -0.214    -0.555    
    SLICE_X15Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.194%)  route 0.524ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.524     0.091    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism             -0.194    -0.536    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.141ns (11.303%)  route 1.106ns (88.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y70         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.106     0.673    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y56          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.863    -0.305    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y56          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism             -0.194    -0.499    
    SLICE_X2Y56          FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  1.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.608ns (24.288%)  route 1.895ns (75.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 1.904 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.306    -0.703    bd_DAW_i/mute_controller_0/U0/aresetn
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.152    -0.551 f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.589     0.037    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X4Y59          FDCE                                         f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.505     1.904    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X4Y59          FDCE                                         r  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.427     1.477    
                         clock uncertainty           -0.064     1.413    
    SLICE_X4Y59          FDCE (Recov_fdce_C_CLR)     -0.613     0.800    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.608ns (24.288%)  route 1.895ns (75.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 1.904 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.306    -0.703    bd_DAW_i/mute_controller_0/U0/aresetn
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.152    -0.551 f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.589     0.037    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X4Y59          FDCE                                         f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.505     1.904    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X4Y59          FDCE                                         r  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.427     1.477    
                         clock uncertainty           -0.064     1.413    
    SLICE_X4Y59          FDCE (Recov_fdce_C_CLR)     -0.613     0.800    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.608ns (24.288%)  route 1.895ns (75.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 1.904 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.306    -0.703    bd_DAW_i/mute_controller_0/U0/aresetn
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.152    -0.551 f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.589     0.037    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X4Y59          FDCE                                         f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.505     1.904    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X4Y59          FDCE                                         r  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.427     1.477    
                         clock uncertainty           -0.064     1.413    
    SLICE_X4Y59          FDCE (Recov_fdce_C_CLR)     -0.613     0.800    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.576ns (23.069%)  route 1.921ns (76.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.895 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.834    -1.176    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.120    -1.056 f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.087     0.031    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn_0
    SLICE_X7Y69          FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.496     1.895    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/aclk
    SLICE_X7Y69          FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[16]/C
                         clock pessimism             -0.427     1.468    
                         clock uncertainty           -0.064     1.404    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.608     0.796    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[16]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.576ns (23.069%)  route 1.921ns (76.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.895 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.834    -1.176    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.120    -1.056 f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.087     0.031    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn_0
    SLICE_X7Y69          FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.496     1.895    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/aclk
    SLICE_X7Y69          FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[17]/C
                         clock pessimism             -0.427     1.468    
                         clock uncertainty           -0.064     1.404    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.608     0.796    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[17]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.576ns (23.069%)  route 1.921ns (76.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.895 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.834    -1.176    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.120    -1.056 f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.087     0.031    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn_0
    SLICE_X7Y69          FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.496     1.895    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/aclk
    SLICE_X7Y69          FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[18]/C
                         clock pessimism             -0.427     1.468    
                         clock uncertainty           -0.064     1.404    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.608     0.796    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[18]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.576ns (23.069%)  route 1.921ns (76.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.895 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.834    -1.176    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.120    -1.056 f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.087     0.031    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn_0
    SLICE_X7Y69          FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.496     1.895    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/aclk
    SLICE_X7Y69          FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[19]/C
                         clock pessimism             -0.427     1.468    
                         clock uncertainty           -0.064     1.404    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.608     0.796    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/sum_reg[19]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg_c_43/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.576ns (23.074%)  route 1.920ns (76.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.895 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.834    -1.176    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.120    -1.056 f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.086     0.030    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn_0
    SLICE_X4Y69          FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg_c_43/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.496     1.895    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/aclk
    SLICE_X4Y69          FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg_c_43/C
                         clock pessimism             -0.427     1.468    
                         clock uncertainty           -0.064     1.404    
    SLICE_X4Y69          FDCE (Recov_fdce_C_CLR)     -0.608     0.796    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/shift_reg0_reg_c_43
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_13/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.576ns (23.115%)  route 1.916ns (76.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.895 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.834    -1.176    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.120    -1.056 f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.082     0.026    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/sum_reg[20]_0
    SLICE_X5Y69          FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.496     1.895    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/aclk
    SLICE_X5Y69          FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_13/C
                         clock pessimism             -0.427     1.468    
                         clock uncertainty           -0.064     1.404    
    SLICE_X5Y69          FDCE (Recov_fdce_C_CLR)     -0.608     0.796    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_13
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_14/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.576ns (23.115%)  route 1.916ns (76.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.895 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.553    -2.466    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y62          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.834    -1.176    bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/resetn
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.120    -1.056 f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.082     0.026    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/sum_reg[20]_0
    SLICE_X5Y69          FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         1.496     1.895    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/aclk
    SLICE_X5Y69          FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_14/C
                         clock pessimism             -0.427     1.468    
                         clock uncertainty           -0.064     1.404    
    SLICE_X5Y69          FDCE (Recov_fdce_C_CLR)     -0.608     0.796    bd_DAW_i/moving_average_filter_0/U0/MM_filter_DX_CHANNEL/shift_reg0_reg_c_14
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/debounced_int_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.874%)  route 0.447ns (68.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.213    -0.170    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.125 f  bd_DAW_i/debouncer_0/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.233     0.108    bd_DAW_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X2Y74          FDCE                                         f  bd_DAW_i/debouncer_0/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.847    -0.321    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X2Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/debounced_int_reg_C/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X2Y74          FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    bd_DAW_i/debouncer_0/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.437%)  route 0.481ns (74.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.481     0.097    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X0Y74          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.847    -0.321    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X0Y74          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[13]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X0Y74          FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    bd_DAW_i/debouncer_1/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.437%)  route 0.481ns (74.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.481     0.097    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X0Y74          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.847    -0.321    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X0Y74          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[14]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X0Y74          FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    bd_DAW_i/debouncer_1/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.437%)  route 0.481ns (74.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.481     0.097    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X0Y74          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.847    -0.321    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X0Y74          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[17]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X0Y74          FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    bd_DAW_i/debouncer_1/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.437%)  route 0.481ns (74.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.481     0.097    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X0Y74          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.847    -0.321    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X0Y74          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[18]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X0Y74          FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    bd_DAW_i/debouncer_1/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.097%)  route 0.517ns (75.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.517     0.133    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X2Y73          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X2Y73          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[10]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/debouncer_1/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.097%)  route 0.517ns (75.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.517     0.133    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X2Y73          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X2Y73          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[15]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/debouncer_1/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.097%)  route 0.517ns (75.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.517     0.133    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X2Y73          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X2Y73          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[16]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/debouncer_1/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.097%)  route 0.517ns (75.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.517     0.133    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X2Y73          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X2Y73          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[9]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/debouncer_1/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.097%)  route 0.517ns (75.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.582    -0.547    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y70          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.517     0.133    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X3Y73          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=744, routed)         0.848    -0.320    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[3]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    bd_DAW_i/debouncer_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.740    





