
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11222309838                       # Number of ticks simulated
final_tick                               536049903375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188232                       # Simulator instruction rate (inst/s)
host_op_rate                                   236567                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 261046                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372520                       # Number of bytes of host memory used
host_seconds                                 42989.78                       # Real time elapsed on the host
sim_insts                                  8092071103                       # Number of instructions simulated
sim_ops                                   10169976926                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       316544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       319360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       317312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       173696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       175872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        87040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       340992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       176640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1944320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       680320                       # Number of bytes written to this memory
system.physmem.bytes_written::total            680320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          680                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1380                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15190                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5315                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5315                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28206671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28457600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28275106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15477741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       410611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15671640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7755979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       433422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30385189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       433422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15740075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               173254885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       410611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       433422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       433422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3284885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60622101                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60622101                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60622101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28206671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28457600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28275106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15477741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       410611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15671640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7755979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       433422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30385189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       433422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15740075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              233876986                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078917                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700047                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205541                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       853340                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817663                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11802471                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078917                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030825                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         598521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        585948                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1242880                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23620531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21149857     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133385      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210708      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          335412      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139587      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155668      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          167783      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109740      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218391      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23620531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19988856                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       774349                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462602                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6444                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        388277                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340785                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14407935                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        388277                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20019401                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         203974                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       482566                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438814                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87494                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14398738                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1586                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24884                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3440                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19988254                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66978199                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66978199                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2964247                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3643                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           267593                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169289                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14378890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13593246                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1845533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4143422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23620531                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17889115     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2301218      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254943      5.31%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859820      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802853      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229663      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179611      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61175      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42133      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23620531                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3217     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9667     38.33%     51.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12336     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11387433     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       214900      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256656      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732611      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13593246                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.505100                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25220                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50849754                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16228226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13618466                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40415                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248991                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23045                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        388277                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         139195                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14382560                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372549                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1993                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13398762                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181462                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913676                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884631                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732214                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.497873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373046                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372809                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7818193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20429419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2125419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209594                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23232254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.380334                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18254993     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2410767     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939102      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505513      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       378067      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211117      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130728      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116276      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285691      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23232254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37329108                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29153538                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3291484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.691202                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.691202                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371581                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371581                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60418523                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18538699                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13438998                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                26911674                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2081811                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1702624                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206150                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       853918                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          818636                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          213526                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9143                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20214878                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11819875                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2081811                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1032162                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2474415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         600098                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        572222                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1245490                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       207483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23650996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21176581     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          133606      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          211289      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          336490      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          139903      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          155137      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167522      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          109581      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1220887      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23650996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077357                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.439210                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20026650                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       762271                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2466484                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6376                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        389212                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341077                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14429002                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1579                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        389212                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20057504                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         197469                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       475811                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2442389                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        88606                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14419524                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2047                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         24977                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        33389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3978                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     20019702                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67072518                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67072518                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17046359                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2973134                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3615                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1966                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           269390                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1374166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       738331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22338                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       168903                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14399576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3622                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13613469                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17504                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1847282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4144428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          301                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23650996                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575598                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17909676     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2305549      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1258607      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       860747      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       803114      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       229577      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       180330      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61024      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42372      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23650996                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3205     12.68%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9704     38.39%     51.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12367     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11404011     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       215449      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1648      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1258513      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       733848      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13613469                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505857                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              25276                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50920714                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16250630                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13392165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13638745                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        40874                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       249071                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        23156                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          876                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        389212                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         130148                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12522                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14403220                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1374166                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       738331                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1964                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119754                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237984                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13417984                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1183455                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       195485                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1916955                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1887817                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            733500                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498593                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13392374                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13392165                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7830007                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20452852                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497634                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382832                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10013228                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12273399                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2129671                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210241                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23261784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18276999     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2414715     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       940959      4.05%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       506079      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378192      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       211390      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       131206      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       116377      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       285867      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23261784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10013228                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12273399                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1840246                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125076                       # Number of loads committed
system.switch_cpus1.commit.membars               1658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1761948                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11059092                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249334                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       285867                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37378922                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29195580                       # The number of ROB writes
system.switch_cpus1.timesIdled                 329348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3260678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10013228                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12273399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10013228                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.687612                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.687612                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372077                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372077                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60504558                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18566105                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13459495                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2082518                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1703660                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       205981                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       858103                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          819754                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          213712                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9121                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20210453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11820208                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2082518                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1033466                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2475671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         599396                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        585319                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1245174                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       207242                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23660388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21184717     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          134119      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          212509      0.90%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          336699      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          139842      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          154896      0.65%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          167559      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          108737      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1221310      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23660388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077382                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439217                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20023102                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       774520                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2467849                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6243                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        388671                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       340728                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14428670                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1606                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        388671                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20054321                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         207373                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       479360                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2443181                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        87477                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14418720                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2033                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         24687                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        33101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3497                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     20017583                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     67070629                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     67070629                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17046628                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2970955                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1960                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           267839                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1374503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       738390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        22183                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       168638                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14396687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13611252                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17611                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1847216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4142251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          295                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23660388                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575276                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267740                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17919286     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2305933      9.75%     85.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1258021      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       861497      3.64%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       802651      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       229698      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       179781      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61162      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        42359      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23660388                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3214     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9701     38.35%     51.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12384     48.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11401683     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       215357      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1648      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1258861      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       733703      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13611252                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.505769                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              25299                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50925802                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16247670                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13389622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13636551                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        40523                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       249400                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        23203                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          878                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        388671                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         133553                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12652                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14400325                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1374503                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       738390                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1959                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117887                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237715                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13415902                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1183923                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       195350                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1917267                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1887575                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            733344                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.498510                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13389852                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13389622                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7829881                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20449758                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.497533                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382884                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10013431                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12273618                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2126797                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3323                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210071                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23271717                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527405                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379897                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18286685     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2414839     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       940414      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       507007      2.18%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       377895      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       211711      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       130972      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116589      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       285605      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23271717                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10013431                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12273618                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1840290                       # Number of memory references committed
system.switch_cpus2.commit.loads              1125103                       # Number of loads committed
system.switch_cpus2.commit.membars               1659                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1761984                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11059281                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249337                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       285605                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37386462                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29189533                       # The number of ROB writes
system.switch_cpus2.timesIdled                 329100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3251627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10013431                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12273618                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10013431                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.687592                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.687592                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.372080                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.372080                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60496352                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18563903                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13459674                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3318                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2122610                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1740736                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209868                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       876412                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          827670                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          216935                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9286                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20259404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12062872                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2122610                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1044605                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2651924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         596440                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1113017                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1249762                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       208397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24407519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21755595     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          285812      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          331725      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          182458      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          211967      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          115868      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           79278      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          205323      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1239493      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24407519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078872                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448234                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20097724                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1278252                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2630653                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19901                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        380987                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       344246                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2181                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14725406                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11297                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        380987                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20128845                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         394562                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       795926                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2620526                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86671                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14715630                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22379                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20449155                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68519065                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68519065                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17429432                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3019716                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2107                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           235356                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1407786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       764408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20027                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       168257                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14690041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13870593                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19374                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1856138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4308726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24407519                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.568292                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259136                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18561563     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2353098      9.64%     85.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1262452      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       874424      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       763568      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       391861      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        93651      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61380      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        45522      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24407519                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3497     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13135     43.52%     55.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13549     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11610266     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       216800      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1697      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1282990      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       758840      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13870593                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515405                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30181                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52198260                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16550154                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13638385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13900774                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34375                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       252714                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        16984                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        380987                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         345396                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14319                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14693878                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1407786                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       764408                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2105                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       239240                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13664461                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1204072                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       206132                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1962676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1911908                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            758604                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507746                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13638698                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13638385                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8107294                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         21242653                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506777                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381652                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10235701                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12558062                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2136020                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       210892                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24026532                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.340595                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18895139     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2380768      9.91%     88.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       996962      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       597640      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       415929      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       267912      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       139344      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       111594      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       221244      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24026532                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10235701                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12558062                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1902493                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155069                       # Number of loads committed
system.switch_cpus3.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1797279                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11321652                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255539                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       221244                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38499305                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29769172                       # The number of ROB writes
system.switch_cpus3.timesIdled                 312003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2504496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10235701                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12558062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10235701                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.629230                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.629230                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380339                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380339                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61637268                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18929507                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13740470                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3418                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2125625                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1742901                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       210036                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       876685                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          828832                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          217226                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9281                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20278665                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12081040                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2125625                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1046058                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2655798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         597214                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1072398                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1250974                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       208414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24390691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21734893     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          286791      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          331352      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          183100      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          212436      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          115614      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           79238      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          205577      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1241690      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24390691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078984                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.448909                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20115428                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1239199                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2634240                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20186                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        381636                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       345025                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2188                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14747225                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11282                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        381636                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20146856                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         430175                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       720276                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2624101                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        87645                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14737765                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22829                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20478490                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68618962                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68618962                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17447941                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3030549                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3754                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2050                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           237202                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1409651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       765908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20327                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       169695                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14713377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13891910                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19736                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1863048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4320628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24390691                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569558                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260370                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18537999     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2353531      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1264452      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       876294      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       764912      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       392454      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        94180      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        61357      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        45512      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24390691                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3479     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13079     43.57%     55.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13462     44.84%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11628258     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       217045      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1699      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1284992      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       759916      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13891910                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516197                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              30020                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52224267                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16580348                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13658686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13921930                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34973                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       253365                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        17696                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        381636                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         381436                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        14741                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14717158                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1409651                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       765908                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2048                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       120663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       118782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       239445                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13684921                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1205947                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       206989                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1965622                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1914779                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            759675                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508506                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13658961                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13658686                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8118935                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21272029                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507531                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381672                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10246558                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12571360                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2146005                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3426                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       211009                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24009055                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523609                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.341666                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18872881     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2382231      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       998717      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       598002      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       415939      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       268262      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       139841      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       111879      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       221303      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24009055                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10246558                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12571360                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1904498                       # Number of memory references committed
system.switch_cpus4.commit.loads              1156286                       # Number of loads committed
system.switch_cpus4.commit.membars               1710                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1799173                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11333655                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       255812                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       221303                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38505052                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29816385                       # The number of ROB writes
system.switch_cpus4.timesIdled                 312551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2521324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10246558                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12571360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10246558                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.626444                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.626444                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380743                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380743                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61726971                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18958263                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13761138                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3422                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2414518                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      2010428                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       221088                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       916802                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          881488                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          259499                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10231                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     21002673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13245504                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2414518                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1140987                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2760484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         616439                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1006780                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1305875                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       211300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     25163268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.647015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.019331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        22402784     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          168790      0.67%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          213274      0.85%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          339642      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          142532      0.57%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          182875      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          213243      0.85%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           98247      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1401881      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     25163268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089719                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.492178                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20878951                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1142657                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2747214                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1398                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        393047                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       367179                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16190850                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1638                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        393047                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20900762                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          67483                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1015390                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2726758                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        59820                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16089329                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8646                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        41652                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     22469375                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     74816432                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     74816432                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     18774838                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3694529                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3870                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2008                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           210804                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1508984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       787370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8821                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       175272                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          15708904                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3883                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15061542                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        15858                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1923986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3930607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     25163268                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598553                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320535                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18784538     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2905827     11.55%     86.20% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1190825      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       667328      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       903426      3.59%     97.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       279324      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       273901      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       146441      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11658      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     25163268                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         103805     78.91%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         14258     10.84%     89.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13483     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12687662     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       205846      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1862      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1381364      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       784808      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15061542                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559659                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             131546                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008734                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     55433756                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17636875                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14667523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15193088                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        11374                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       288630                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11768                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        393047                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          51422                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6409                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     15712793                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        12241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1508984                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       787370                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2007                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       130702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       124461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       255163                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14798367                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1358017                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       263175                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2142699                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2092132                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            784682                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549880                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14667620                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14667523                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8788382                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         23613166                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545018                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372181                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10922925                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13459668                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2253174                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       222758                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     24770221                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543381                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363495                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19073905     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2886824     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1047975      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       522319      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       477398      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       200893      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       198420      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        94536      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       267951      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     24770221                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10922925                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13459668                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1995952                       # Number of memory references committed
system.switch_cpus5.commit.loads              1220350                       # Number of loads committed
system.switch_cpus5.commit.membars               1874                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1950822                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12118213                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       277957                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       267951                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            40215034                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           31818749                       # The number of ROB writes
system.switch_cpus5.timesIdled                 320662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1748747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10922925                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13459668                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10922925                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.463810                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.463810                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405875                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405875                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66581777                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20496075                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14972217                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3752                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2013754                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1816314                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       107306                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       762401                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          718167                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          110821                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4711                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21323866                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12660416                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2013754                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       828988                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2503783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         338172                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1302676                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1225673                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       107638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     25358545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.585827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.905363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        22854762     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           89509      0.35%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          183480      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           76361      0.30%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          415261      1.64%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          370674      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           71293      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          149639      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1147566      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     25358545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074827                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.470437                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        21189497                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1438645                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2494556                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7872                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        227972                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       177359                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14846245                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1515                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        227972                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        21212281                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1252775                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       111754                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2481274                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        72486                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14837468                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1402                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         31518                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        25487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1965                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17425508                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     69878713                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     69878713                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15424149                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2001347                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1733                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          880                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           177496                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3498790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1768064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        16445                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        86543                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14806786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14221742                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         8244                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1163972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2808662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     25358545                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.560826                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.356609                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     20291213     80.02%     80.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1523426      6.01%     86.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1249134      4.93%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       539452      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       680839      2.68%     95.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       654883      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       371800      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        29263      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18535      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     25358545                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          36130     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        278337     86.30%     97.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8045      2.49%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8924307     62.75%     62.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       124274      0.87%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          850      0.01%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3408803     23.97%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1763508     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14221742                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528453                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             322512                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022677                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     54132785                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15972893                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14099199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14544254                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25767                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       139803                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          398                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11892                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1252                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        227972                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1209356                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        20302                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14808538                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3498790                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1768064                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          883                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         13649                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          398                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        61399                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       125295                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14121865                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3397176                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        99877                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5160503                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1850220                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1763327                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524742                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14099704                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14099199                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7617757                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         15023307                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523900                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507063                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11447144                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13452179                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1357954                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1715                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       109424                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25130573                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535291                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.357642                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20247710     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1785207      7.10%     87.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       836683      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       825689      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       225715      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       955665      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71716      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        52446      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       129742      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25130573                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11447144                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13452179                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5115152                       # Number of memory references committed
system.switch_cpus6.commit.loads              3358980                       # Number of loads committed
system.switch_cpus6.commit.membars                856                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1776244                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11962377                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       130274                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       129742                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            39810925                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29848274                       # The number of ROB writes
system.switch_cpus6.timesIdled                 466240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1553470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11447144                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13452179                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11447144                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.350981                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.350981                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.425354                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.425354                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        69806737                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16376781                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17668644                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1712                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2119230                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1737340                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       209604                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       875321                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          827189                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          217422                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9348                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20265192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12053309                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2119230                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1044611                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2650234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         594059                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1092938                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1249961                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       208208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24389437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.950664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21739203     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          286076      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          330972      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          182639      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          211525      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          115989      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           79216      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          205234      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1238583      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24389437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078747                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.447878                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20101784                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1259788                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2629321                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19653                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        378889                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       344177                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2178                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14715824                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        11332                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        378889                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20132890                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         359932                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       811978                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2619009                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        86737                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14706546                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22511                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        40314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20439158                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     68481474                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     68481474                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17438868                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3000279                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3810                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2108                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           235241                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1405894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       764887                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20030                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       169313                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14682382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13872804                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18767                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1841116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4261734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          390                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24389437                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.568804                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.259621                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18542953     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2352831      9.65%     85.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1262903      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       874276      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       764326      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       391464      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        93574      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        61609      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        45501      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24389437                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3440     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13002     43.39%     54.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13520     45.12%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11612111     83.70%     83.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       216836      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1698      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1283132      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       759027      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13872804                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515487                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              29962                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52183771                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16527468                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13641397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13902766                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        34927                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       250202                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        17068                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        378889                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         310693                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13964                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14686216                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1405894                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       764887                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2103                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       120760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       118067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       238827                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13667044                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1204751                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       205757                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1963526                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1912165                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            758775                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.507842                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13641648                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13641397                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8110233                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         21243213                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.506889                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381780                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10241190                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12564871                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2121430                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       210638                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24010548                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.523306                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.341354                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18877258     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2381022      9.92%     88.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       997390      4.15%     92.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       598147      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       415885      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       268321      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       139418      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       111881      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       221226      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24010548                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10241190                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12564871                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1903511                       # Number of memory references committed
system.switch_cpus7.commit.loads              1155692                       # Number of loads committed
system.switch_cpus7.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1798282                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11327776                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       255684                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       221226                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38475558                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29751518                       # The number of ROB writes
system.switch_cpus7.timesIdled                 312267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2522578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10241190                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12564871                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10241190                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.627821                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.627821                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380543                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380543                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        61652275                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18935168                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13731967                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3418                       # number of misc regfile writes
system.l20.replacements                          2507                       # number of replacements
system.l20.tagsinuse                      4095.558104                       # Cycle average of tags in use
system.l20.total_refs                          327157                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6603                       # Sample count of references to valid blocks.
system.l20.avg_refs                         49.546721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.483649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.572344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   927.554712                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3103.947400                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006487                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.226454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.757800                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999892                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4859                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4860                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1587                       # number of Writeback hits
system.l20.Writeback_hits::total                 1587                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4874                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4875                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4874                       # number of overall hits
system.l20.overall_hits::total                   4875                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2473                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2507                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2473                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2507                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2473                       # number of overall misses
system.l20.overall_misses::total                 2507                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29832742                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1290118064                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1319950806                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29832742                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1290118064                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1319950806                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29832742                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1290118064                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1319950806                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7332                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7367                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1587                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1587                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7347                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7382                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7347                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7382                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.337289                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340301                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.336600                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.339610                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.336600                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.339610                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521681.384553                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 526506.105305                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521681.384553                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 526506.105305                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521681.384553                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 526506.105305                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 540                       # number of writebacks
system.l20.writebacks::total                      540                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2473                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2507                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2473                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2507                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2473                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2507                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1112492265                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1139881454                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1112492265                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1139881454                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1112492265                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1139881454                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337289                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340301                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.339610                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.339610                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449855.343712                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 454679.479059                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449855.343712                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 454679.479059                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449855.343712                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 454679.479059                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2529                       # number of replacements
system.l21.tagsinuse                      4095.554523                       # Cycle average of tags in use
system.l21.total_refs                          327176                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6625                       # Sample count of references to valid blocks.
system.l21.avg_refs                         49.385057                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.479317                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.991451                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   938.800050                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3093.283704                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006346                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.229199                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.755196                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999891                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4870                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4871                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1595                       # number of Writeback hits
system.l21.Writeback_hits::total                 1595                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4885                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4886                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4885                       # number of overall hits
system.l21.overall_hits::total                   4886                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2498                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2532                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2498                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2532                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2498                       # number of overall misses
system.l21.overall_misses::total                 2532                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28089684                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1260726877                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1288816561                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28089684                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1260726877                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1288816561                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28089684                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1260726877                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1288816561                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7368                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7403                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1595                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1595                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7383                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7418                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7383                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7418                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.339034                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342024                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.338345                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.341332                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.338345                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.341332                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 826167.176471                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 504694.506405                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 509011.280016                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 826167.176471                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 504694.506405                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 509011.280016                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 826167.176471                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 504694.506405                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 509011.280016                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 546                       # number of writebacks
system.l21.writebacks::total                      546                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2498                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2532                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2498                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2532                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2498                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2532                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25638440                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1080571680                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1106210120                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25638440                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1080571680                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1106210120                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25638440                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1080571680                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1106210120                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.339034                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342024                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.338345                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.341332                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.338345                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.341332                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 754071.764706                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 432574.731785                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 436891.832543                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 754071.764706                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 432574.731785                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 436891.832543                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 754071.764706                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 432574.731785                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 436891.832543                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2513                       # number of replacements
system.l22.tagsinuse                      4095.554156                       # Cycle average of tags in use
system.l22.total_refs                          327164                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6609                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.502799                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.477064                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    26.113706                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   935.606384                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3096.357003                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006375                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.228420                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.755947                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999891                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4863                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4864                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1590                       # number of Writeback hits
system.l22.Writeback_hits::total                 1590                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4878                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4879                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4878                       # number of overall hits
system.l22.overall_hits::total                   4879                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2481                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2515                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2481                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2515                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2481                       # number of overall misses
system.l22.overall_misses::total                 2515                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27200958                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1259405429                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1286606387                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27200958                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1259405429                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1286606387                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27200958                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1259405429                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1286606387                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7344                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7379                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1590                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1590                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7359                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7394                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7359                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7394                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.337827                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.340832                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.337138                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.340141                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.337138                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.340141                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 800028.176471                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 507620.084240                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 511573.116103                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 800028.176471                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 507620.084240                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 511573.116103                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 800028.176471                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 507620.084240                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 511573.116103                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 543                       # number of writebacks
system.l22.writebacks::total                      543                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2481                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2515                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2481                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2515                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2481                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2515                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     24759758                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1081413229                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1106172987                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     24759758                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1081413229                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1106172987                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     24759758                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1081413229                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1106172987                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.337827                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.340832                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.337138                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.340141                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.337138                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.340141                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 728228.176471                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 435877.964127                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 439830.213519                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 728228.176471                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 435877.964127                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 439830.213519                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 728228.176471                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 435877.964127                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 439830.213519                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1396                       # number of replacements
system.l23.tagsinuse                      4095.446725                       # Cycle average of tags in use
system.l23.total_refs                          346252                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5492                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.046613                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          147.469852                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.531724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   648.836764                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3269.608384                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.036003                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007210                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.158407                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.798244                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4237                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4238                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2436                       # number of Writeback hits
system.l23.Writeback_hits::total                 2436                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4252                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4253                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4252                       # number of overall hits
system.l23.overall_hits::total                   4253                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1355                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1392                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1357                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1394                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1357                       # number of overall misses
system.l23.overall_misses::total                 1394                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     37656442                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    685886903                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      723543345                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       838406                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       838406                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     37656442                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    686725309                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       724381751                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     37656442                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    686725309                       # number of overall miss cycles
system.l23.overall_miss_latency::total      724381751                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5592                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5630                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2436                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2436                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5609                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5647                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5609                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5647                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242310                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.247247                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.241933                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.246857                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.241933                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.246857                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 506189.596310                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 519786.885776                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       419203                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       419203                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 506061.392041                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 519642.576040                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 506061.392041                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 519642.576040                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 877                       # number of writebacks
system.l23.writebacks::total                      877                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1355                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1392                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1357                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1394                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1357                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1394                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    588526755                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    623523622                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       694806                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       694806                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    589221561                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    624218428                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    589221561                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    624218428                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242310                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.247247                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.246857                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.246857                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 434337.088561                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 447933.636494                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       347403                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       347403                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 434208.961680                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 447789.403156                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 434208.961680                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 447789.403156                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1412                       # number of replacements
system.l24.tagsinuse                      4095.382744                       # Cycle average of tags in use
system.l24.total_refs                          346299                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5508                       # Sample count of references to valid blocks.
system.l24.avg_refs                         62.872004                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          148.396875                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    29.695615                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   653.863192                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3263.427062                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.036230                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007250                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.159635                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.796735                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4267                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4268                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2455                       # number of Writeback hits
system.l24.Writeback_hits::total                 2455                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4282                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4283                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4282                       # number of overall hits
system.l24.overall_hits::total                   4283                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1370                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1406                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            4                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1374                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1410                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1374                       # number of overall misses
system.l24.overall_misses::total                 1410                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     31483361                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    688071624                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      719554985                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2227261                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2227261                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     31483361                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    690298885                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       721782246                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     31483361                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    690298885                       # number of overall miss cycles
system.l24.overall_miss_latency::total      721782246                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5637                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5674                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2455                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2455                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           19                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5656                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5693                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5656                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5693                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.243037                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.247797                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.210526                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.210526                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.242928                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.247673                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.242928                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.247673                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 874537.805556                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 502242.061314                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 511774.527027                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 556815.250000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 556815.250000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 874537.805556                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 502400.935226                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 511902.302128                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 874537.805556                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 502400.935226                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 511902.302128                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 883                       # number of writebacks
system.l24.writebacks::total                      883                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1370                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1406                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            4                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1374                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1410                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1374                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1410                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28898561                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    589647225                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    618545786                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1940061                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1940061                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28898561                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    591587286                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    620485847                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28898561                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    591587286                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    620485847                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.243037                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.247797                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.210526                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.242928                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.247673                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.242928                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.247673                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 802737.805556                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 430399.434307                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 439932.991465                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 485015.250000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 485015.250000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 802737.805556                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 430558.432314                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 440060.884397                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 802737.805556                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 430558.432314                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 440060.884397                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           717                       # number of replacements
system.l25.tagsinuse                      4095.465559                       # Cycle average of tags in use
system.l25.total_refs                          252386                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4812                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.449293                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          122.465559                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    31.399442                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   330.700812                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3610.899746                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029899                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007666                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.080738                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.881567                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3202                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3204                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             992                       # number of Writeback hits
system.l25.Writeback_hits::total                  992                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           16                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3218                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3220                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3218                       # number of overall hits
system.l25.overall_hits::total                   3220                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          680                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  717                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          680                       # number of demand (read+write) misses
system.l25.demand_misses::total                   717                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          680                       # number of overall misses
system.l25.overall_misses::total                  717                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     51664332                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    306957911                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      358622243                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     51664332                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    306957911                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       358622243                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     51664332                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    306957911                       # number of overall miss cycles
system.l25.overall_miss_latency::total      358622243                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3882                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3921                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          992                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              992                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           16                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3898                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3937                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3898                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3937                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.175167                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.182862                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.174448                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.182118                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.174448                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.182118                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1396333.297297                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 451408.692647                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 500170.492329                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1396333.297297                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 451408.692647                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 500170.492329                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1396333.297297                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 451408.692647                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 500170.492329                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 416                       # number of writebacks
system.l25.writebacks::total                      416                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          680                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             717                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          680                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              717                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          680                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             717                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     49007132                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    258124257                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    307131389                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     49007132                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    258124257                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    307131389                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     49007132                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    258124257                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    307131389                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.175167                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.182862                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.174448                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.182118                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.174448                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.182118                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1324517.081081                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 379594.495588                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 428356.191074                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1324517.081081                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 379594.495588                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 428356.191074                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1324517.081081                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 379594.495588                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 428356.191074                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2702                       # number of replacements
system.l26.tagsinuse                      4095.867931                       # Cycle average of tags in use
system.l26.total_refs                          324221                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6798                       # Sample count of references to valid blocks.
system.l26.avg_refs                         47.693586                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           13.076143                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    28.001696                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1289.682839                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2765.107252                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.003192                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006836                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.314864                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.675075                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999968                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5509                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5510                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2348                       # number of Writeback hits
system.l26.Writeback_hits::total                 2348                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5518                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5519                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5518                       # number of overall hits
system.l26.overall_hits::total                   5519                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2664                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2702                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2664                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2702                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2664                       # number of overall misses
system.l26.overall_misses::total                 2702                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     36467588                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1381233928                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1417701516                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     36467588                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1381233928                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1417701516                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     36467588                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1381233928                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1417701516                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8173                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8212                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2348                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2348                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8182                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8221                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8182                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8221                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.325951                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.329031                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.325593                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.328670                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.325593                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.328670                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 959673.368421                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 518481.204204                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 524685.979275                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 959673.368421                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 518481.204204                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 524685.979275                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 959673.368421                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 518481.204204                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 524685.979275                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 616                       # number of writebacks
system.l26.writebacks::total                      616                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2664                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2702                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2664                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2702                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2664                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2702                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     33736711                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1189845718                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1223582429                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     33736711                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1189845718                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1223582429                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     33736711                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1189845718                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1223582429                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.325951                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.329031                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.325593                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.328670                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.325593                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.328670                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 887808.184211                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 446638.783033                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 452843.237972                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 887808.184211                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 446638.783033                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 452843.237972                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 887808.184211                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 446638.783033                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 452843.237972                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1420                       # number of replacements
system.l27.tagsinuse                      4095.448985                       # Cycle average of tags in use
system.l27.total_refs                          346271                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5516                       # Sample count of references to valid blocks.
system.l27.avg_refs                         62.775743                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          146.841755                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.591012                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   653.381289                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3265.634929                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.035850                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007224                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.159517                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.797274                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4247                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4248                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2445                       # number of Writeback hits
system.l27.Writeback_hits::total                 2445                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4262                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4263                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4262                       # number of overall hits
system.l27.overall_hits::total                   4263                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1378                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1416                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1380                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1418                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1380                       # number of overall misses
system.l27.overall_misses::total                 1418                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     37898662                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    695103880                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      733002542                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       862232                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       862232                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     37898662                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    695966112                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       733864774                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     37898662                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    695966112                       # number of overall miss cycles
system.l27.overall_miss_latency::total      733864774                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5625                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5664                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2445                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2445                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5642                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5681                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5642                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5681                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.244978                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.117647                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.244594                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249604                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.244594                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249604                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 997333.210526                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 504429.521045                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 517657.162429                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       431116                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       431116                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 997333.210526                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 504323.269565                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 517535.101551                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 997333.210526                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 504323.269565                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 517535.101551                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 894                       # number of writebacks
system.l27.writebacks::total                      894                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1378                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1416                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            2                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1380                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1418                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1380                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1418                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     35169349                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    596105025                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    631274374                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       718632                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       718632                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     35169349                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    596823657                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    631993006                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     35169349                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    596823657                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    631993006                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.244978                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.244594                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249604                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.244594                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249604                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 925509.184211                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 432587.100871                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 445815.235876                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       359316                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       359316                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 925509.184211                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 432480.910870                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 445693.234133                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 925509.184211                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 432480.910870                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 445693.234133                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.429694                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250880                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907144.533333                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.429694                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048766                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834022                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242831                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242831                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242831                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242831                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242831                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242831                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     37110377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37110377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21906.034986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.251023                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.748977                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710781                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18972                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19059                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4445079191                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4445079191                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4452322484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4452322484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4452322484                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4452322484                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 234296.815887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 234296.815887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 233607.350018                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 233607.350018                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 233607.350018                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 233607.350018                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1587                       # number of writebacks
system.cpu0.dcache.writebacks::total             1587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1630163702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1630163702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1631125202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1631125202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1631125202                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1631125202                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222335.474905                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 222335.474905                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 222012.413502                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 222012.413502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 222012.413502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 222012.413502                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.868594                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001253489                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1907149.502857                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.868594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047866                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.833123                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1245440                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1245440                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1245440                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1245440                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1245440                       # number of overall hits
system.cpu1.icache.overall_hits::total        1245440                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     35567290                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35567290                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     35567290                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35567290                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     35567290                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35567290                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1245490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1245490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1245490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1245490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1245490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1245490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 711345.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 711345.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 711345.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 711345.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 711345.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 711345.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28460046                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28460046                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28460046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28460046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28460046                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28460046                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 813144.171429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 813144.171429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 813144.171429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 813144.171429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 813144.171429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 813144.171429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7380                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166553703                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7636                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21811.642614                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.000361                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.999639                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.890626                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.109374                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       860893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         860893                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711728                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1922                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1922                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1658                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1572621                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1572621                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1572621                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1572621                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19034                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19034                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           91                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19125                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19125                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19125                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19125                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4358650068                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4358650068                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7380610                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7380610                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4366030678                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4366030678                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4366030678                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4366030678                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       879927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       879927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1591746                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1591746                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1591746                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1591746                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021631                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021631                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012015                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012015                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012015                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012015                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 228992.858464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 228992.858464                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81105.604396                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81105.604396                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 228289.185778                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 228289.185778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 228289.185778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 228289.185778                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1595                       # number of writebacks
system.cpu1.dcache.writebacks::total             1595                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11666                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11742                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11742                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11742                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11742                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7368                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7368                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7383                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7383                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1601786227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1601786227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1602747727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1602747727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1602747727                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1602747727                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004638                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004638                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004638                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004638                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 217397.696390                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 217397.696390                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 217086.242313                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 217086.242313                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 217086.242313                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 217086.242313                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.866361                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001253172                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1907148.899048                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.866361                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047863                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.833119                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1245123                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1245123                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1245123                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1245123                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1245123                       # number of overall hits
system.cpu2.icache.overall_hits::total        1245123                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     33999541                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     33999541                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     33999541                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     33999541                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     33999541                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     33999541                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1245174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1245174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1245174                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1245174                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1245174                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1245174                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 666657.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 666657.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 666657.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 666657.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 666657.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 666657.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     27565477                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     27565477                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     27565477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     27565477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     27565477                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     27565477                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 787585.057143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 787585.057143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 787585.057143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 787585.057143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 787585.057143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 787585.057143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7357                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166554487                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7613                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21877.641797                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.017109                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.982891                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.890692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.109308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       861657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         861657                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       711747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        711747                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1922                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1659                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1659                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1573404                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1573404                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1573404                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1573404                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19063                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19063                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           88                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19151                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19151                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19151                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19151                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4395813624                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4395813624                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7000492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7000492                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4402814116                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4402814116                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4402814116                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4402814116                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       880720                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       880720                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       711835                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       711835                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1592555                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1592555                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1592555                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1592555                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021645                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021645                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000124                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012025                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012025                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012025                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012025                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230594.010596                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230594.010596                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 79551.045455                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79551.045455                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 229899.959062                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 229899.959062                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 229899.959062                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 229899.959062                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1590                       # number of writebacks
system.cpu2.dcache.writebacks::total             1590                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11719                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11719                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        11792                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        11792                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        11792                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        11792                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7344                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7344                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7359                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7359                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7359                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7359                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1600027458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1600027458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1600988958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1600988958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1600988958                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1600988958                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008339                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008339                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004621                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004621                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004621                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004621                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217868.662582                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 217868.662582                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 217555.232776                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 217555.232776                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 217555.232776                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 217555.232776                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.549711                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996812159                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1916946.459615                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.549711                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048958                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821394                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1249713                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1249713                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1249713                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1249713                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1249713                       # number of overall hits
system.cpu3.icache.overall_hits::total        1249713                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     51728056                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     51728056                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157721328                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26891.957033                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.520093                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.479907                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884844                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115156                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       879898                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         879898                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       743153                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        743153                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1709                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1623051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1623051                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1623051                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1623051                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19435                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19435                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          611                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          611                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20046                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20046                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20046                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20046                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4512298117                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4512298117                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    265449184                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    265449184                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4777747301                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4777747301                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4777747301                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4777747301                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232173.816156                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232173.816156                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 434450.382979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 434450.382979                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238339.184925                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238339.184925                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238339.184925                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238339.184925                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1151011                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 164430.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2436                       # number of writebacks
system.cpu3.dcache.writebacks::total             2436                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14437                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14437                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    975473295                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    975473295                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    977299986                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    977299986                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    977299986                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    977299986                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 174440.861052                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 174440.861052                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 174237.829560                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 174237.829560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 174237.829560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 174237.829560                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               512.621675                       # Cycle average of tags in use
system.cpu4.icache.total_refs               996813373                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1920642.337187                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.621675                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.049073                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.821509                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1250927                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1250927                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1250927                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1250927                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1250927                       # number of overall hits
system.cpu4.icache.overall_hits::total        1250927                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     36906199                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     36906199                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     36906199                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     36906199                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     36906199                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     36906199                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1250974                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1250974                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1250974                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1250974                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1250974                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1250974                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 785238.276596                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 785238.276596                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 785238.276596                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 785238.276596                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 785238.276596                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 785238.276596                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     31884352                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     31884352                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     31884352                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     31884352                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     31884352                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     31884352                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 861739.243243                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 861739.243243                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5656                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               157723119                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5912                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26678.470737                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.510087                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.489913                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.884805                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.115195                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       880925                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         880925                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       743908                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        743908                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1711                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1711                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1624833                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1624833                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1624833                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1624833                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19419                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19419                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          640                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20059                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20059                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20059                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20059                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4452800364                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4452800364                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    245913492                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    245913492                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4698713856                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4698713856                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4698713856                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4698713856                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       900344                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       900344                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       744548                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       744548                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1644892                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1644892                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1644892                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1644892                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021568                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021568                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000860                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000860                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012195                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012195                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012195                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012195                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 229301.218600                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 229301.218600                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 384239.831250                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 384239.831250                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 234244.671020                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 234244.671020                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 234244.671020                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 234244.671020                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1007838                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 125979.750000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2455                       # number of writebacks
system.cpu4.dcache.writebacks::total             2455                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13782                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13782                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          621                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          621                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14403                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14403                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14403                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14403                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5637                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5637                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           19                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5656                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5656                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5656                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5656                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    979738308                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    979738308                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      3242504                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      3242504                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    982980812                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    982980812                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    982980812                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    982980812                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006261                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006261                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003439                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003439                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003439                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003439                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 173804.915381                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 173804.915381                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 170658.105263                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 170658.105263                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 173794.344413                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 173794.344413                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 173794.344413                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 173794.344413                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.208036                       # Cycle average of tags in use
system.cpu5.icache.total_refs               998668344                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2021595.838057                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.208036                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.782385                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1305824                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1305824                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1305824                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1305824                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1305824                       # number of overall hits
system.cpu5.icache.overall_hits::total        1305824                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     77263084                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     77263084                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     77263084                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     77263084                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     77263084                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     77263084                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1305875                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1305875                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1305875                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1305875                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1305875                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1305875                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1514962.431373                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1514962.431373                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1514962.431373                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1514962.431373                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1514962.431373                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1514962.431373                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     52102336                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     52102336                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     52102336                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     52102336                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     52102336                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     52102336                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1335957.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1335957.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1335957.333333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1335957.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1335957.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1335957.333333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3898                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148178924                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4154                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35671.382764                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   217.672112                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    38.327888                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.850282                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.149718                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1040006                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1040006                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       771737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        771737                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1969                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1876                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1876                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1811743                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1811743                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1811743                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1811743                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        10043                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        10043                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           73                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        10116                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         10116                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        10116                       # number of overall misses
system.cpu5.dcache.overall_misses::total        10116                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1361604625                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1361604625                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6142255                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6142255                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1367746880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1367746880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1367746880                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1367746880                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1050049                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1050049                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       771810                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       771810                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1876                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1876                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1821859                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1821859                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1821859                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1821859                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009564                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009564                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005553                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005553                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005553                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005553                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135577.479339                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135577.479339                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84140.479452                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84140.479452                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 135206.294978                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 135206.294978                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 135206.294978                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 135206.294978                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          992                       # number of writebacks
system.cpu5.dcache.writebacks::total              992                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         6161                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         6161                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           57                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         6218                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         6218                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         6218                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         6218                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3882                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3882                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3898                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3898                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3898                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3898                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    521392596                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    521392596                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1134610                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1134610                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    522527206                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    522527206                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    522527206                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    522527206                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002140                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002140                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002140                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002140                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 134310.302937                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 134310.302937                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70913.125000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70913.125000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 134050.078502                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 134050.078502                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 134050.078502                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 134050.078502                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               571.070809                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1026166947                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1763173.448454                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.695922                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.374887                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047590                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867588                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.915178                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1225621                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1225621                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1225621                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1225621                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1225621                       # number of overall hits
system.cpu6.icache.overall_hits::total        1225621                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     47626950                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     47626950                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     47626950                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     47626950                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     47626950                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     47626950                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1225673                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1225673                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1225673                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1225673                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1225673                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1225673                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 915902.884615                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 915902.884615                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 915902.884615                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 915902.884615                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 915902.884615                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 915902.884615                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     36897448                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     36897448                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     36897448                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     36897448                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     36897448                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     36897448                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 946088.410256                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 946088.410256                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 946088.410256                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 946088.410256                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 946088.410256                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 946088.410256                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8182                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               404499964                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8438                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              47937.895710                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.083970                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.916030                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433922                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566078                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3205799                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3205799                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1754400                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1754400                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          860                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          860                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          856                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          856                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4960199                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4960199                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4960199                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4960199                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        29203                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        29203                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        29233                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         29233                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        29233                       # number of overall misses
system.cpu6.dcache.overall_misses::total        29233                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   6928684867                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6928684867                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2434658                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2434658                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   6931119525                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6931119525                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   6931119525                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6931119525                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3235002                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3235002                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1754430                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1754430                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          856                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          856                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4989432                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4989432                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4989432                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4989432                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009027                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009027                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005859                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005859                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005859                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005859                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 237259.352361                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 237259.352361                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81155.266667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81155.266667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 237099.152499                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 237099.152499                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 237099.152499                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 237099.152499                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2348                       # number of writebacks
system.cpu6.dcache.writebacks::total             2348                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        21030                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        21030                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        21051                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        21051                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        21051                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        21051                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8173                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8173                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8182                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8182                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8182                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8182                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1781053420                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1781053420                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       604950                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       604950                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1781658370                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1781658370                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1781658370                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1781658370                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001640                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001640                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 217919.175333                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 217919.175333                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67216.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67216.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 217753.406258                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 217753.406258                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 217753.406258                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 217753.406258                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.717055                       # Cycle average of tags in use
system.cpu7.icache.total_refs               996812356                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1913267.477927                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.717055                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049226                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.821662                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1249910                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1249910                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1249910                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1249910                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1249910                       # number of overall hits
system.cpu7.icache.overall_hits::total        1249910                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     50401461                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     50401461                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     50401461                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     50401461                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     50401461                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     50401461                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1249961                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1249961                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1249961                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1249961                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1249961                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1249961                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 988263.941176                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 988263.941176                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 988263.941176                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 988263.941176                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 988263.941176                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 988263.941176                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     38295600                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     38295600                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     38295600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     38295600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     38295600                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     38295600                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 981938.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 981938.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 981938.461538                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 981938.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 981938.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 981938.461538                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5642                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               157721834                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5898                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26741.579179                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.507540                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.492460                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.884795                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.115205                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       880037                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         880037                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       743514                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        743514                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1740                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1709                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1623551                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1623551                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1623551                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1623551                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        19273                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        19273                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          644                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        19917                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         19917                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        19917                       # number of overall misses
system.cpu7.dcache.overall_misses::total        19917                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4443079782                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4443079782                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    261883221                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    261883221                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4704963003                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4704963003                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4704963003                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4704963003                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       899310                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       899310                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       744158                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       744158                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1643468                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1643468                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1643468                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1643468                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021431                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021431                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000865                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000865                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012119                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012119                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012119                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012119                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 230533.896228                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 230533.896228                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 406650.964286                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 406650.964286                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 236228.498418                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 236228.498418                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 236228.498418                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 236228.498418                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       889150                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 111143.750000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2445                       # number of writebacks
system.cpu7.dcache.writebacks::total             2445                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13648                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13648                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          627                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          627                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        14275                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        14275                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        14275                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        14275                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5625                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5625                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5642                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5642                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5642                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5642                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    985529392                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    985529392                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1850780                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1850780                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    987380172                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    987380172                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    987380172                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    987380172                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006255                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006255                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003433                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003433                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003433                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003433                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 175205.225244                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 175205.225244                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 108869.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 108869.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 175005.347749                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 175005.347749                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 175005.347749                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 175005.347749                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
