$date
	Fri May 23 23:24:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! reset $end
$var wire 1 " clock $end
$var wire 8 # TX_DATA [7:0] $end
$var wire 1 $ TXD_out $end
$var wire 1 % START_STB $end
$var wire 1 & RX_PARITY_ERROR $end
$var wire 1 ' RX_DATA_VALID $end
$var wire 8 ( RX_DATA [7:0] $end
$var wire 1 ) RXD_in $end
$var wire 2 * CFG_STOP_BITS [1:0] $end
$var wire 4 + CFG_BAUD_RATE [3:0] $end
$scope module P0 $end
$var wire 1 $ TXD_out $end
$var wire 1 & RX_PARITY_ERROR $end
$var wire 1 ' RX_DATA_VALID $end
$var wire 8 , RX_DATA [7:0] $end
$var reg 4 - CFG_BAUD_RATE [3:0] $end
$var reg 1 ) CFG_PARITY $end
$var reg 2 . CFG_STOP_BITS [1:0] $end
$var reg 1 / RXD_in $end
$var reg 1 % START_STB $end
$var reg 8 0 TX_DATA [7:0] $end
$var reg 1 " clock $end
$var reg 1 ! reset $end
$upscope $end
$scope module U0 $end
$var wire 4 1 CFG_BAUD_RATE [3:0] $end
$var wire 1 ) CFG_PARITY $end
$var wire 2 2 CFG_STOP_BITS [1:0] $end
$var wire 1 3 RXD_in $end
$var wire 1 % START_STB $end
$var wire 8 4 TX_DATA [7:0] $end
$var wire 1 " clock $end
$var wire 1 ! reset $end
$var parameter 3 5 DATOS $end
$var parameter 3 6 IDLE $end
$var parameter 3 7 INICIO $end
$var parameter 3 8 PARADA $end
$var parameter 3 9 PARIDAD $end
$var parameter 3 : RECEPCION $end
$var reg 8 ; RX_DATA [7:0] $end
$var reg 1 ' RX_DATA_VALID $end
$var reg 8 < RX_DATA_siguiente [7:0] $end
$var reg 1 & RX_PARITY_ERROR $end
$var reg 1 $ TXD_out $end
$var reg 10 = baud_counter [9:0] $end
$var reg 10 > baud_counter_siguiente [9:0] $end
$var reg 9 ? conteo_bit_emisor [8:0] $end
$var reg 9 @ conteo_bit_emisor_siguiente [8:0] $end
$var reg 5 A conteo_bit_receptor [4:0] $end
$var reg 5 B conteo_bit_receptor_siguiente [4:0] $end
$var reg 3 C estado_emisor [2:0] $end
$var reg 2 D estado_receptor [1:0] $end
$var reg 3 E proximo_estado_emisor [2:0] $end
$var reg 2 F proximo_estado_receptor [1:0] $end
$var reg 1 G siguiente_TXD_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 :
b11 9
b100 8
b1 7
b0 6
b10 5
$end
#0
$dumpvars
1G
bx F
b0 E
bx D
b0 C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx 4
z3
b0 2
b100 1
bx 0
x/
b0 .
b100 -
bx ,
b100 +
b0 *
0)
bx (
x'
x&
0%
x$
bx #
0"
0!
$end
#5
b0 >
b0 @
b0 (
b0 ,
b0 ;
b0 A
b0 =
0$
b0 ?
1"
#10
0"
b1111111 #
b1111111 0
b1111111 4
1!
#15
b0x (
b0x ,
b0x ;
bx A
1$
1"
#20
b1 E
0"
1%
#25
b1 >
0G
b1 C
1"
#30
0G
b1 >
0"
0%
#35
b10 >
0G
b1 =
0$
1"
#40
0"
#45
b11 >
0G
b10 =
1"
#50
0"
#55
b10 E
b0 >
0G
b11 =
1"
#60
0"
#65
b1 >
1G
b0 =
b10 C
1"
#70
0"
#75
b10 >
b1 =
1$
1"
#80
0"
#85
b11 >
b10 =
1"
#90
0"
#95
b1 @
b0 >
b11 =
1"
#100
0"
#105
b1 >
b0 =
b1 ?
1"
#110
0"
#115
b10 >
b1 =
1"
#120
0"
#125
b11 >
b10 =
1"
#130
0"
#135
b10 @
b0 >
b11 =
1"
#140
0"
#145
b1 >
b0 =
b10 ?
1"
#150
0"
#155
b10 >
b1 =
1"
#160
0"
#165
b11 >
b10 =
1"
#170
0"
#175
b11 @
b0 >
b11 =
1"
#180
0"
#185
b1 >
b0 =
b11 ?
1"
#190
0"
#195
b10 >
b1 =
1"
#200
0"
#205
b11 >
b10 =
1"
#210
0"
#215
b100 @
b0 >
b11 =
1"
#220
0"
#225
b1 >
b0 =
b100 ?
1"
#230
0"
#235
b10 >
b1 =
1"
#240
0"
#245
b11 >
b10 =
1"
#250
0"
#255
b101 @
b0 >
b11 =
1"
#260
0"
#265
b1 >
b0 =
b101 ?
1"
#270
0"
#275
b10 >
b1 =
1"
#280
0"
#285
b11 >
b10 =
1"
#290
0"
#295
b110 @
b0 >
b11 =
1"
#300
0"
#305
b1 >
b0 =
b110 ?
1"
#310
0"
#315
b10 >
b1 =
1"
#320
0"
#325
b11 >
b10 =
1"
#330
0"
#335
b111 @
b0 >
b11 =
1"
#340
0"
#345
b1 >
0G
b0 =
b111 ?
1"
#350
0"
#355
b10 >
0G
b1 =
0$
1"
#360
0"
#365
b11 >
0G
b10 =
1"
#370
0"
#375
b1000 @
b0 >
0G
b11 =
1"
#380
0"
#385
b11 E
1G
b0 =
b1000 ?
1"
#390
0"
#395
b1 >
1$
b11 C
1"
#400
0"
#405
b10 >
b1 =
1"
#410
0"
#415
b11 >
b10 =
1"
#420
0"
#425
b0 >
b100 E
b11 =
1"
#430
0"
#435
b1 >
b0 =
b100 C
1"
#440
0"
#445
b10 >
b1 =
1"
#450
0"
#455
b11 >
b10 =
1"
#460
0"
#465
b100 >
b0 E
b11 =
1"
#470
0"
#475
b100 =
b0 C
1"
#480
0"
#485
1"
#490
0"
#495
1"
#500
0"
#505
1"
#510
0"
#515
1"
#520
0"
#525
1"
#530
0"
