INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Instruction/Instruction.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Instruction/Instruction.srcs/sources_1/new/Inst_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Instruction/Instruction.srcs/sources_1/new/Inst_Exec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Exec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Instruction/Instruction.srcs/sources_1/new/Instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Instruction/Instruction.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Instruction/Instruction.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
