(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire [(4'he):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(4'hc):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire27;
  wire signed [(5'h10):(1'h0)] wire26;
  wire signed [(5'h14):(1'h0)] wire23;
  reg signed [(4'hf):(1'h0)] reg25 = (1'h0);
  assign y = {wire27, wire26, wire23, reg25, (1'h0)};
  module4 #() modinst24 (.wire7(wire1), .clk(clk), .y(wire23), .wire6(wire3), .wire8(wire0), .wire5((8'hb0)), .wire9(wire2));
  always
    @(posedge clk) begin
      reg25 = wire23;
    end
  assign wire26 = $unsigned($signed((({wire2} ^~ wire0) > (~$signed(wire23)))));
  assign wire27 = ((~^((~^((8'hb9) <= wire2)) + $signed({wire1}))) ?
                      wire2 : $unsigned($signed($signed($signed(wire23)))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module4
#(parameter param21 = (~|(8'h9f)), 
parameter param22 = ({param21} ~^ (param21 > (^param21))))
(y, clk, wire9, wire8, wire7, wire6, wire5);
  output wire [(32'h96):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire9;
  input wire [(3'h6):(1'h0)] wire8;
  input wire signed [(3'h4):(1'h0)] wire7;
  input wire [(3'h4):(1'h0)] wire6;
  input wire [(3'h5):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire20;
  wire signed [(5'h15):(1'h0)] wire19;
  wire signed [(5'h15):(1'h0)] wire18;
  wire signed [(2'h2):(1'h0)] wire17;
  wire signed [(4'hb):(1'h0)] wire16;
  wire signed [(4'h9):(1'h0)] wire15;
  wire signed [(5'h13):(1'h0)] wire14;
  wire signed [(4'hf):(1'h0)] wire13;
  wire [(5'h13):(1'h0)] wire12;
  wire [(2'h2):(1'h0)] wire11;
  wire signed [(5'h14):(1'h0)] wire10;
  assign y = {wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 (1'h0)};
  assign wire10 = (wire9 ? $signed(wire7) : (|$unsigned($unsigned((+wire6)))));
  assign wire11 = (-wire8);
  assign wire12 = (wire9[(1'h1):(1'h1)] ?
                      ($unsigned(wire7[(1'h0):(1'h0)]) ?
                          ($unsigned((wire6 && wire8)) ?
                              $unsigned($signed(wire6)) : wire7) : wire5[(3'h4):(1'h1)]) : {{$signed((wire8 ?
                                  (8'hb1) : wire9)),
                              $signed((wire6 ? wire9 : wire9))},
                          (({wire6, wire6} ?
                              ((8'ha6) | wire8) : ((8'hbe) >> wire10)) < ({wire11,
                              wire5} != (wire8 ? wire7 : wire9)))});
  assign wire13 = ((8'h9e) <= (wire10[(2'h2):(1'h0)] ?
                      (((wire5 ^ (8'ha0)) ? (wire7 - wire11) : (~^wire7)) ?
                          wire8[(3'h5):(3'h4)] : ({wire9} ?
                              $unsigned(wire8) : $signed((7'h44)))) : $signed((|(wire7 ?
                          wire9 : (8'h9c))))));
  assign wire14 = $signed({(8'hbe)});
  assign wire15 = (8'hb0);
  assign wire16 = wire9[(3'h5):(3'h5)];
  assign wire17 = $unsigned(wire13[(4'h8):(3'h7)]);
  assign wire18 = wire17[(1'h1):(1'h1)];
  assign wire19 = wire5[(3'h4):(2'h2)];
  assign wire20 = wire9;
endmodule