#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 20 11:59:07 2025
# Process ID: 6228
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab3/lab3.runs/impl_1
# Command line: vivado.exe -log reset_bridge.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source reset_bridge.tcl -notrace
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab3/lab3.runs/impl_1/reset_bridge.vdi
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab3/lab3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source reset_bridge.tcl -notrace
