@W: MO129 :"f:\machxo2_breakout_board\pseudo_adc.v":51:0:51:5|Sequential instance display[7] reduced to a combinational gate by constant propagation
@W: MT246 :"f:\machxo2_breakout_board\impl1\source\pwr_cntrllr.v":24:10:24:20|Blackbox PCNTR is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Default_w_standby_top|osc_clk_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:osc_clk"
