 
                              IC Compiler II (TM)

                Version U-2022.12-SP3 for linux64 - Apr 18, 2023
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
icc2_shell> set PDK_PATH "/home/vlsi19/Desktop/24EC4204/dc_elevator/ref"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref
icc2_shell> create_lib -ref_lib $PDK_PATH/lib/ndm/saed32rvt_c.ndm elevator_lib
{elevator_lib}
icc2_shell> read_verilog /home/vlsi19/Desktop/24EC4204/dc_elevator/pd/elevator_netlist.v
Loading verilog file '/home/vlsi19/Desktop/24EC4204/dc_elevator/pd/elevator_netlist.v'
Information: Reading Verilog into new design 'elevator' in library 'elevator_lib'. (VR-012)
Number of modules read: 1
Top level ports: 21
Total ports in all modules: 21
Total nets in all modules: 110
Total instances in all modules: 86
Elapsed = 00:00:00.02, CPU = 00:00:00.00
1
icc2_shell> read_sdc /home/vlsi19/Desktop/24EC4204/dc_elevator/pd/elevator_sdc_report.sdc
Using libraries: elevator_lib saed32rvt_c
Linking block elevator_lib:elevator.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'elevator' was successfully linked.
Information: Loading SDC version 2.1 file '/home/vlsi19/Desktop/24EC4204/dc_elevator/pd/elevator_sdc_report.sdc' (FILE-007)
Information: Timer using 1 threads
1
icc2_shell> check_design
[icc2-lic Thu Mar 27 18:19:41 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 18:19:41 2025] Sending authorization request for 'ICCompilerII'
[icc2-lic Thu Mar 27 18:19:41 2025] Authorization request for 'ICCompilerII' failed (-5)
[icc2-lic Thu Mar 27 18:19:41 2025] Sending authorization request for 'ICCompilerII-4'
[icc2-lic Thu Mar 27 18:19:41 2025] Authorization request for 'ICCompilerII-4' failed (-5)
[icc2-lic Thu Mar 27 18:19:41 2025] Sending authorization request for 'ICCompilerII-8'
[icc2-lic Thu Mar 27 18:19:41 2025] Authorization request for 'ICCompilerII-8' succeeded
[icc2-lic Thu Mar 27 18:19:41 2025] Sending authorization request for 'ICCompilerII-NX'
[icc2-lic Thu Mar 27 18:19:42 2025] Authorization request for 'ICCompilerII-NX' succeeded
[icc2-lic Thu Mar 27 18:19:42 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:19:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:19:42 2025] Count request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:19:42 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:19:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:19:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:19:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:19:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:19:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:19:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:19:42 2025] Count request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:19:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:19:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:19:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:19:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:19:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:19:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:19:42 2025] Check-out of alternate set of keys directly with queueing was successful
Error: Required argument '-checks' was not found (CMD-007)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> initialize_floorplan  -core_utilization 0.6 -core_offset {3 3} -coincident_boundary false
[icc2-lic Thu Mar 27 18:20:29 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Thu Mar 27 18:20:29 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:20:29 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:20:29 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out of alternate set of keys directly with queueing was successful
Removing existing floorplan objects
Creating core...
Core utilization ratio = 63.61%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> set_block_pin_constraints -self -allowed_layers {M3 M4} -sides{1,2}
Error: unknown option '-sides{1,2}' (CMD-010)
icc2_shell> place_pins -ports [get_ports -filter direction==in]
[icc2-lic Thu Mar 27 18:20:29 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Mar 27 18:20:29 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:20:29 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:20:29 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-03-27 18:20:29 / Session: 0.04 hr / Command: 0.00 hr / Memory: 497 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 2 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 21
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 13
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-03-27 18:20:29 / Session: 0.04 hr / Command: 0.00 hr / Memory: 497 MB (FLW-8100)
1
icc2_shell> set_block_pin_constraints -self -allowed_layers {M3 M4} -sides{3,4}
Error: unknown option '-sides{3,4}' (CMD-010)
icc2_shell> place_pins -ports [get_ports -filter direction==out]
[icc2-lic Thu Mar 27 18:20:29 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Mar 27 18:20:29 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:20:29 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:20:29 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:20:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:20:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:20:29 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-03-27 18:20:29 / Session: 0.04 hr / Command: 0.00 hr / Memory: 497 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 2 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 21
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-03-27 18:20:29 / Session: 0.04 hr / Command: 0.00 hr / Memory: 497 MB (FLW-8100)
1
icc2_shell> set_attribute [get_ports *] physical_status fixed
{{Request_Floor[3]} {Request_Floor[2]} {Request_Floor[1]} {Request_Floor[0]} {In_Current_Floor[3]} {In_Current_Floor[2]} {In_Current_Floor[1]} {In_Current_Floor[0]} Over_Weight Door_Open Floor_Sensor clk reset {Out_Current_Floor[3]} {Out_Current_Floor[2]} {Out_Current_Floor[1]} {Out_Current_Floor[0]} Direction Complete Door_Alert Weight_Alert}
icc2_shell> set PDK_PATH /home/vlsi19/Desktop/24EC4204/dc_elevator/ref
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> set parasitic2 "p2"
p2
icc2_shell> set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
Information: The command 'read_parasitic_tech' cleared the undo history. (UNDO-016)
1
icc2_shell> read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> check_design -checks pre_placement_stage
[icc2-lic Thu Mar 27 18:21:27 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 18:21:27 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:27 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:27 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:27 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:27 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:27 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:27 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:27 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:27 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:27 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:27 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:27 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:27 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:27 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:21:28 2025
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  MV-027       Warn   1          The tie-off connection '%tieNet' has not been implemented.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 43 EMS messages : 0 errors, 42 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173    Info   1          There are no relative placement groups in the design.
  PVT-032      Info   1          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 2 non-EMS messages : 0 errors, 0 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Mar27182127.log'.
1
icc2_shell> create_placement -floorplan
[icc2-lic Thu Mar 27 18:21:28 2025] Command 'create_placement' requires licenses
[icc2-lic Thu Mar 27 18:21:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 502 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ece.nitdgp.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for elevator, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Thu Mar 27 18:21:28 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Mar 27 18:21:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:21:28 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design elevator: 1021.589 microns.
  wire length in design elevator (see through blk pins): 1021.589 microns.
  ------------------
  Total wire length: 1021.589 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design elevator:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design elevator:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design elevator: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view elevator_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.18. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.14. (DPUI-903)
Information: Peak memory usage for create_placement : 584 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 585 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Thu Mar 27 18:21:28 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Mar 27 18:21:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 585 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0114 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     423.912           86        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     86
number of references:                29
number of site rows:                 12
number of locations attempted:     1580
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          86 (1061 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.646 um ( 0.39 row height)
rms weighted cell displacement:   0.646 um ( 0.39 row height)
max cell displacement:            1.626 um ( 0.97 row height)
avg cell displacement:            0.567 um ( 0.34 row height)
avg weighted cell displacement:   0.567 um ( 0.34 row height)
number of cells moved:               86
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U120 (INVX0_RVT)
  Input location: (17.2433,12.7724)
  Legal location: (18.048,11.36)
  Displacement:   1.626 um ( 0.97 row height)
Cell: U70 (INVX0_RVT)
  Input location: (3.0003,6.2757)
  Legal location: (3,4.672)
  Displacement:   1.604 um ( 0.96 row height)
Cell: U96 (AO22X1_RVT)
  Input location: (6.8738,20.2227)
  Legal location: (5.736,19.72)
  Displacement:   1.244 um ( 0.74 row height)
Cell: U81 (INVX0_RVT)
  Input location: (18.4844,16.235)
  Legal location: (19.72,16.376)
  Displacement:   1.244 um ( 0.74 row height)
Cell: U101 (AO22X1_RVT)
  Input location: (17.762,17.0144)
  Legal location: (16.832,16.376)
  Displacement:   1.128 um ( 0.67 row height)
Cell: U116 (NAND2X0_RVT)
  Input location: (6.1677,6.0332)
  Legal location: (5.128,6.344)
  Displacement:   1.085 um ( 0.65 row height)
Cell: U139 (NOR3X0_RVT)
  Input location: (9.2207,6.2217)
  Legal location: (10.296,6.344)
  Displacement:   1.082 um ( 0.65 row height)
Cell: U137 (INVX0_RVT)
  Input location: (19.505,12.3027)
  Legal location: (20.024,11.36)
  Displacement:   1.076 um ( 0.64 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (9.0517,13.7192)
  Legal location: (9.08,14.704)
  Displacement:   0.985 um ( 0.59 row height)
Cell: U132 (AO22X1_RVT)
  Input location: (12.5193,3.982)
  Legal location: (12.576,3)
  Displacement:   0.984 um ( 0.59 row height)

Legalization succeeded.
Total Legalizer CPU: 0.047
Total Legalizer Wall Time: 0.047
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 585 MB (FLW-8100)
1
icc2_shell> place_pins -self
[icc2-lic Thu Mar 27 18:21:28 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Mar 27 18:21:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 585 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 2 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
elevator               M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell elevator has duplicated redundant library pin shapes at {0.001 -1.368} {27.127 -1.064} on layer M2. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {0.001 -1.368} {27.127 -1.064} on layer M2. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {0.001 -1.368} {27.127 -1.064} on layer M2. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {0.001 -1.368} {27.127 -1.064} on layer M2. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {0.001 -1.368} {27.127 -1.064} on layer M2. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {0.001 27.128} {27.127 27.432} on layer M2. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 26.063} on layer M3. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 26.063} on layer M3. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 26.063} on layer M3. (ZRT-625)
Warning: Master cell elevator has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 26.063} on layer M3. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   44  Alloctr   45  Proc 6297 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,28.80um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   49  Proc 6301 
Net statistics:
Total number of nets to route for block pin placement     = 21
Number of interface nets to route for block pin placement = 21
Net length statistics: 
Net Count(Ignore Fully Rted) 42, Total Half Perimeter Wire Length (HPWL) 780 microns
HPWL   0 ~   50 microns: Net Count       42     Total HPWL          780 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   49  Alloctr   49  Proc 6301 
Number of partitions: 1 (1 x 1)
Size of partitions: 11 gCells x 11 gCells
Average gCell capacity  17.45    on layer (1)    M1
Average gCell capacity  18.09    on layer (2)    M2
Average gCell capacity  8.64     on layer (3)    M3
Average gCell capacity  9.00     on layer (4)    M4
Average gCell capacity  4.36     on layer (5)    M5
Average gCell capacity  4.45     on layer (6)    M6
Average gCell capacity  2.09     on layer (7)    M7
Average gCell capacity  2.18     on layer (8)    M8
Average gCell capacity  1.00     on layer (9)    M9
Average gCell capacity  0.45     on layer (10)   MRDL
Average number of tracks per gCell 17.64         on layer (1)    M1
Average number of tracks per gCell 18.27         on layer (2)    M2
Average number of tracks per gCell 8.91  on layer (3)    M3
Average number of tracks per gCell 9.27  on layer (4)    M4
Average number of tracks per gCell 4.55  on layer (5)    M5
Average number of tracks per gCell 4.73  on layer (6)    M6
Average number of tracks per gCell 2.36  on layer (7)    M7
Average number of tracks per gCell 2.45  on layer (8)    M8
Average number of tracks per gCell 1.27  on layer (9)    M9
Average number of tracks per gCell 0.64  on layer (10)   MRDL
Number of gCells = 1210
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 6301 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 6301 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 6301 
Number of partitions: 1 (1 x 1)
Size of partitions: 11 gCells x 11 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc   15 
[End of Blocked Pin Detection] Total (MB): Used   61  Alloctr   62  Proc 6316 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 11 gCells x 11 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   61  Alloctr   62  Proc 6316 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 121.75
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 22.71
Initial. Layer M3 wire length = 78.33
Initial. Layer M4 wire length = 20.71
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 42
Initial. Via VIA12SQ_C count = 21
Initial. Via VIA23SQ_C count = 17
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc   15 
[End of Whole Chip Routing] Total (MB): Used   61  Alloctr   62  Proc 6316 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   13  Proc   15 
[End of Global Routing] Total (MB): Used   61  Alloctr   62  Proc 6316 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   52  Alloctr   53  Proc 6316 
CPU Time for Global Route: 00:00:00.05u 00:00:00.00s 00:00:00.06e: 
Number of block ports: 21
Number of block pin locations assigned from router: 21
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 0
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.05u 00:00:00.01s 00:00:00.06e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 623 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Thu Mar 27 18:21:28 2025] Command 'place_opt' requires licenses
[icc2-lic Thu Mar 27 18:21:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:28 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 623 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788946 ohm/um, via_r = 0.464276 ohm/cut, c = 0.065689 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074498 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0x998cf6c0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
DCMT: 0x998cf6c0 size all-mem-groups=12124160 default-mem-group=8503296 util-mem-group=131072

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 652 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-03-27 18:21:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 652 MB (FLW-8100)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 109, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 109, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 109, of which 108 non-clock nets
Number of nets with 0 toggle rate: 17
Max toggle rate = 0.02, average toggle rate = 0.0010285
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 19.4457)
*** 1 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 109
Amt power = 0.1
Non-default weight range: (0.9, 6.84457)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 1 sequential cells for slack balancing.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.38126e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0x9a2a5730 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
DCMT: 0x9a2a5730 size all-mem-groups=12206080 default-mem-group=8585216 util-mem-group=131072
START_CMD: optimize_dft        CPU:     21 s ( 0.01 hr) ELAPSE:    194 s ( 0.05 hr) MEM-PEAK:   717 Mb Thu Mar 27 18:21:31 2025
END_CMD: optimize_dft          CPU:     21 s ( 0.01 hr) ELAPSE:    194 s ( 0.05 hr) MEM-PEAK:   717 Mb Thu Mar 27 18:21:31 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-03-27 18:21:31 / Session: 0.05 hr / Command: 0.00 hr / Memory: 718 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-03-27 18:21:31 / Session: 0.05 hr / Command: 0.00 hr / Memory: 718 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-03-27 18:21:31 / Session: 0.05 hr / Command: 0.00 hr / Memory: 718 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-03-27 18:21:31 / Session: 0.05 hr / Command: 0.00 hr / Memory: 718 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788946 ohm/um, via_r = 0.464276 ohm/cut, c = 0.065637 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074685 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 109, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 109, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x922d8a80): 16
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x922d8a80): 16
Total 0.0006 seconds to load 86 cell instances into cellmap, 86 cells are off site row
Moveable cells: 86; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.8753, cell height 1.6720, cell area 3.1354 for total 86 placed and application fixed cells
Information: Current block utilization is '0.63610', effective utilization is '0.63609'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:13     0.000     0.000   269.647     0.000     8.902         0         9         0     0.000       717 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:14     0.000     0.000   269.647     0.000     8.902         0         9         0     0.000       824 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.402679, TNHS = 5.687259, NHVP = 15

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:03:14     0.000     0.000   269.647     0.000     8.902         0         9         0     0.000       826    -0.403

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 109 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clk is on clock network. Skipping. (OPT-067)
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1086.900024)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            2            1
------------ ------------ ------------
      Total:            2            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 108 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.06 sec ELAPSE 0 hr : 0 min : 0.06 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 866072 K / inuse 846672 K
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788946 ohm/um, via_r = 0.464276 ohm/cut, c = 0.065637 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074685 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 108, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 108, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:14     0.000     0.000   270.155     0.000     0.000         0         8         0     0.000       845 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:14     0.000     0.000   270.155     0.000     0.000         0         8         0     0.000       845 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-03-27 18:21:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 846 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-03-27 18:21:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 846 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-03-27 18:21:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 846 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-03-27 18:21:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 846 MB (FLW-8100)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788946 ohm/um, via_r = 0.464276 ohm/cut, c = 0.065637 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074685 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 108, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 108, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:14     0.000     0.000   270.155     0.000     0.000         0         8         0     0.000       845 

Running initial optimization step.
Place-opt command begin                   CPU:    17 s (  0.00 hr )  ELAPSE:   195 s (  0.05 hr )  MEM-PEAK:   845 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    17 s (  0.00 hr )  ELAPSE:   195 s (  0.05 hr )  MEM-PEAK:   845 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  506275232
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  506275232       270.16         85          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  506275232       270.16         85
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:    18 s (  0.00 hr )  ELAPSE:   196 s (  0.05 hr )  MEM-PEAK:   859 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       859

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0056 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5434300): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5434300): 36
Total 0.0006 seconds to load 85 cell instances into cellmap, 84 cells are off site row
Moveable cells: 85; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9009, cell height 1.6720, cell area 3.1783 for total 85 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       859

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       859

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       859
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       859
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       859

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6553 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.enforce_macro_track_utilization                  :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.report_congestion_enable_cell_snapping           :        false               
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 2 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 109, of which 0 are not extracted
Total number of open nets = 108, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DBIn Done] Total (MB): Used   29  Alloctr   30  Proc 6553 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6553 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 6553 
Net statistics:
Total number of nets     = 109
Number of nets to route  = 108
Number of single or zero port nets = 1
Net length statistics: 
Net Count(Ignore Fully Rted) 108, Total Half Perimeter Wire Length (HPWL) 1075 microns
HPWL   0 ~   50 microns: Net Count      108     Total HPWL         1075 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 6553 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  4.92     on layer (1)    M1
Average gCell capacity  11.02    on layer (2)    M2
Average gCell capacity  5.27     on layer (3)    M3
Average gCell capacity  5.50     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.75     on layer (6)    M6
Average gCell capacity  1.25     on layer (7)    M7
Average gCell capacity  1.31     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6553 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6553 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6553 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  102 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6655 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 6655 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.59%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (1.17%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (1.17%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1026.45
Initial. Layer M1 wire length = 67.19
Initial. Layer M2 wire length = 537.76
Initial. Layer M3 wire length = 421.50
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 560
Initial. Via VIA12SQ_C count = 325
Initial. Via VIA23SQ_C count = 235
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:21:33 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 6655 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1026.45
phase1. Layer M1 wire length = 68.97
phase1. Layer M2 wire length = 537.76
phase1. Layer M3 wire length = 419.72
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 560
phase1. Via VIA12SQ_C count = 325
phase1. Via VIA23SQ_C count = 235
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc  102 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 6655 

Congestion utilization per direction:
Average vertical track utilization   = 10.37 %
Peak    vertical track utilization   = 35.00 %
Average horizontal track utilization = 10.36 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc  102 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6655 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6655 
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       961
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       961
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       961
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       961
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xaeeddce0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
DCMT: 0xaeeddce0 size all-mem-groups=12500992 default-mem-group=8593408 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       974
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xafd79ea0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
DCMT: 0xafd79ea0 size all-mem-groups=12525568 default-mem-group=8593408 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        270.16  506275232.00          85              0.05       989
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        267.87  502784544.00          82              0.05       989
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05       989
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05       989
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05       989


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 990 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05       989

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 990 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 990 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 990 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05       989
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0057 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 82 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6687 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6687 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6687 
Net statistics:
Total number of nets     = 106
Number of nets to route  = 105
Number of single or zero port nets = 1
Net length statistics: 
Net Count(Ignore Fully Rted) 105, Total Half Perimeter Wire Length (HPWL) 1081 microns
HPWL   0 ~   50 microns: Net Count      105     Total HPWL         1081 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6687 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.80     on layer (1)    M1
Average gCell capacity  11.02    on layer (2)    M2
Average gCell capacity  5.27     on layer (3)    M3
Average gCell capacity  5.50     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.75     on layer (6)    M6
Average gCell capacity  1.25     on layer (7)    M7
Average gCell capacity  1.31     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6687 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6687 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6687 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   48 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6735 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  135  Proc 6735 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1033.03
Initial. Layer M1 wire length = 13.16
Initial. Layer M2 wire length = 542.70
Initial. Layer M3 wire length = 477.17
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 592
Initial. Via VIA12SQ_C count = 334
Initial. Via VIA23SQ_C count = 258
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:21:34 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  135  Proc 6735 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1033.03
phase1. Layer M1 wire length = 13.16
phase1. Layer M2 wire length = 542.70
phase1. Layer M3 wire length = 477.17
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 592
phase1. Via VIA12SQ_C count = 334
phase1. Via VIA23SQ_C count = 258
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   48 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  135  Proc 6735 

Congestion utilization per direction:
Average vertical track utilization   = 10.56 %
Peak    vertical track utilization   = 36.84 %
Average horizontal track utilization = 10.05 %
Peak    horizontal track utilization = 55.56 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  104  Proc   48 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6735 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6735 
Using per-layer congestion maps for congestion reduction.
Information: 5.47% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.63 to 0.63. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 105, of which 104 non-clock nets
Number of nets with 0 toggle rate: 17
Max toggle rate = 0.02, average toggle rate = 0.00103324
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 9.84205)
*** 1 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 105
Amt power = 0.1
Non-default weight range: (0.9, 5.88421)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.26673e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xb0b145b0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
DCMT: 0xb0b145b0 size all-mem-groups=12500992 default-mem-group=8593408 util-mem-group=131072
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0061 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x98b22120): 16
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x968b4060): 16
Total 0.0006 seconds to load 82 cell instances into cellmap, 82 cells are off site row
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 32 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     423.912           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                32
number of site rows:                 12
number of locations attempted:     1654
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (1050 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.508 um ( 0.30 row height)
rms weighted cell displacement:   0.508 um ( 0.30 row height)
max cell displacement:            1.275 um ( 0.76 row height)
avg cell displacement:            0.438 um ( 0.26 row height)
avg weighted cell displacement:   0.438 um ( 0.26 row height)
number of cells moved:               82
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U123 (INVX0_RVT)
  Input location: (17.5096,12.6153)
  Legal location: (17.288,11.36)
  Displacement:   1.275 um ( 0.76 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (7.7275,13.8663)
  Legal location: (7.256,13.032)
  Displacement:   0.958 um ( 0.57 row height)
Cell: U128 (OA21X1_RVT)
  Input location: (15.2983,12.3151)
  Legal location: (15.92,13.032)
  Displacement:   0.949 um ( 0.57 row height)
Cell: U135 (NAND3X0_RVT)
  Input location: (17.6992,7.1534)
  Legal location: (17.288,6.344)
  Displacement:   0.908 um ( 0.54 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (15.3691,13.6324)
  Legal location: (14.704,13.032)
  Displacement:   0.896 um ( 0.54 row height)
Cell: U98 (AO21X1_RVT)
  Input location: (4.538,10.5558)
  Legal location: (4.368,11.36)
  Displacement:   0.822 um ( 0.49 row height)
Cell: U73 (OR2X1_RVT)
  Input location: (22.8304,7.1606)
  Legal location: (22.76,6.344)
  Displacement:   0.820 um ( 0.49 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (21.4233,3.805)
  Legal location: (21.392,3)
  Displacement:   0.806 um ( 0.48 row height)
Cell: U104 (AO222X1_RVT)
  Input location: (9.0721,5.5429)
  Legal location: (9.08,6.344)
  Displacement:   0.801 um ( 0.48 row height)
Cell: U95 (AO222X1_RVT)
  Input location: (5.4923,18.9246)
  Legal location: (5.432,19.72)
  Displacement:   0.798 um ( 0.48 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 82 out of 82 cells, ratio = 1.000000
Total displacement = 42.349602(um)
Max displacement = 1.476900(um), U123 (17.509600, 12.615300, 0) => (17.288000, 11.360000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.16(um)
  0 ~  30% cells displacement <=      0.29(um)
  0 ~  40% cells displacement <=      0.39(um)
  0 ~  50% cells displacement <=      0.53(um)
  0 ~  60% cells displacement <=      0.57(um)
  0 ~  70% cells displacement <=      0.67(um)
  0 ~  80% cells displacement <=      0.76(um)
  0 ~  90% cells displacement <=      0.86(um)
  0 ~ 100% cells displacement <=      1.48(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788980 ohm/um, via_r = 0.464320 ohm/cut, c = 0.065219 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074425 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788980 ohm/um, via_r = 0.464320 ohm/cut, c = 0.065219 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074425 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-03-27 18:21:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0060 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa41efe60): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa41efe60): 36
Total 0.0006 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa54349c0): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa54349c0): 36
Total 0.0005 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa2b9e690 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
DCMT: 0xa2b9e690 size all-mem-groups=12500992 default-mem-group=8593408 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xb0b33340 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
DCMT: 0xb0b33340 size all-mem-groups=12525568 default-mem-group=8593408 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.05      1037
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              105              105           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00598611 cumPct:   100.00 estdown: 0.00000000 cumUp:   65 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     20 s ( 0.01 hr) ELAPSE :    198 s ( 0.06 hr) MEM-PEAK :  1037 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     20 s ( 0.01 hr) ELAPSE :    198 s ( 0.06 hr) MEM-PEAK :  1037 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0063 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 32 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     423.912           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                32
number of site rows:                 12
number of locations attempted:     1447
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (1050 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (4.976,21.392)
  Legal location: (4.976,21.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (16.376,8.016)
  Legal location: (16.376,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (14.704,13.032)
  Legal location: (14.704,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (21.392,3)
  Legal location: (21.392,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (10.904,4.672)
  Legal location: (10.904,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (7.712,4.672)
  Legal location: (7.712,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (7.256,13.032)
  Legal location: (7.256,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (7.864,14.704)
  Legal location: (7.864,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (3.456,21.392)
  Legal location: (3.456,21.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (7.408,11.36)
  Legal location: (7.408,11.36)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788980 ohm/um, via_r = 0.464320 ohm/cut, c = 0.065219 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074425 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0060 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb04557a0): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb04557a0): 36
Total 0.0006 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              105              105           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     20 s ( 0.01 hr) ELAPSE :    198 s ( 0.06 hr) MEM-PEAK :  1037 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     20 s ( 0.01 hr) ELAPSE :    198 s ( 0.06 hr) MEM-PEAK :  1037 Mb
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 32 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     423.912           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                32
number of site rows:                 12
number of locations attempted:     1447
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (1050 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (4.976,21.392)
  Legal location: (4.976,21.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (16.376,8.016)
  Legal location: (16.376,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (14.704,13.032)
  Legal location: (14.704,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (21.392,3)
  Legal location: (21.392,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (10.904,4.672)
  Legal location: (10.904,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (7.712,4.672)
  Legal location: (7.712,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (7.256,13.032)
  Legal location: (7.256,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (7.864,14.704)
  Legal location: (7.864,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (3.456,21.392)
  Legal location: (3.456,21.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (7.408,11.36)
  Legal location: (7.408,11.36)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788980 ohm/um, via_r = 0.464320 ohm/cut, c = 0.065219 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.672017 ohm/um, via_r = 0.578659 ohm/cut, c = 0.074425 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0062 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5435980): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5435980): 36
Total 0.0006 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        266.85  494651232.00          82              0.06      1037
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  81.663221209339  8.634312003012  0.781237140852  7.442083411238  3.181156849079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  46.990937309427  0.014861393634  4.045004944037  5.020605316976  6.345884029962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  84.053921444586  7.609758637213  3.894383864966  9.819999761759  1.487347887763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  97.702319754570  7.466557640120  8.788086707826  8.572536784759  1.334182435409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  54.709733995845  6.246992635913  2.738719439211  6.086733806504  8.868234394724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  43.882747024446  3.794584365983  0.705459668271  6.012888717343  3.718510793956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  72.610234217031  0.435152826015  6.662693326730  8.833424349383  2.924350016216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  97.378335853000  5.220021182109  1.353316838724  6.508164485577  3.718848283731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  39.165684450820  2.625091144270  0.179194342141  1.696278130334  1.418335237515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  25.556690798206  1.031928402044  5.295621607259  5.477269363008  6.963367103103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287277774  80.230527210485  0.500029118299  5.658335045567  2.147545872894  4.543874316565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  57.867084131424  2.940682584707  5.278994666131  8.072329441465  7.879322178763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671704023  26.332273203284  5.095813634731  1.512379670128  7.396892720513  5.512169527835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  97.534306430072  3.435317801390  0.373265250450  4.947802403928  1.736316839852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746381676  04.656014074740  2.249521711687  9.662158475706  1.856261198134  4.610361514723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068601492  83.817323210405  1.691925119610  7.689217904170  9.512091590006  7.443546309230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116996953  66.439642146656  2.623016554529  7.955588926136  9.931131397763  5.100721409625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040823519141  01.268684812866  9.380246770712  8.426039525858  4.450248025513  6.313593295213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368010550  3.386714941242  2.542123053166  59.365885927011  2.330836392965  2.560745310998  5.851474364042  3.276467397943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020920846  88.333594695117  7.467473319167  3.171272921421  9.815920740044  4.331414337138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  91.750772410874  8.021812058943  8.944012838324  5.316104193421  6.051556278038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639017937  5.058743104670  8.009339863439  99.340283981239  6.408543027103  4.112381381156  0.490796992250  2.608324346239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.109427001484  82.246407245006  4.440391605725  3.169764545884  2.299621220116  7.950775667847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586760973  55.682296094385  3.649685494019  7.617599687347  0.877632106393  2.667679778063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100210066  1.101274718589  6.554570746653  45.711361988088  2.078284157656  7.847599534182  6.354090279263  7.726098936528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.674860418221  0.795845624697  95.669295938711  9.392132661853  8.065046068234  5.947245890240  9.336848139499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  12.969993905451  1.682732697908  7.173431918510  9.939562708373  3.617852472683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  97.570219862695  8.267324418544  3.493830124350  2.162169183179  6.121424925277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041234775181  2.653000522000  80.131154553318  3.387262183284  4.855771918848  4.837311254829  3.680105203386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693877015  5.119998999723  0.050820262507  93.040153379196  1.421437271398  1.303349618335  5.375155650943  7.909893302913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984361330  9.910198619745  2.798206103190  67.634368495623  4.072511052389  3.630084163367  4.031037847093  6.415157727411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479639287  2.777744187540  4.010485050000  74.796818858337  8.455698722665  8.728942743874  6.165659212178  6.390179075058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  08.451998478996  4.661334657449  4.414655079322  4.787635891811  2.219113210369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  19.951234712371  4.701203971912  7.205133712169  8.278351398268  1.183725890997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  51.627823573267  0.504520522922  4.039289936316  1.398525440544  1.002100361101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425386746  3.816766529199  1.874740224950  90.720792862150  2.757087431381  1.981342810361  8.147231210715  8.167536277674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154902068  6.014924445220  0.010405169190  34.700020889219  7.041725197111  5.900065643546  6.092308426814  2.690055583460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637652116  9.969532707452  9.946656262309  48.159110155580  7.261385516251  3.977633300721  7.096252547515  9.474176600649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821040823  5.191416280356  1.612866938022  40.311041626031  3.258500035368  0.255134513593  5.952135354075  6.345120828041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422542123  0.531661090076  2.727011233081  46.533575760747  1.109901436594  3.640421476467  6.979434932421  6.938770855119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.208464997847  1.495117746745  16.705596371274  7.214235490040  7.400442531414  6.371380413524  9.843613009910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874802189  03.193351144014  6.383261991224  1.934214251556  5.780381737302  4.796392572777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708009339  8.634395098516  0.781239640852  13.885957312383  1.811586075816  9.922500808324  6.462395006413  8.237022822693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006444037  99.661176369766  3.458868874741  2.201165150775  9.678473967786  2.243056417040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  37.554010817591  4.873496452752  1.063930867679  0.780633269831  3.142886001878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  24.180480047591  3.341842939110  2.792635926098  2.365283406261  4.253867163816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  09.222451265048  8.682361522365  8.902407536848  4.394994489711  1.549020386014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  09.583900373433  7.185125514682  7.083731817852  7.726838946772  6.376521869969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695826730  27.799366693832  9.243528747289  1.831794321424  2.252773111567  8.210408935191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177603  1.353318338724  04.446767055773  7.188400412431  2.548291880105  5.033867149412  4.225421930531
6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230050820  2.625075468503  0.179196142141  55.327804503341  4.183371950275  6.509435109893  6.029136702642  5.459020909208

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.4013     5.6623     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.4013     5.6623     15        0     0.0000        0  494651232
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.4013     5.6623     15        0     0.0000        0  494651232       266.85         82          0          7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.4013     5.6623     15        0        0  494651232       266.85         82

Place-opt command complete                CPU:    21 s (  0.01 hr )  ELAPSE:   198 s (  0.06 hr )  MEM-PEAK:  1037 MB
Place-opt command statistics  CPU=3 sec (0.00 hr) ELAPSED=4 sec (0.00 hr) MEM-PEAK=1.013 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-03-27 18:21:35 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)
1
icc2_shell> report_placement
[icc2-lic Thu Mar 27 18:21:35 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Mar 27 18:21:35 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:35 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:35 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:35 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:35 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:35 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:35 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:21:35 2025
****************************************
  ==================
  Note: Including violations of fixed cells or between fixed pairs of cells. 
        To ignore violations of / between fixed cells, enable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design elevator: 944.883 microns.
  wire length in design elevator (see through blk pins): 944.883 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design elevator:
     0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design elevator:
     0 cells placed outside the voltage area which they belong to.

Information: Default error view elevator_dpplace.err is created in GUI error browser. (DPP-054)
1
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:21:35 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:21:35 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:21:35 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:35 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:35 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:21:35 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:21:35 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:35 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:21:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:21:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:21:35 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:21:35 2025
****************************************

  Startpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[1]/QN (DFFASRX1_RVT)       0.08      0.08 f
  ctmTdsLR_1_281/Y (AND2X1_RVT)                    0.04      0.12 f
  ctmTdsLR_2_282/Y (OAI222X1_RVT)                  0.06      0.18 r
  U113/Y (AO22X1_RVT)                              0.04      0.21 r
  U114/Y (NAND2X0_RVT)                             0.06      0.27 f
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.08      0.35 f
  U123/Y (INVX0_RVT)                               0.03      0.38 r
  U125/Y (AO221X1_RVT)                             0.05      0.43 r
  U134/Y (NOR2X0_RVT)                              0.04      0.47 f
  U135/Y (NAND3X0_RVT)                             0.02      0.49 r
  U136/Y (AO22X1_RVT)                              0.04      0.53 r
  Out_Current_Floor_reg[3]/D (DFFASRX1_RVT)        0.00      0.53 r
  data arrival time                                          0.53

  clock clk (rise edge)                          100.00    100.00
  clock network delay (ideal)                      0.00    100.00
  Out_Current_Floor_reg[3]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.04     99.26
  data required time                                        99.26
  ------------------------------------------------------------------------
  data required time                                        99.26
  data arrival time                                         -0.53
  ------------------------------------------------------------------------
  slack (MET)                                               98.74


1
icc2_shell> create_net -power VDD
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground VSS
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> connect_pg_net -net VDD [get_pins -hierarchical "*/VDD"]
1
icc2_shell> connect_pg_net -net VSS [get_pins -hierarchical "*/VSS"]
1
icc2_shell> set_attribute [get_lib_cells */*TIE*] dont_touch false
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
{saed32rvt_c/TIEH_RVT saed32rvt_c/TIEL_RVT}
icc2_shell> set_lib_cell_purpose -include optimization [get_lib_cells */*TIE*]
Information: The command 'set_lib_cell_purpose' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> create_pg_mesh_pattern P_top_two -layers { { {horizontal_layer: M7} {width: 0.12} {spacing: interleaving} {pitch: 0.5} {trim : true} } { {vertical_layer: M8} {width: 0.12} {spacing: interleaving} {pitch: 0.5} {trim : true} } }
Successfully create mesh pattern P_top_two.
1
icc2_shell> set_pg_strategy S_default_vddvss -core -pattern { {name: P_top_two} {nets:{VSS VDD}} } -extension { {{stop:design_boundary_and_generate_pin}} }
Successfully set PG strategy S_default_vddvss.
icc2_shell> compile_pg -strategies {S_default_vddvss}
[icc2-lic Thu Mar 27 18:26:38 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:26:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:26:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:26:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:26:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:26:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:26:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:26:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:26:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:26:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:26:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:26:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:26:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:26:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:26:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:26:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:26:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:26:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:26:38 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_default_vddvss.
Loading library and design information.
Number of Standard Cells: 82
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_default_vddvss .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_default_vddvss .
Check and fix DRC for 164 wires for strategy S_default_vddvss.
Number of threads: 1
Number of partitions: 8
Direction of partitions: vertical
Number of wires: 84
Checking DRC for 84 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 8
Direction of partitions: horizontal
Number of wires: 80
Checking DRC for 80 wires:5% 10% 15% 20% 25% 30% 35% 40% 50% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 164 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies S_default_vddvss .
Working on strategy S_default_vddvss.
Number of detected intersections: 3360
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 3360 stacked vias for strategy S_default_vddvss.
Number of threads: 1
Number of partitions: 8
Direction of partitions: horizontal
Number of vias: 3360
Checking DRC for 3360 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy S_default_vddvss: 2.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_default_vddvss.
Checking 3360 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 492 wires.
Committed 3360 vias.
Committed 0 wires for via creation.
Created 328 pins at design boundary.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
icc2_shell> remove_routing_blockages {RB_0}
Warning: Nothing implicitly matched 'RB_0' (SEL-003)
Error: Nothing matched for blockage_list (SEL-005)
0
icc2_shell> create_pg_vias -nets {VDD VSS} -from_layers M5 -to_layers M9 -drc no_check
[icc2-lic Thu Mar 27 18:26:40 2025] Command 'create_pg_vias' requires licenses
[icc2-lic Thu Mar 27 18:26:40 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:26:40 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:26:40 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:26:40 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:26:40 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:26:40 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:26:40 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:26:40 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:26:40 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:26:40 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:26:40 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:26:40 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:26:40 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:26:40 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:26:40 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:26:40 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:26:40 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:26:40 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The command 'create_pg_vias' cleared the undo history. (UNDO-016)
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 328 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 0 intersections starts
Via instantiation runtime: 0 seconds.
Committed 0 vias.
Error: Failed to find intersecting PG objects for specified nets in specified regions. (PGR-049)
Overall runtime: 0 seconds.
Failed to create PG vias.
icc2_shell> create_pg_std_cell_conn_pattern std_rail_conn1 -rail_width 0.094 -layers M1
Successfully create standard cell rail pattern std_rail_conn1.
icc2_shell> set_pg_strategy std_rail_1 -pattern {{name : std_rail_conn1} {nets: "VDD VSS"}} -core
Successfully set PG strategy std_rail_1.
icc2_shell> compile_pg -strategies std_rail_1 -ignore_drc
[icc2-lic Thu Mar 27 18:27:08 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:27:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:27:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:27:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:27:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:27:08 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:27:08 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:27:08 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:27:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:27:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:27:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:27:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:27:08 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:27:08 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:27:08 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:27:08 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:27:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:27:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:27:08 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy std_rail_1.
Loading library and design information.
Number of Standard Cells: 82
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy std_rail_1.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 13 wires.
Committed 3822 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_vias -nets {VDD VSS} -from_layers M1 -to_layers M8 -drc no_check
[icc2-lic Thu Mar 27 18:27:20 2025] Command 'create_pg_vias' requires licenses
[icc2-lic Thu Mar 27 18:27:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:27:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:27:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:27:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:27:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:27:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:27:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:27:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:27:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:27:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:27:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:27:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:27:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:27:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:27:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:27:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:27:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:27:20 2025] Check-out of alternate set of keys directly with queueing was successful
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 257 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 546 intersections starts
Via instantiation runtime: 0 seconds.
Committed 3822 vias.
Committing vias takes 0.00 seconds.
Overall runtime: 0 seconds.
Successfully created PG Vias.
1
icc2_shell> check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 82
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 89
Number of VDD Vias: 5796
Number of VDD Terminals: 164
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 88
Number of VSS Vias: 5208
Number of VSS Terminals: 164
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar 27 18:27:45 2025
Command check_pg_drc finished at Thu Mar 27 18:27:45 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
Total number of errors found: 4347
   378 shorts on M7
   126 illegal overlaps on VIA7
   189 insufficient spacings on M1
   504 insufficient spacings on M7
   126 insufficient spacings on VIA7
   546 minimal metal area errors on M2
   546 minimal metal area errors on M3
   546 minimal metal area errors on M4
   546 minimal metal area errors on M5
   546 minimal metal area errors on M6
   294 minimal metal area errors on M7
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> save_block -as powerplan_done
Information: Saving 'elevator_lib:elevator.design' to 'elevator_lib:powerplan_done.design'. (DES-028)
1
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Thu Mar 27 18:30:03 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 18:30:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:30:03 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-909      Warn   1          set_load constraint %load on %type %object with max capacitance ...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 43 EMS messages : 0 errors, 42 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 5 non-EMS messages : 0 errors, 2 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Mar27183003.log'.
1
icc2_shell> set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
icc2_shell> report_clock_settings
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
 Report : clock settings
 Design : elevator
 Date   : Thu Mar 27 18:30:03 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32rvt_c/DELLN1X2_RVT              5.083               1.024         16.000
saed32rvt_c/DELLN2X2_RVT              6.608               1.024         16.000
saed32rvt_c/DELLN3X2_RVT              9.657               1.024         16.000
saed32rvt_c/NBUFFX16_RVT              6.099               1.024         82.000
saed32rvt_c/NBUFFX2_RVT               2.033               1.024         16.000
saed32rvt_c/NBUFFX32_RVT             10.674               1.024        168.000
saed32rvt_c/NBUFFX4_RVT               2.541               1.024         32.000
saed32rvt_c/NBUFFX8_RVT               3.812               1.024         64.000
saed32rvt_c/AOBUFX1_RVT               7.116               1.024          8.000
saed32rvt_c/AOBUFX2_RVT               6.608               1.024         16.000
saed32rvt_c/AOBUFX4_RVT               8.133               1.024         32.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32rvt_c/IBUFFX16_RVT              6.608               1.024         82.000
saed32rvt_c/IBUFFX2_RVT               2.541               1.024         16.000
saed32rvt_c/IBUFFX32_RVT             11.691               1.024        168.000
saed32rvt_c/IBUFFX4_RVT               3.050               1.024         32.000
saed32rvt_c/IBUFFX8_RVT               4.320               1.024         64.000
saed32rvt_c/INVX0_RVT                 1.271               1.024          8.000
saed32rvt_c/INVX16_RVT                5.083               1.024         82.000
saed32rvt_c/INVX1_RVT                 1.271               1.024          8.000
saed32rvt_c/INVX2_RVT                 1.525               1.024         16.000
saed32rvt_c/INVX32_RVT                9.149               1.024        168.000
saed32rvt_c/INVX4_RVT                 2.033               1.024         32.000
saed32rvt_c/INVX8_RVT                 3.050               1.024         64.000
saed32rvt_c/AOINVX1_RVT               7.116               1.024          8.000
saed32rvt_c/AOINVX2_RVT               7.624               1.024         16.000
saed32rvt_c/AOINVX4_RVT               8.641               1.024         32.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
icc2_shell> report_qor -summary
[icc2-lic Thu Mar 27 18:30:03 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Mar 27 18:30:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
        -summary
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:30:03 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)            98.74           0.00              0

Design             (Hold)             -0.40          -5.66             15
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            266.85
Cell Area (netlist and physical only):          266.85
Nets with DRC Violations:        0
1
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:30:03 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:30:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:03 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:30:03 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[1]/QN (DFFASRX1_RVT)       0.08      0.08 f
  ctmTdsLR_1_281/Y (AND2X1_RVT)                    0.04      0.12 f
  ctmTdsLR_2_282/Y (OAI222X1_RVT)                  0.06      0.18 r
  U113/Y (AO22X1_RVT)                              0.04      0.21 r
  U114/Y (NAND2X0_RVT)                             0.06      0.27 f
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.08      0.35 f
  U123/Y (INVX0_RVT)                               0.03      0.38 r
  U125/Y (AO221X1_RVT)                             0.05      0.43 r
  U134/Y (NOR2X0_RVT)                              0.04      0.47 f
  U135/Y (NAND3X0_RVT)                             0.02      0.49 r
  U136/Y (AO22X1_RVT)                              0.04      0.53 r
  Out_Current_Floor_reg[3]/D (DFFASRX1_RVT)        0.00      0.53 r
  data arrival time                                          0.53

  clock clk (rise edge)                          100.00    100.00
  clock network delay (ideal)                      0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[3]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.04     99.26
  data required time                                        99.26
  ------------------------------------------------------------------------
  data required time                                        99.26
  data arrival time                                         -0.53
  ------------------------------------------------------------------------
  slack (MET)                                               98.74


1
icc2_shell> clock_opt
[icc2-lic Thu Mar 27 18:30:04 2025] Command 'clock_opt' requires licenses
[icc2-lic Thu Mar 27 18:30:04 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:04 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:04 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:04 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:04 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:04 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:04 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:04 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:04 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:04 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-03-27 18:30:04 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-03-27 18:30:04 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-03-27 18:30:04 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1038 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2184 vias out of 11004 total vias.
Total 0.0174 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x9414f860): 16
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xb01c4fc0): 16
Total 0.0010 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 16 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Setting target skew for clock: clk (mode default corner default) as 15.000001
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = default, mode = default)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (default:default)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
viaR: Return=0
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner default
INFO: Using corner default for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner default for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.161965
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1136 / 0.1136)
ORB: Nominal = 0.0285335  Design MT = 0.475000  Target = 0.1135733 (3.980 nominal)  MaxRC = 0.078362
ORB: Fast Target = 0.037050 ( 1.298 nominal )
ORB: stageDelay=0.059042, stageLength=4488435
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 4 X 4 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (default)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 16
 Number of Gates = 0
 Number of Loads = 16
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.000515/nan  min r/f: 0.000515/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 16, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block elevator are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 107 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 27, DR 0), data (VR 104, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.58     on layer (1)    M1
Average gCell capacity  7.11     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: elevator; type: design; tot_drc_vio: 0; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: default:clk; type: clock; latency: 0.000343; gskew: 0.000210; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0059

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.09u 00:00:00.00s 00:00:00.09e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: default root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9989

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9966

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.10u 00:00:00.00s 00:00:00.10e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0003            0.0000          Direction_reg/CLK
Shortest path:
  (0) 0.0001            0.0000          door_timer_reg[3]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: default root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9984

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0086

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0002  0.0002  0.0002  0.0002   default

Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788784 ohm/um, via_r = 0.461523 ohm/cut, c = 0.070175 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.668372 ohm/um, via_r = 0.587928 ohm/cut, c = 0.077966 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/AODFFARX1_RVT
   saed32rvt_c/AODFFARX2_RVT
   saed32rvt_c/AODFFNARX1_RVT
   saed32rvt_c/AODFFNARX2_RVT
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.003906, elapsed 0.003914, speed up 0.997956.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 27, DR 0), data (VR 104, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.495252, Leakage = 0.494598, Internal = 0.000584, Switching = 0.000070

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 98.730209, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.400867, TNHS = -5.653357, NHVP = 15

    Scenario default  WNS = 98.730209, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.400867, TNHS = -5.653357, NHVP = 15
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 98.730, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.401, TNHS = -5.653, NHVP = 15, UNWEIGHTED_TNHS = -5.653, R2R(wns=98.730209, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 98.730209, unweighted tns = 0.000000
          isHold: wns = -0.400867, unweighted tns = -5.653357

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997863
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997544
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 98.730209, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.400867, TNHS = -5.653357, NHVP = 15

    Scenario default  WNS = 98.730209, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.400867, TNHS = -5.653357, NHVP = 15
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 98.730, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.401, TNHS = -5.653, NHVP = 15, UNWEIGHTED_TNHS = -5.653, R2R(wns=98.730209, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998706
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998514
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 98.730209, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.400867, TNHS = -5.653357, NHVP = 15

    Scenario default  WNS = 98.730209, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.400867, TNHS = -5.653357, NHVP = 15
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 98.730, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.401, TNHS = -5.653, NHVP = 15, UNWEIGHTED_TNHS = -5.653, R2R(wns=98.730209, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.077496, elapsed 0.090323, speed up 0.857987.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     4 

No. doRoutes           =    50 
No. doUnroutes         =    25 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    50 
No. undoUnroutes       =    25 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Mar 27 18:30:05 2025] Command 'route_group' requires licenses
[icc2-lic Thu Mar 27 18:30:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:05 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:05 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:05 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:05 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:05 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:05 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:05 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:05 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block elevator are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   27  Proc 7348 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 7348 
Net statistics:
Total number of nets     = 107
Number of nets to route  = 1
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.58     on layer (1)    M1
Average gCell capacity  7.11     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7348 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7348 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 7348 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 7348 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66.37
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 32.58
Initial. Layer M4 wire length = 33.78
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 53
Initial. Via VIA12SQ_C count = 16
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 21
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 7348 

Congestion utilization per direction:
Average vertical track utilization   =  1.36 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.91 %
Peak    horizontal track utilization = 14.29 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 7348 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   59  Proc 7348 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 16 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.08u 00:00:00.08s 00:00:01.21e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-03-27 18:30:05 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 107 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'elevator'. (NEX-022)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788784 ohm/um, via_r = 0.461523 ohm/cut, c = 0.070175 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.668372 ohm/um, via_r = 0.587928 ohm/cut, c = 0.077966 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    41 s (  0.01 hr )  ELAPSE:   708 s (  0.20 hr )  MEM-PEAK:  1602 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    41 s (  0.01 hr )  ELAPSE:   708 s (  0.20 hr )  MEM-PEAK:  1602 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.4009     5.6534     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0     0.0000        0  494651232
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0     0.0000        0  494651232       266.85         82          0          7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0        0  494651232       266.85         82
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:    41 s (  0.01 hr )  ELAPSE:   708 s (  0.20 hr )  MEM-PEAK:  1602 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:48     0.000     0.000   266.851     0.000     0.000         0         7         0     0.000      1602 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa34d61b0): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa34d61b0): 36
Total 0.0007 seconds to load 82 cell instances into cellmap
Moveable cells: 66; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 4 X 4 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 4 X 4 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-03-27 18:30:06 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 17 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2184 vias out of 11057 total vias.
Total 0.0167 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa297ce80): 16
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x998a0bc0): 16
Total 0.0009 seconds to load 82 cell instances into cellmap
Moveable cells: 66; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: default root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 69.6290; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 27, DR 0), data (VR 104, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.58     on layer (1)    M1
Average gCell capacity  7.11     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.004379, elapsed 0.004389, speed up 0.997722.

CCD-Info: App options set by user
   ccd.enable_moo_pba = false

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 27, DR 0), data (VR 104, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.495306, Leakage = 0.494651, Internal = 0.000584, Switching = 0.000070

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 98.730209, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.400867, TNHS = -5.653357, NHVP = 15

    Scenario default  WNS = 98.730209, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.400867, TNHS = -5.653357, NHVP = 15
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 98.730, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.401, TNHS = -5.653, NHVP = 15, UNWEIGHTED_TNHS = -5.653, R2R(wns=98.730209, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 98.730209, unweighted tns = 0.000000
          isHold: wns = -0.400867, unweighted tns = -5.653357

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997818
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997613
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.010870

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 98.730209, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.400867, TNHS = -5.653357, NHVP = 15

    Scenario default  WNS = 98.730209, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.400867, TNHS = -5.653357, NHVP = 15
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 98.730, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.401, TNHS = -5.653, NHVP = 15, UNWEIGHTED_TNHS = -5.653, R2R(wns=98.730209, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997403
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997355
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.958333

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 98.730209, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.400867, TNHS = -5.653357, NHVP = 15

    Scenario default  WNS = 98.730209, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = -0.400867, TNHS = -5.653357, NHVP = 15
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 98.730, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.401, TNHS = -5.653, NHVP = 15, UNWEIGHTED_TNHS = -5.653, R2R(wns=98.730209, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.066875, elapsed 0.068244, speed up 0.979940.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
[icc2-lic Thu Mar 27 18:30:06 2025] Command 'route_group' requires licenses
[icc2-lic Thu Mar 27 18:30:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block elevator are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   27  Proc 7348 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 7348 
Net statistics:
Total number of nets     = 107
Number of nets to route  = 1
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.58     on layer (1)    M1
Average gCell capacity  7.11     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7348 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7348 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 7348 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 7348 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66.37
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 32.58
Initial. Layer M4 wire length = 33.78
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 53
Initial. Via VIA12SQ_C count = 16
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 21
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 7348 

Congestion utilization per direction:
Average vertical track utilization   =  1.36 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.91 %
Peak    horizontal track utilization = 14.29 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 7348 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   59  Proc 7348 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.48 sec, cpu time is 0 hr : 0 min : 0.47 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 17 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 2184 vias out of 11057 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 32 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     423.912           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                32
number of site rows:                 12
number of locations attempted:     1122
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          66 (594 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (4.976,21.392)
  Legal location: (4.976,21.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (16.376,8.016)
  Legal location: (16.376,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (14.704,13.032)
  Legal location: (14.704,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (21.392,3)
  Legal location: (21.392,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (10.904,4.672)
  Legal location: (10.904,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (7.712,4.672)
  Legal location: (7.712,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (7.256,13.032)
  Legal location: (7.256,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (7.864,14.704)
  Legal location: (7.864,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (3.456,21.392)
  Legal location: (3.456,21.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (7.408,11.36)
  Legal location: (7.408,11.36)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 16 sinks and boundary insts are collected
Info: 16 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.66u 00:00:00.03s 00:00:00.70e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 107 nets, 1 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x93875a00): 16
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x93875a00): 16
Total 0.0006 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Information: Current block utilization is '0.62950', effective utilization is '0.62950'. (OPT-055)
Information: The RC mode used is CTO for design 'elevator'. (NEX-022)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788784 ohm/um, via_r = 0.461523 ohm/cut, c = 0.070175 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.668372 ohm/um, via_r = 0.587928 ohm/cut, c = 0.077966 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:49     0.000     0.000   266.851     0.000     0.000         0         7         0     0.000      1602 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-03-27 18:30:06 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050040479  3.179565399902  5.567215254587  2.894454387461  6.565921217863  9.017937505874  70.401821209339  8.634311673636  0.781237840852  7.442083411238  3.181156749079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294006677  9.687527354972  6.131808732944  1.465787932247  8.763589181122  1.911351036960  35.738537309427  0.014860963258  4.045004644037  5.020605316976  6.345884929962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  73.891521444586  7.609757207837  3.894383564966  9.819999761759  1.487347787763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  86.540919754570  7.466556210744  8.788086407826  8.572536784759  1.334182335409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  43.547333995845  6.246991205537  2.738719139211  6.086733806504  8.868234294724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  32.620347024446  3.794583935507  0.705459368271  6.012888717343  3.718510693956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  61.458834217031  0.435151496639  6.662693026730  8.833424349383  2.924350916216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  86.116935853000  5.220020752723  1.353316538724  6.508164485577  3.718848183731
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 107 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'elevator'. (NEX-022)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788784 ohm/um, via_r = 0.461523 ohm/cut, c = 0.070175 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.668372 ohm/um, via_r = 0.587928 ohm/cut, c = 0.077966 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.4009     5.6534     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0     0.0000        0  494651232
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0     0.0000        0  494651232       266.85         82          0          7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0        0  494651232       266.85         82

Clock-opt command complete                CPU:    42 s (  0.01 hr )  ELAPSE:   709 s (  0.20 hr )  MEM-PEAK:  1602 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.564 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-03-27 18:30:06 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-03-27 18:30:06 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-03-27 18:30:06 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Thu Mar 27 18:30:06 2025] Command 'route_group' requires licenses
[icc2-lic Thu Mar 27 18:30:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:06 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block elevator are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   27  Proc 7348 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 7348 
Net statistics:
Total number of nets     = 107
Number of nets to route  = 1
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.58     on layer (1)    M1
Average gCell capacity  7.11     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7348 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7348 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 7348 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 7348 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66.37
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 32.58
Initial. Layer M4 wire length = 33.78
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 53
Initial. Via VIA12SQ_C count = 16
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 21
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:30:07 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 7348 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66.37
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 32.58
phase1. Layer M4 wire length = 33.78
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 53
phase1. Via VIA12SQ_C count = 16
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 21
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 7348 

Congestion utilization per direction:
Average vertical track utilization   =  1.36 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.91 %
Peak    horizontal track utilization = 14.29 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 7348 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   59  Proc 7348 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   23  Proc 7348 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Assign Vertical partitions, iteration 0 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Number of wires with overlap after iteration 0 = 19 of 70


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   23  Proc 7348 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Assign Vertical partitions, iteration 1 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   23  Proc 7348 

Number of wires with overlap after iteration 1 = 10 of 65


Wire length and via report:
---------------------------
Number of M1 wires: 7             : 0
Number of M2 wires: 16           VIA12SQ_C: 16
Number of M3 wires: 20           VIA23SQ_C: 16
Number of M4 wires: 22           VIA34SQ_C: 24
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 65                vias: 56

Total M1 wire length: 0.9
Total M2 wire length: 5.5
Total M3 wire length: 35.7
Total M4 wire length: 33.4
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 75.5

Longest M1 wire length: 0.3
Longest M2 wire length: 1.1
Longest M3 wire length: 5.8
Longest M4 wire length: 3.3
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 7348 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 7348 
Total number of nets = 107, of which 0 are not extracted
Total number of open nets = 105, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    4
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    2
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used   91  Alloctr   93  Proc 7348 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 7348 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 7348 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    76 micron
Total Number of Contacts =             52
Total Number of Wires =                66
Total Number of PtConns =              12
Total Number of Routed Wires =       66
Total Routed Wire Length =           75 micron
Total Number of Routed Contacts =       52
        Layer             M1 :          0 micron
        Layer             M2 :         14 micron
        Layer             M3 :         35 micron
        Layer             M4 :         26 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :         20
        Via   VIA23SQ_C(rot) :         16
        Via        VIA12SQ_C :         16

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 52 vias)
 
    Layer VIA1       =  0.00% (0      / 16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16      vias)
    Layer VIA2       =  0.00% (0      / 16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16      vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
 
  Total double via conversion rate    =  0.00% (0 / 52 vias)
 
    Layer VIA1       =  0.00% (0      / 16      vias)
    Layer VIA2       =  0.00% (0      / 16      vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 52 vias)
 
    Layer VIA1       =  0.00% (0      / 16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16      vias)
    Layer VIA2       =  0.00% (0      / 16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16      vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
 

Total number of nets = 107
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-03-27 18:30:07 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-03-27 18:30:07 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-03-27 18:30:07 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 107 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'elevator'. (NEX-022)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.788784 ohm/um, via_r = 0.461523 ohm/cut, c = 0.070175 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.668372 ohm/um, via_r = 0.587928 ohm/cut, c = 0.077966 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 105, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    43 s (  0.01 hr )  ELAPSE:   710 s (  0.20 hr )  MEM-PEAK:  1602 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 104 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:    43 s (  0.01 hr )  ELAPSE:   710 s (  0.20 hr )  MEM-PEAK:  1602 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.4009     5.6534     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0     0.0000        0  494651232
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0     0.0000        0  494651232       266.85         82          0          7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.4009     5.6534     15        0        0  494651232       266.85         82
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:    44 s (  0.01 hr )  ELAPSE:   711 s (  0.20 hr )  MEM-PEAK:  1602 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0057 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xac19cd50): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xac19cd50): 36
Total 0.0006 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 104 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 105 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9463, cell height 1.6720, cell area 3.2543 for total 82 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      5.65         -        266.85  494651232.00          82              0.20      1602
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      5.65         -        274.98  493131712.00          90              0.20      1602
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      5.65         -        274.98  493131712.00          90              0.20      1602
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00598611 cumPct:    51.51 estdown: 0.00563412 cumUp:    1 numDown:    8 status= valid
Knee-Processing :  cumEst: 0.01162023 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00598611 cumPct:    51.51 estdown: 0.00563412 cumUp:    1 numDown:    8 status= valid
Knee-Processing :  cumEst: 0.01162023 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      5.65         -        274.98  493131712.00          90              0.20      1602
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00669038 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      5.65         -        274.98  488205504.00          90              0.20      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      5.65         -        274.98  488205504.00          90              0.20      1602
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      5.65         -        274.98  488205504.00          90              0.20      1602

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      5.65         -        274.98  488205504.00          90              0.20      1602
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      5.65         -        274.98  488205504.00          90              0.20      1602
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      5.65         -        274.98  488205504.00          90              0.20      1602
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      5.65         -        274.98  488205504.00          90              0.20      1602

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      3.20         -        447.29  752280064.00         114              0.20      1602
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0057 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa994ac80): 16
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa5380dc0): 16
Total 0.0008 seconds to load 114 cell instances into cellmap
Moveable cells: 114; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 136 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 137 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.3467, cell height 1.6720, cell area 3.9236 for total 114 placed and application fixed cells
Information: Current block utilization is '1.05520', effective utilization is '1.05516'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
Snapped 114 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7348 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 7348 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 7348 
Net statistics:
Total number of nets     = 139
Number of nets to route  = 136
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 136, Total Half Perimeter Wire Length (HPWL) 1292 microns
HPWL   0 ~   50 microns: Net Count      135     Total HPWL         1239 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           53 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.04     on layer (1)    M1
Average gCell capacity  7.11     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7348 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7348 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 7348 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 7348 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     2 (0.39%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.78%)
Initial. Both Dirs: Overflow =    27 Max = 4 GRCs =    30 (5.86%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
Initial. V routing: Overflow =    27 Max = 4 (GRCs =  1) GRCs =    29 (11.33%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    27 Max = 4 (GRCs =  1) GRCs =    29 (11.33%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1138.77
Initial. Layer M1 wire length = 35.40
Initial. Layer M2 wire length = 418.78
Initial. Layer M3 wire length = 485.34
Initial. Layer M4 wire length = 168.51
Initial. Layer M5 wire length = 30.74
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 736
Initial. Via VIA12SQ_C count = 366
Initial. Via VIA23SQ_C count = 302
Initial. Via VIA34SQ_C count = 62
Initial. Via VIA45SQ_C count = 6
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:30:09 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 7348 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     4 Max = 2 GRCs =     7 (1.37%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     7 (2.73%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     7 (2.73%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1159.54
phase1. Layer M1 wire length = 41.71
phase1. Layer M2 wire length = 412.89
phase1. Layer M3 wire length = 488.20
phase1. Layer M4 wire length = 186.00
phase1. Layer M5 wire length = 30.74
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 740
phase1. Via VIA12SQ_C count = 370
phase1. Via VIA23SQ_C count = 299
phase1. Via VIA34SQ_C count = 65
phase1. Via VIA45SQ_C count = 6
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 7348 

Congestion utilization per direction:
Average vertical track utilization   = 21.26 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 15.91 %
Peak    horizontal track utilization = 85.71 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  136  Proc 7348 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7348 
Using per-layer congestion maps for congestion reduction.
Information: 22.27% of design has horizontal routing density above target_routing_density of 0.80.
Information: 21.88% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Warning: Utilization of default plane is 105.52%. (PLACE-074)
Warning: Utilization of default plane (highest utilized region in the design) is 105.52%. (PLACE-074)
Error: Over utilization detected while processing block elevator (PLACE-006)
Error: Over utilization of 105.52% for default plane. Required area is 447.3 um^2 while the available area is 423.9 um^2. Please source script over_utilization_default.tcl in the GUI to display the available placement area. (PLACE-006)
Error: Fail in placement: Over Utilization (PLACE-004)
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Error: 'place_opt' failed during congestion-mode timing-driven placement. (OPT-907)
Error: clock_opt failed during timing-driven placement.
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command failed                  CPU:    45 s (  0.01 hr )  ELAPSE:   712 s (  0.20 hr )  MEM-PEAK:  1602 MB

TEST: runCore final-init
TEST: runCore final-end

Clock-opt optimization complete                 0.00        0.00      3.20         -        447.29  752280064.00         114              0.20      1602
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / final_opto (FLW-8004)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-03-27 18:30:09 / Session: 0.20 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:30:09 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:30:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:30:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:30:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:30:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:30:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:30:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:30:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:30:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:30:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:30:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:30:09 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:30:09 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  Out_Current_Floor_reg[3]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[3]/Q (DFFASRX1_RVT)        0.11      0.11 f
  copt_h_inst_755/Y (DELLN2X2_RVT)                 0.17      0.28 f
  U107/Y (OR2X1_RVT)                               0.03      0.31 f
  U114/Y (NAND2X0_RVT)                             0.06      0.37 r
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.06      0.43 r
  U123/Y (INVX0_RVT)                               0.02      0.45 f
  U125/Y (AO221X1_RVT)                             0.04      0.49 f
  U129/Y (AO22X1_RVT)                              0.04      0.53 f
  copt_h_inst_709/Y (DELLN3X2_RVT)                 0.27      0.80 f
  copt_h_inst_710/Y (DELLN3X2_RVT)                 0.27      1.07 f
  Out_Current_Floor_reg[1]/D (DFFASRX1_RVT)        0.00      1.07 f
  data arrival time                                          1.07

  clock clk (rise edge)                          100.00    100.00
  clock network delay (propagated)                 0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.02     99.28
  data required time                                        99.28
  ------------------------------------------------------------------------
  data required time                                        99.28
  data arrival time                                         -1.07
  ------------------------------------------------------------------------
  slack (MET)                                               98.20


1
icc2_shell> check_design -checks pre_route_stage
[icc2-lic Thu Mar 27 18:31:06 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 18:31:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:31:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:31:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:31:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:31:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:31:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:31:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:31:06 2025
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 42 EMS messages : 0 errors, 41 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  ZRT-022      Warn   1          Cannot find a default contact code for layer %s.
  ZRT-588      Error  1          The design is not legalized. Skip blocked port checkings.
  ZRT-619      Info   1          Via ladder engine would be activated for pattern must join conne...
  ZRT-703      Info   1          Option route.detail.force_end_on_preferred_grid will be ignored ...
  ZRT-706      Info   1          When applicable layer based tapering will taper up to %.2f in di...
  ZRT-707      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ZRT-718      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ----------------------------------------------------------------------------------------------------
  Total 7 non-EMS messages : 1 errors, 1 warnings, 5 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Mar27183106.log'.
1
icc2_shell> route_auto -max_detail_route_iterations 30
[icc2-lic Thu Mar 27 18:31:06 2025] Command 'route_auto' requires licenses
[icc2-lic Thu Mar 27 18:31:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:31:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:31:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:31:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:31:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:31:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:31:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:31:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:31:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:31:06 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-03-27 18:31:06 / Session: 0.21 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Warning: max_routing_layer is not set in the design.
Information: The net parasitics of block elevator are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   27  Proc 7352 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 7352 
Net statistics:
Total number of nets     = 139
Number of nets to route  = 136
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 136, Total Half Perimeter Wire Length (HPWL) 1292 microns
HPWL   0 ~   50 microns: Net Count      135     Total HPWL         1239 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           53 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 7352 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  5.04     on layer (1)    M1
Average gCell capacity  7.11     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7352 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7352 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7352 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 7352 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.20%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
Initial. Both Dirs: Overflow =    31 Max = 4 GRCs =    32 (6.25%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (1.56%)
Initial. V routing: Overflow =    28 Max = 4 (GRCs =  1) GRCs =    28 (10.94%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
Initial. M2         Overflow =    28 Max = 4 (GRCs =  1) GRCs =    28 (10.94%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (1.17%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1127.33
Initial. Layer M1 wire length = 38.59
Initial. Layer M2 wire length = 422.22
Initial. Layer M3 wire length = 492.06
Initial. Layer M4 wire length = 165.36
Initial. Layer M5 wire length = 9.10
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 717
Initial. Via VIA12SQ_C count = 369
Initial. Via VIA23SQ_C count = 290
Initial. Via VIA34SQ_C count = 56
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:31:06 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     2 (0.39%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.78%)
phase1. Both Dirs: Overflow =    30 Max = 4 GRCs =    28 (5.47%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
phase1. V routing: Overflow =    30 Max = 4 (GRCs =  1) GRCs =    27 (10.55%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
phase1. M2         Overflow =    30 Max = 4 (GRCs =  1) GRCs =    27 (10.55%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1148.73
phase1. Layer M1 wire length = 39.50
phase1. Layer M2 wire length = 416.75
phase1. Layer M3 wire length = 491.29
phase1. Layer M4 wire length = 183.20
phase1. Layer M5 wire length = 17.99
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 727
phase1. Via VIA12SQ_C count = 370
phase1. Via VIA23SQ_C count = 289
phase1. Via VIA34SQ_C count = 62
phase1. Via VIA45SQ_C count = 6
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Mar 27 18:31:06 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     4 Max = 2 GRCs =     9 (1.76%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     9 (3.52%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     9 (3.52%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1167.03
phase2. Layer M1 wire length = 40.65
phase2. Layer M2 wire length = 416.21
phase2. Layer M3 wire length = 490.47
phase2. Layer M4 wire length = 194.64
phase2. Layer M5 wire length = 22.00
phase2. Layer M6 wire length = 3.06
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 744
phase2. Via VIA12SQ_C count = 372
phase2. Via VIA23SQ_C count = 290
phase2. Via VIA34SQ_C count = 68
phase2. Via VIA45SQ_C count = 10
phase2. Via VIA56SQ_C count = 4
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Mar 27 18:31:07 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     4 Max = 2 GRCs =     9 (1.76%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     9 (3.52%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     9 (3.52%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1167.03
phase3. Layer M1 wire length = 40.65
phase3. Layer M2 wire length = 416.21
phase3. Layer M3 wire length = 490.47
phase3. Layer M4 wire length = 194.64
phase3. Layer M5 wire length = 22.00
phase3. Layer M6 wire length = 3.06
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 744
phase3. Via VIA12SQ_C count = 372
phase3. Via VIA23SQ_C count = 290
phase3. Via VIA34SQ_C count = 68
phase3. Via VIA45SQ_C count = 10
phase3. Via VIA56SQ_C count = 4
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 

Congestion utilization per direction:
Average vertical track utilization   = 21.71 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 15.82 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 7352 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   59  Proc 7352 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   24  Proc 7352 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Assign Vertical partitions, iteration 0 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Number of wires with overlap after iteration 0 = 569 of 1142


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 7352 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Assign Vertical partitions, iteration 1 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 7352 

Number of wires with overlap after iteration 1 = 471 of 1067


Wire length and via report:
---------------------------
Number of M1 wires: 86            : 0
Number of M2 wires: 608                  VIA12SQ_C: 407
Number of M3 wires: 291                  VIA23SQ_C: 447
Number of M4 wires: 70           VIA34SQ_C: 63
Number of M5 wires: 11           VIA45SQ_C: 20
Number of M6 wires: 1            VIA56SQ_C: 2
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 1067              vias: 939

Total M1 wire length: 49.5
Total M2 wire length: 540.1
Total M3 wire length: 532.4
Total M4 wire length: 130.4
Total M5 wire length: 45.3
Total M6 wire length: 1.2
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1299.0

Longest M1 wire length: 11.4
Longest M2 wire length: 12.8
Longest M3 wire length: 17.9
Longest M4 wire length: 18.5
Longest M5 wire length: 13.1
Longest M6 wire length: 1.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 7352 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 7352 
Total number of nets = 139, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    71
Routed  2/4 Partitions, Violations =    512
Routed  3/4 Partitions, Violations =    548
Routed  4/4 Partitions, Violations =    831

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      831
        Diff net spacing : 239
        Same net spacing : 17
        Short : 575

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 0 with 4 parts

Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    844
Routed  2/4 Partitions, Violations =    822
Routed  3/4 Partitions, Violations =    831
Routed  4/4 Partitions, Violations =    771

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      771
        Diff net spacing : 221
        Diff net via-cut spacing : 1
        Same net spacing : 13
        Short : 536

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 1] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 1 with 4 parts

Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    781
Routed  2/4 Partitions, Violations =    908
Routed  3/4 Partitions, Violations =    911
Routed  4/4 Partitions, Violations =    916

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      916
        Diff net spacing : 301
        Less than minimum width : 2
        Same net spacing : 14
        Short : 599

[Iter 2] Elapsed real time: 0:00:07 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 2] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 2] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 2 with 4 parts

Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    891
Routed  2/4 Partitions, Violations =    885
Routed  3/4 Partitions, Violations =    891
Routed  4/4 Partitions, Violations =    835

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      835
        Diff net spacing : 225
        Diff net via-cut spacing : 1
        Less than minimum width : 2
        Same net spacing : 11
        Short : 596

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 3] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 3 with 4 parts

Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    836
Routed  2/4 Partitions, Violations =    828
Routed  3/4 Partitions, Violations =    817
Routed  4/4 Partitions, Violations =    860

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      860
        Diff net spacing : 276
        Diff net via-cut spacing : 1
        Less than minimum width : 1
        Needs fat contact : 1
        Same net spacing : 13
        Short : 568

[Iter 4] Elapsed real time: 0:00:19 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 4] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 4] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 4 with 4 parts

Start DR iteration 5: uniform partition
Routed  1/4 Partitions, Violations =    832
Routed  2/4 Partitions, Violations =    825
Routed  3/4 Partitions, Violations =    853
Routed  4/4 Partitions, Violations =    961

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      961
        Diff net spacing : 275
        Diff net via-cut spacing : 2
        Less than minimum width : 1
        Same net spacing : 19
        Short : 664

[Iter 5] Elapsed real time: 0:00:27 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[Iter 5] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 5] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 5 with 4 parts

Start DR iteration 6: uniform partition
Routed  1/9 Partitions, Violations =    921
Routed  2/9 Partitions, Violations =    903
Routed  3/9 Partitions, Violations =    885
Routed  4/9 Partitions, Violations =    893
Routed  5/9 Partitions, Violations =    888
Routed  6/9 Partitions, Violations =    907
Routed  7/9 Partitions, Violations =    907
Routed  8/9 Partitions, Violations =    932
Routed  9/9 Partitions, Violations =    932

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      932
        Diff net spacing : 263
        Diff net via-cut spacing : 1
        Less than minimum width : 3
        Needs fat contact : 1
        Same net spacing : 9
        Short : 655

[Iter 6] Elapsed real time: 0:00:40 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[Iter 6] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 6] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 6 with 9 parts

Start DR iteration 7: uniform partition
Routed  1/9 Partitions, Violations =    882
Routed  2/9 Partitions, Violations =    897
Routed  3/9 Partitions, Violations =    901
Routed  4/9 Partitions, Violations =    934
Routed  5/9 Partitions, Violations =    934
Routed  6/9 Partitions, Violations =    915
Routed  7/9 Partitions, Violations =    814
Routed  8/9 Partitions, Violations =    881
Routed  9/9 Partitions, Violations =    885

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      885
        Diff net spacing : 268
        Less than minimum width : 5
        Needs fat contact : 1
        Same net spacing : 17
        Short : 594

[Iter 7] Elapsed real time: 0:00:52 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:52 total=0:00:52
[Iter 7] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 7] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 7 with 9 parts

Start DR iteration 8: uniform partition
Routed  1/9 Partitions, Violations =    947
Routed  2/9 Partitions, Violations =    968
Routed  3/9 Partitions, Violations =    985
Routed  4/9 Partitions, Violations =    977
Routed  5/9 Partitions, Violations =    826
Routed  6/9 Partitions, Violations =    848
Routed  7/9 Partitions, Violations =    849
Routed  8/9 Partitions, Violations =    844
Routed  9/9 Partitions, Violations =    832

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      832
        Diff net spacing : 267
        Less than minimum width : 1
        Needs fat contact : 1
        Same net spacing : 16
        Short : 547

[Iter 8] Elapsed real time: 0:01:04 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:04
[Iter 8] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 8] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 8 with 9 parts

Start DR iteration 9: uniform partition
Routed  1/9 Partitions, Violations =    856
Routed  2/9 Partitions, Violations =    847
Routed  3/9 Partitions, Violations =    837
Routed  4/9 Partitions, Violations =    847
Routed  5/9 Partitions, Violations =    855
Routed  6/9 Partitions, Violations =    863
Routed  7/9 Partitions, Violations =    803
Routed  8/9 Partitions, Violations =    787
Routed  9/9 Partitions, Violations =    798

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      798
        Diff net spacing : 252
        Less than minimum width : 2
        Needs fat contact : 1
        Same net spacing : 15
        Short : 528

[Iter 9] Elapsed real time: 0:01:17 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:01:17 total=0:01:17
[Iter 9] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 9] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 9 with 9 parts

Start DR iteration 10: uniform partition
Routed  1/4 Partitions, Violations =    877
Routed  2/4 Partitions, Violations =    881
Routed  3/4 Partitions, Violations =    933
Routed  4/4 Partitions, Violations =    883

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      883
        Diff net spacing : 305
        Diff net via-cut spacing : 1
        Less than minimum width : 1
        Same net spacing : 14
        Short : 562

[Iter 10] Elapsed real time: 0:01:21 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:01:21 total=0:01:21
[Iter 10] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 10] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 10 with 4 parts

Stop DR since not converging

[DR] Elapsed real time: 0:01:21 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:21 total=0:01:21
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   23  Alloctr   24  Proc 7352 
[DR: Done] Elapsed real time: 0:01:21 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:21 total=0:01:21
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 7352 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 437 aligned/redundant DRCs. (ZRT-305)

DR finished with 446 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      446
        Diff net spacing : 126
        Diff net via-cut spacing : 1
        Less than minimum width : 1
        Same net spacing : 10
        Short : 308



Total Wire Length =                    1368 micron
Total Number of Contacts =             791
Total Number of Wires =                1194
Total Number of PtConns =              73
Total Number of Routed Wires =       1191
Total Routed Wire Length =           1360 micron
Total Number of Routed Contacts =       791
        Layer              M1 :         97 micron
        Layer              M2 :        565 micron
        Layer              M3 :        534 micron
        Layer              M4 :        147 micron
        Layer              M5 :         16 micron
        Layer              M6 :          0 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Layer            MRDL :          0 micron
        Via    VIA45SQ_C(rot) :          4
        Via         VIA34SQ_C :         66
        Via    VIA34SQ_C(rot) :          2
        Via         VIA23SQ_C :          5
        Via    VIA23SQ_C(rot) :        316
        Via         VIA12SQ_C :        335
        Via    VIA12SQ_C(rot) :         57
        Via        VIA12BAR_C :          1
        Via   VIA12BAR_C(rot) :          1
        Via     VIA12SQ_C_2x1 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.51% (4 / 791 vias)
 
    Layer VIA1       =  1.01% (4      / 398     vias)
        Weight 1     =  1.01% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.99% (394     vias)
    Layer VIA2       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA3       =  0.00% (0      / 68      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (68      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.51% (4 / 791 vias)
 
    Layer VIA1       =  1.01% (4      / 398     vias)
    Layer VIA2       =  0.00% (0      / 321     vias)
    Layer VIA3       =  0.00% (0      / 68      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.51% (4 / 791 vias)
 
    Layer VIA1       =  1.01% (4      / 398     vias)
        Weight 1     =  1.01% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.99% (394     vias)
    Layer VIA2       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA3       =  0.00% (0      / 68      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (68      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 139
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 446
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-03-27 18:32:29 / Session: 0.24 hr / Command: 0.02 hr / Memory: 1603 MB (FLW-8100)
icc2_shell> route_eco
[icc2-lic Thu Mar 27 18:32:29 2025] Command 'route_eco' requires licenses
[icc2-lic Thu Mar 27 18:32:29 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:32:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:32:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:32:29 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:32:29 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:32:29 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:32:29 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:32:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:32:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:32:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:32:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:32:29 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:32:29 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:32:29 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:32:29 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:32:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:32:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:32:29 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 139 nets, 0 global routed, 136 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/elevator_8752_599955200.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   23  Alloctr   23  Proc 7352 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   23  Alloctr   23  Proc 7352 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   23  Alloctr   23  Proc 7352 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   23  Proc 7352 
Num of eco nets = 139
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   23  Proc 7352 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'


Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    883

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      883

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   92  Alloctr   93  Proc 7352 

Total Wire Length =                    1368 micron
Total Number of Contacts =             791
Total Number of Wires =                1193
Total Number of PtConns =              73
Total Number of Routed Wires =       1190
Total Routed Wire Length =           1360 micron
Total Number of Routed Contacts =       791
        Layer              M1 :         97 micron
        Layer              M2 :        565 micron
        Layer              M3 :        534 micron
        Layer              M4 :        147 micron
        Layer              M5 :         16 micron
        Layer              M6 :          0 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Layer            MRDL :          0 micron
        Via    VIA45SQ_C(rot) :          4
        Via         VIA34SQ_C :         66
        Via    VIA34SQ_C(rot) :          2
        Via         VIA23SQ_C :          5
        Via    VIA23SQ_C(rot) :        316
        Via         VIA12SQ_C :        335
        Via    VIA12SQ_C(rot) :         57
        Via        VIA12BAR_C :          1
        Via   VIA12BAR_C(rot) :          1
        Via     VIA12SQ_C_2x1 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.51% (4 / 791 vias)
 
    Layer VIA1       =  1.01% (4      / 398     vias)
        Weight 1     =  1.01% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.99% (394     vias)
    Layer VIA2       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA3       =  0.00% (0      / 68      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (68      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.51% (4 / 791 vias)
 
    Layer VIA1       =  1.01% (4      / 398     vias)
    Layer VIA2       =  0.00% (0      / 321     vias)
    Layer VIA3       =  0.00% (0      / 68      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.51% (4 / 791 vias)
 
    Layer VIA1       =  1.01% (4      / 398     vias)
        Weight 1     =  1.01% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.99% (394     vias)
    Layer VIA2       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA3       =  0.00% (0      / 68      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (68      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
Total number of nets = 139, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    881
Routed  2/4 Partitions, Violations =    850
Routed  3/4 Partitions, Violations =    851
Routed  4/4 Partitions, Violations =    855

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      855
        Diff net spacing : 263
        Diff net via-cut spacing : 1
        Less than minimum width : 1
        Same net spacing : 17
        Short : 573

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 0 with 4 parts

Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    868
Routed  2/4 Partitions, Violations =    852
Routed  3/4 Partitions, Violations =    869
Routed  4/4 Partitions, Violations =    837

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      837
        Diff net spacing : 255
        Same net spacing : 12
        Short : 570

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 1] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 1 with 4 parts

Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    830
Routed  2/4 Partitions, Violations =    895
Routed  3/4 Partitions, Violations =    880
Routed  4/4 Partitions, Violations =    906

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      906
        Diff net spacing : 306
        Diff net via-cut spacing : 1
        Less than minimum width : 3
        Needs fat contact : 2
        Same net spacing : 22
        Short : 572

[Iter 2] Elapsed real time: 0:00:07 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 2] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 2] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 2 with 4 parts

Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    903
Routed  2/4 Partitions, Violations =    829
Routed  3/4 Partitions, Violations =    861
Routed  4/4 Partitions, Violations =    766

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      766
        Diff net spacing : 229
        Less than minimum area : 1
        Less than minimum width : 3
        Same net spacing : 10
        Short : 523

[Iter 3] Elapsed real time: 0:00:13 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 3] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 3] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 3 with 4 parts

Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    782
Routed  2/4 Partitions, Violations =    868
Routed  3/4 Partitions, Violations =    862
Routed  4/4 Partitions, Violations =    801

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      801
        Diff net spacing : 226
        Less than minimum width : 1
        Needs fat contact : 1
        Same net spacing : 10
        Short : 563

[Iter 4] Elapsed real time: 0:00:19 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Iter 4] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 4] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 4 with 4 parts

Start DR iteration 5: uniform partition
Routed  1/4 Partitions, Violations =    821
Routed  2/4 Partitions, Violations =    848
Routed  3/4 Partitions, Violations =    825
Routed  4/4 Partitions, Violations =    821

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      821
        Diff net spacing : 240
        Less than minimum width : 2
        Same net spacing : 7
        Short : 572

[Iter 5] Elapsed real time: 0:00:28 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[Iter 5] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 5] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 5 with 4 parts

Start DR iteration 6: uniform partition
Routed  1/9 Partitions, Violations =    919
Routed  2/9 Partitions, Violations =    889
Routed  3/9 Partitions, Violations =    815
Routed  4/9 Partitions, Violations =    822
Routed  5/9 Partitions, Violations =    853
Routed  6/9 Partitions, Violations =    882
Routed  7/9 Partitions, Violations =    882
Routed  8/9 Partitions, Violations =    915
Routed  9/9 Partitions, Violations =    915

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      915
        Diff net spacing : 294
        Diff net via-cut spacing : 1
        Less than minimum width : 1
        Needs fat contact : 1
        Same net spacing : 16
        Short : 602

[Iter 6] Elapsed real time: 0:00:39 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:40
[Iter 6] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 6] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 6 with 9 parts

Start DR iteration 7: uniform partition
Routed  1/9 Partitions, Violations =    914
Routed  2/9 Partitions, Violations =    940
Routed  3/9 Partitions, Violations =    938
Routed  4/9 Partitions, Violations =    988
Routed  5/9 Partitions, Violations =    988
Routed  6/9 Partitions, Violations =    973
Routed  7/9 Partitions, Violations =    891
Routed  8/9 Partitions, Violations =    890
Routed  9/9 Partitions, Violations =    893

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      893
        Diff net spacing : 283
        Diff net via-cut spacing : 1
        Less than minimum width : 2
        Needs fat contact : 1
        Same net spacing : 15
        Short : 591

[Iter 7] Elapsed real time: 0:00:53 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:54
[Iter 7] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 7] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 7 with 9 parts

Start DR iteration 8: uniform partition
Routed  1/9 Partitions, Violations =    886
Routed  2/9 Partitions, Violations =    868
Routed  3/9 Partitions, Violations =    823
Routed  4/9 Partitions, Violations =    836
Routed  5/9 Partitions, Violations =    804
Routed  6/9 Partitions, Violations =    793
Routed  7/9 Partitions, Violations =    795
Routed  8/9 Partitions, Violations =    792
Routed  9/9 Partitions, Violations =    781

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      781
        Diff net spacing : 234
        Less than minimum area : 2
        Less than minimum width : 3
        Needs fat contact : 1
        Same net spacing : 6
        Short : 535

[Iter 8] Elapsed real time: 0:01:08 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:01:08 total=0:01:08
[Iter 8] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 8] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 8 with 9 parts

Start DR iteration 9: uniform partition
Routed  1/9 Partitions, Violations =    758
Routed  2/9 Partitions, Violations =    829
Routed  3/9 Partitions, Violations =    801
Routed  4/9 Partitions, Violations =    813
Routed  5/9 Partitions, Violations =    822
Routed  6/9 Partitions, Violations =    828
Routed  7/9 Partitions, Violations =    870
Routed  8/9 Partitions, Violations =    790
Routed  9/9 Partitions, Violations =    800

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      800
        Diff net spacing : 211
        Less than minimum width : 3
        Needs fat contact : 2
        Same net spacing : 7
        Short : 577

[Iter 9] Elapsed real time: 0:01:24 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:01:24 total=0:01:25
[Iter 9] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 9] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 9 with 9 parts

Start DR iteration 10: uniform partition
Routed  1/4 Partitions, Violations =    875
Routed  2/4 Partitions, Violations =    880
Routed  3/4 Partitions, Violations =    899
Routed  4/4 Partitions, Violations =    852

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      852
        Diff net spacing : 274
        Diff net via-cut spacing : 1
        Less than minimum width : 1
        Same net spacing : 13
        Short : 563

[Iter 10] Elapsed real time: 0:01:30 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:01:30 total=0:01:30
[Iter 10] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 10] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 10 with 4 parts

Stop DR since not converging


Nets that have been changed:
Net 1 = tmp_net1
Net 2 = Request_Floor[2]
Net 3 = Request_Floor[1]
Net 4 = In_Current_Floor[3]
Net 5 = In_Current_Floor[2]
Net 6 = In_Current_Floor[1]
Net 7 = In_Current_Floor[0]
Net 8 = Door_Open
Net 9 = reset
Net 10 = Out_Current_Floor[3]
Net 11 = Out_Current_Floor[2]
Net 12 = Out_Current_Floor[1]
Net 13 = Weight_Alert
Net 14 = n45
Net 15 = n46
Net 16 = n47
Net 17 = n48
Net 18 = n49
Net 19 = n50
Net 20 = n51
Net 21 = n52
Net 22 = n54
Net 23 = n55
Net 24 = n56
Net 25 = n57
Net 26 = n58
Net 27 = n60
Net 28 = n61
Net 29 = n64
Net 30 = n66
Net 31 = n67
Net 32 = n70
Net 33 = n71
Net 34 = n75
Net 35 = n78
Net 36 = n79
Net 37 = n82
Net 38 = n84
Net 39 = n89
Net 40 = n91
Net 41 = tmp_net2
Net 42 = n95
Net 43 = tmp_net3
Net 44 = n101
Net 45 = n103
Net 46 = n104
Net 47 = n111
Net 48 = n112
Net 49 = n113
Net 50 = n114
Net 51 = n116
Net 52 = n117
Net 53 = n118
Net 54 = n120
Net 55 = n121
Net 56 = n122
Net 57 = n123
Net 58 = HFSNET_0
Net 59 = tmp_net0
Net 60 = door_timer[4]
Net 61 = door_timer[3]
Net 62 = door_timer[2]
Net 63 = door_timer[0]
Net 64 = tmp_net4
Net 65 = tmp_net5
Net 66 = tmp_net6
Net 67 = tmp_net8
Net 68 = copt_net_9
Net 69 = copt_net_10
Net 70 = copt_net_11
Net 71 = copt_net_12
Net 72 = copt_net_14
Net 73 = copt_net_15
Net 74 = copt_net_16
Net 75 = copt_net_17
Net 76 = copt_net_18
Net 77 = copt_net_19
Net 78 = copt_net_20
Net 79 = copt_net_21
Net 80 = copt_net_22
Net 81 = copt_net_23
Net 82 = copt_net_24
Net 83 = copt_net_25
Net 84 = copt_net_26
Net 85 = copt_net_27
Net 86 = copt_net_28
Net 87 = copt_net_29
Net 88 = copt_net_31
Net 89 = VDD
Total number of changed nets = 89 (out of 139)

[DR: Done] Elapsed real time: 0:01:30 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:30 total=0:01:30
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 7352 
[ECO: DR] Elapsed real time: 0:01:30 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:30 total=0:01:30
[ECO: DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: DR] Total (MB): Used   23  Alloctr   24  Proc 7352 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 430 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 422 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      422
        Diff net spacing : 100
        Diff net via-cut spacing : 1
        Less than minimum width : 1
        Same net spacing : 9
        Short : 311



Total Wire Length =                    1377 micron
Total Number of Contacts =             784
Total Number of Wires =                1206
Total Number of PtConns =              69
Total Number of Routed Wires =       1204
Total Routed Wire Length =           1369 micron
Total Number of Routed Contacts =       784
        Layer              M1 :         98 micron
        Layer              M2 :        569 micron
        Layer              M3 :        527 micron
        Layer              M4 :        153 micron
        Layer              M5 :         21 micron
        Layer              M6 :          0 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Layer            MRDL :          0 micron
        Via    VIA45SQ_C(rot) :          6
        Via         VIA34SQ_C :         63
        Via    VIA34SQ_C(rot) :          2
        Via         VIA23SQ_C :          6
        Via    VIA23SQ_C(rot) :        307
        Via         VIA12SQ_C :        345
        Via    VIA12SQ_C(rot) :         49
        Via        VIA12BAR_C :          1
        Via   VIA12BAR_C(rot) :          1
        Via     VIA12SQ_C_2x1 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.51% (4 / 784 vias)
 
    Layer VIA1       =  1.00% (4      / 400     vias)
        Weight 1     =  1.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 313     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (313     vias)
    Layer VIA3       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.51% (4 / 784 vias)
 
    Layer VIA1       =  1.00% (4      / 400     vias)
    Layer VIA2       =  0.00% (0      / 313     vias)
    Layer VIA3       =  0.00% (0      / 65      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.51% (4 / 784 vias)
 
    Layer VIA1       =  1.00% (4      / 400     vias)
        Weight 1     =  1.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 313     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (313     vias)
    Layer VIA3       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 139
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 422
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1377 micron
Total Number of Contacts =             784
Total Number of Wires =                1206
Total Number of PtConns =              69
Total Number of Routed Wires =       1204
Total Routed Wire Length =           1369 micron
Total Number of Routed Contacts =       784
        Layer              M1 :         98 micron
        Layer              M2 :        569 micron
        Layer              M3 :        527 micron
        Layer              M4 :        153 micron
        Layer              M5 :         21 micron
        Layer              M6 :          0 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Layer            MRDL :          0 micron
        Via    VIA45SQ_C(rot) :          6
        Via         VIA34SQ_C :         63
        Via    VIA34SQ_C(rot) :          2
        Via         VIA23SQ_C :          6
        Via    VIA23SQ_C(rot) :        307
        Via         VIA12SQ_C :        345
        Via    VIA12SQ_C(rot) :         49
        Via        VIA12BAR_C :          1
        Via   VIA12BAR_C(rot) :          1
        Via     VIA12SQ_C_2x1 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.51% (4 / 784 vias)
 
    Layer VIA1       =  1.00% (4      / 400     vias)
        Weight 1     =  1.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 313     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (313     vias)
    Layer VIA3       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.51% (4 / 784 vias)
 
    Layer VIA1       =  1.00% (4      / 400     vias)
    Layer VIA2       =  0.00% (0      / 313     vias)
    Layer VIA3       =  0.00% (0      / 65      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.51% (4 / 784 vias)
 
    Layer VIA1       =  1.00% (4      / 400     vias)
        Weight 1     =  1.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 313     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (313     vias)
    Layer VIA3       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 89 nets with eco mode
[ECO: End] Elapsed real time: 0:01:30 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:01:30 total=0:01:30
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7352 
icc2_shell> route_opt
[icc2-lic Thu Mar 27 18:33:59 2025] Command 'route_opt' requires licenses
[icc2-lic Thu Mar 27 18:33:59 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:33:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:33:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:33:59 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:33:59 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:33:59 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:33:59 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:33:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:33:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:33:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:33:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:33:59 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:33:59 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:33:59 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:33:59 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:33:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:33:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:33:59 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-03-27 18:33:59 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Deserialized np data
INFO: timer data loaded from /tmp/elevator_8752_599955200.timdat
Route-opt command begin                   CPU:   220 s (  0.06 hr )  ELAPSE:   942 s (  0.26 hr )  MEM-PEAK:  1602 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 136 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.787572 ohm/um, via_r = 0.459957 ohm/cut, c = 0.071134 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.668373 ohm/um, via_r = 0.587928 ohm/cut, c = 0.079165 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 137, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   220 s (  0.06 hr )  ELAPSE:   942 s (  0.26 hr )  MEM-PEAK:  1602 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.3720     3.2021      9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.3720     3.2021      9        0     0.0000        0  752277568
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.3720     3.2021      9        0     0.0000        0  752277568       447.29        114
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.3720     3.2021      9        0        0  752277568       447.29        114
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:   220 s (  0.06 hr )  ELAPSE:   943 s (  0.26 hr )  MEM-PEAK:  1602 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 228 total shapes.
Layer M2: cached 0 shapes out of 740 total shapes.
Cached 2184 vias out of 11788 total vias.
Total 0.0176 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa4213260): 36
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa4213ec0): 36
Total 0.0013 seconds to load 114 cell instances into cellmap
Moveable cells: 114; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
135 out of 136 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 137 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.3467, cell height 1.6720, cell area 3.9236 for total 114 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Total 1 nets have their routing open (data: 1 nets, clock: 0 nets). This will cause problems for extraction, timing and post-route optimization. Some examples of open nets are listed below. (ROPT-004)
  tmp_net7
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      3.61         -        447.29  752277568.00         114              0.26      1602

Route-opt optimization Phase 3 Iter  1          0.00        0.00      3.61         -        443.23  736180992.00         112              0.26      1602
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 4 Iter  2          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 4 Iter  3          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 4 Iter  4          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602


Route-opt optimization Phase 6 Iter  1          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  2          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  3          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  4          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  5          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  6          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  7          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  8          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter  9          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter 10          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter 11          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter 12          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 6 Iter 13          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602

Route-opt optimization Phase 7 Iter  1          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 7 Iter  2          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 9 Iter  2          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  3          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 9 Iter  4          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 9 Iter  5          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 9 Iter  6          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 9 Iter  7          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Route-opt optimization Phase 9 Iter  8          0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602

Route-opt optimization Phase 13 Iter  1         0.00        0.00      3.61         0        443.23  735477248.00         112              0.26      1602
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      3.59         0        447.29  751573824.00         112              0.26      1602
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   221 s (  0.06 hr )  ELAPSE:   943 s (  0.26 hr )  MEM-PEAK:  1602 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/elevator_8752_599955200.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Mar 27 18:34:00 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Mar 27 18:34:00 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:34:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:34:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:34:00 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:34:00 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:34:00 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:34:00 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:34:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:34:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:34:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:34:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:34:00 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:34:00 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:34:00 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:34:00 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:34:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:34:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:34:00 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 238 total shapes.
Layer M2: cached 0 shapes out of 746 total shapes.
Cached 2184 vias out of 11800 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0060 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     423.912          114        Yes DEFAULT_VA

Starting legalizer.
Warning: Density is 99.0%
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: Density is 99.0%
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    114
number of references:                37
number of site rows:                 12
number of locations attempted:    11657
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

Warning: There were 5 cells for which the legalizer could not find a legal placement:
 U91
 copt_h_inst_709
 door_timer_reg[6]
 Out_Current_Floor_reg[1]
 U114

number of cells aggregated:         109 (1651 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            1.576 um ( 0.94 row height)
rms weighted cell displacement:   1.576 um ( 0.94 row height)
max cell displacement:            6.826 um ( 4.08 row height)
avg cell displacement:            1.141 um ( 0.68 row height)
avg weighted cell displacement:   1.141 um ( 0.68 row height)
number of cells moved:               97
number of large displacements:        5
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_2_702 (INVX0_RVT)
  Input location: (22.456,14.704)
  Legal location: (21.088,21.392)
  Displacement:   6.826 um ( 4.08 row height)
Cell: ctmTdsLR_3_703 (INVX0_RVT)
  Input location: (22.608,14.704)
  Legal location: (21.848,21.392)
  Displacement:   6.731 um ( 4.03 row height)
Cell: ctmTdsLR_1_701 (NAND2X0_RVT)
  Input location: (22.608,14.704)
  Legal location: (22.304,9.688)
  Displacement:   5.025 um ( 3.01 row height)
Cell: ctmTdsLR_3_700 (INVX0_RVT)
  Input location: (22.76,11.36)
  Legal location: (22.608,6.344)
  Displacement:   5.018 um ( 3.00 row height)
Cell: ctmTdsLR_2_699 (INVX0_RVT)
  Input location: (23.216,11.36)
  Legal location: (23.368,6.344)
  Displacement:   5.018 um ( 3.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (7.256,13.032)
  Legal location: (8.776,9.688)
  Displacement:   3.673 um ( 2.20 row height)
Cell: U119 (OR3X2_RVT)
  Input location: (13.488,18.048)
  Legal location: (12.272,21.392)
  Displacement:   3.558 um ( 2.13 row height)
Cell: U104 (AO222X1_RVT)
  Input location: (9.08,6.344)
  Legal location: (8.168,3)
  Displacement:   3.466 um ( 2.07 row height)
Cell: U76 (NAND2X0_RVT)
  Input location: (22,14.704)
  Legal location: (21.392,18.048)
  Displacement:   3.399 um ( 2.03 row height)
Cell: U81 (INVX0_RVT)
  Input location: (3.304,9.688)
  Legal location: (3,6.344)
  Displacement:   3.358 um ( 2.01 row height)

Warning: Some cells could not be placed.
Warning: Perform NDM update as "place.legalize.always_continue" is set to true
Information: Extraction observers are detached as design net change threshold is reached.
Legalization failed.
Total Legalizer CPU: 0.882
Total Legalizer Wall Time: 0.884
----------------------------------------------------------------

Route-opt legalization complete           CPU:   222 s (  0.06 hr )  ELAPSE:   944 s (  0.26 hr )  MEM-PEAK:  1602 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   23  Alloctr   23  Proc 7352 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   23  Alloctr   23  Proc 7352 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   23  Alloctr   23  Proc 7352 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   23  Proc 7352 
Num of eco nets = 139
Num of open eco nets = 133
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   20  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   23  Proc 7352 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   28  Proc 7352 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,27.13um,26.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 7352 
Net statistics:
Total number of nets     = 139
Number of nets to route  = 133
132 nets are partially connected,
 of which 131 are detail routed and 6 are global routed.
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 133, Total Half Perimeter Wire Length (HPWL) 1492 microns
HPWL   0 ~   50 microns: Net Count      132     Total HPWL         1439 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           53 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 7352 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Average gCell capacity  4.05     on layer (1)    M1
Average gCell capacity  7.09     on layer (2)    M2
Average gCell capacity  4.92     on layer (3)    M3
Average gCell capacity  3.54     on layer (4)    M4
Average gCell capacity  2.42     on layer (5)    M5
Average gCell capacity  2.04     on layer (6)    M6
Average gCell capacity  0.20     on layer (7)    M7
Average gCell capacity  0.25     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 10.75         on layer (1)    M1
Average number of tracks per gCell 11.19         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.62  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.88  on layer (6)    M6
Average number of tracks per gCell 1.44  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 2560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 7352 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 7352 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 7352 
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  208  Proc 7352 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 2 GRCs =     2 (0.39%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.78%)
Initial. Both Dirs: Overflow =    54 Max = 4 GRCs =    50 (9.77%)
Initial. H routing: Overflow =    13 Max = 2 (GRCs =  2) GRCs =    11 (4.30%)
Initial. V routing: Overflow =    41 Max = 4 (GRCs =  3) GRCs =    39 (15.23%)
Initial. M1         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (1.56%)
Initial. M2         Overflow =    40 Max = 4 (GRCs =  3) GRCs =    38 (14.84%)
Initial. M3         Overflow =     8 Max = 2 (GRCs =  1) GRCs =     7 (2.73%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 285.56
Initial. Layer M1 wire length = 2.11
Initial. Layer M2 wire length = 190.28
Initial. Layer M3 wire length = 78.55
Initial. Layer M4 wire length = 14.63
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 317
Initial. Via VIA12SQ_C count = 194
Initial. Via VIA23SQ_C count = 114
Initial. Via VIA34SQ_C count = 8
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:34:01 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     2 (0.39%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.78%)
phase1. Both Dirs: Overflow =    43 Max = 4 GRCs =    41 (8.01%)
phase1. H routing: Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (2.34%)
phase1. V routing: Overflow =    36 Max = 4 (GRCs =  1) GRCs =    35 (13.67%)
phase1. M1         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (1.56%)
phase1. M2         Overflow =    35 Max = 4 (GRCs =  1) GRCs =    34 (13.28%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.78%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 304.26
phase1. Layer M1 wire length = 3.75
phase1. Layer M2 wire length = 185.50
phase1. Layer M3 wire length = 88.58
phase1. Layer M4 wire length = 26.43
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 325
phase1. Via VIA12SQ_C count = 194
phase1. Via VIA23SQ_C count = 115
phase1. Via VIA34SQ_C count = 15
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Mar 27 18:34:01 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 16 gCells x 16 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     2 (0.39%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.78%)
phase2. Both Dirs: Overflow =    43 Max = 4 GRCs =    40 (7.81%)
phase2. H routing: Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (2.34%)
phase2. V routing: Overflow =    36 Max = 4 (GRCs =  1) GRCs =    34 (13.28%)
phase2. M1         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (1.56%)
phase2. M2         Overflow =    35 Max = 4 (GRCs =  1) GRCs =    33 (12.89%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.78%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.39%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 306.83
phase2. Layer M1 wire length = 3.75
phase2. Layer M2 wire length = 182.38
phase2. Layer M3 wire length = 89.92
phase2. Layer M4 wire length = 30.78
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 330
phase2. Via VIA12SQ_C count = 194
phase2. Via VIA23SQ_C count = 116
phase2. Via VIA34SQ_C count = 19
phase2. Via VIA45SQ_C count = 1
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 

Congestion utilization per direction:
Average vertical track utilization   = 24.46 %
Peak    vertical track utilization   = 111.11 %
Average horizontal track utilization = 17.20 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  208  Alloctr  208  Proc 7352 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   60  Proc 7352 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   59  Alloctr   60  Proc 7352 

Start track assignment

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   24  Proc 7352 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Assign Vertical partitions, iteration 0 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Number of wires with overlap after iteration 0 = 661 of 1091


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 7352 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

Assign Vertical partitions, iteration 1 
Routed partition 1/16       
Routed partition 2/16       
Routed partition 3/16       
Routed partition 4/16       
Routed partition 5/16       
Routed partition 6/16       
Routed partition 7/16       
Routed partition 8/16       
Routed partition 9/16       
Routed partition 10/16      
Routed partition 11/16      
Routed partition 12/16      
Routed partition 13/16      
Routed partition 14/16      
Routed partition 15/16      
Routed partition 16/16      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 7352 

Number of wires with overlap after iteration 1 = 477 of 923


Wire length and via report:
---------------------------
Number of M1 wires: 188                   : 0
Number of M2 wires: 446                  VIA12SQ_C: 380
Number of M3 wires: 252                  VIA23SQ_C: 409
Number of M4 wires: 34           VIA34SQ_C: 47
Number of M5 wires: 2            VIA45SQ_C: 3
Number of M6 wires: 1            VIA56SQ_C: 2
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 923               vias: 841

Total M1 wire length: 46.6
Total M2 wire length: 249.4
Total M3 wire length: 205.4
Total M4 wire length: 41.8
Total M5 wire length: 2.2
Total M6 wire length: 9.7
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 555.1

Longest M1 wire length: 1.3
Longest M2 wire length: 3.5
Longest M3 wire length: 3.8
Longest M4 wire length: 4.9
Longest M5 wire length: 2.1
Longest M6 wire length: 9.7
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 7352 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: CDR] Total (MB): Used   23  Alloctr   24  Proc 7352 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Total number of nets = 139, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    2
Routed  2/4 Partitions, Violations =    130
Routed  3/4 Partitions, Violations =    237
Routed  4/4 Partitions, Violations =    181

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      181
        Diff net spacing : 59
        Same net spacing : 1
        Short : 121

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 0 with 4 parts

Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    200
Routed  2/4 Partitions, Violations =    197
Routed  3/4 Partitions, Violations =    205
Routed  4/4 Partitions, Violations =    202

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      202
        Diff net spacing : 58
        Same net spacing : 5
        Short : 139

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 1] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 1 with 4 parts

Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    194
Routed  2/4 Partitions, Violations =    184
Routed  3/4 Partitions, Violations =    180
Routed  4/4 Partitions, Violations =    171

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      171
        Diff net spacing : 69
        Needs fat contact : 1
        Same net spacing : 1
        Short : 100

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 2] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 2] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed  1/2 Partitions, Violations =    170
Routed  2/2 Partitions, Violations =    169

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      169
        Diff net spacing : 48
        Needs fat contact : 1
        Same net spacing : 1
        Short : 119

[Iter 3] Elapsed real time: 0:00:04 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 3] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 3] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    186
Routed  2/2 Partitions, Violations =    180

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      180
        Diff net spacing : 64
        Diff net via-cut spacing : 1
        Short : 115

[Iter 4] Elapsed real time: 0:00:05 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 4] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 4] Total (MB): Used   92  Alloctr   93  Proc 7352 

End DR iteration 4 with 2 parts

Incremental DRC patching:
Routed  1/2 Partitions, Violations =    180
Routed  2/2 Partitions, Violations =    191

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      191
        Diff net spacing : 68
        Diff net via-cut spacing : 1
        Short : 122

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = tmp_net1
Net 2 = Request_Floor[3]
Net 3 = Request_Floor[2]
Net 4 = Request_Floor[1]
Net 5 = Request_Floor[0]
Net 6 = In_Current_Floor[3]
Net 7 = In_Current_Floor[2]
Net 8 = In_Current_Floor[1]
Net 9 = In_Current_Floor[0]
Net 10 = Over_Weight
Net 11 = Door_Open
Net 12 = Floor_Sensor
Net 13 = clk
Net 14 = reset
Net 15 = Out_Current_Floor[3]
Net 16 = Out_Current_Floor[2]
Net 17 = Out_Current_Floor[1]
Net 18 = Out_Current_Floor[0]
Net 19 = Direction
Net 20 = Complete
Net 21 = Door_Alert
Net 22 = Weight_Alert
Net 23 = n45
Net 24 = n46
Net 25 = n47
Net 26 = n48
Net 27 = n49
Net 28 = n50
Net 29 = n51
Net 30 = n52
Net 31 = n53
Net 32 = n54
Net 33 = n55
Net 34 = n56
Net 35 = n57
Net 36 = n58
Net 37 = n59
Net 38 = n60
Net 39 = n61
Net 40 = n62
Net 41 = n63
Net 42 = n64
Net 43 = n65
Net 44 = n66
Net 45 = n67
Net 46 = n68
Net 47 = n70
Net 48 = n71
Net 49 = n72
Net 50 = n73
Net 51 = n74
Net 52 = n75
Net 53 = n76
Net 54 = n77
Net 55 = n78
Net 56 = n79
Net 57 = n80
Net 58 = n81
Net 59 = n82
Net 60 = n83
Net 61 = n84
Net 62 = n87
Net 63 = n88
Net 64 = n89
Net 65 = n90
Net 66 = n91
Net 67 = n92
Net 68 = tmp_net2
Net 69 = n94
Net 70 = n95
Net 71 = n96
Net 72 = n97
Net 73 = n98
Net 74 = tmp_net3
Net 75 = n100
Net 76 = n101
Net 77 = n102
Net 78 = n103
Net 79 = n104
Net 80 = n105
Net 81 = n106
Net 82 = n107
Net 83 = n108
Net 84 = n109
Net 85 = n110
Net 86 = n111
Net 87 = n112
Net 88 = n113
Net 89 = n114
Net 90 = n115
Net 91 = n116
Net 92 = n117
Net 93 = n118
Net 94 = n119
Net 95 = n120
Net 96 = n121
Net 97 = n122
Net 98 = n123
Net 99 = HFSNET_0
Net 100 = tmp_net0
.... and 37 other nets
Total number of changed nets = 137 (out of 139)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 7352 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: DR] Total (MB): Used   23  Alloctr   24  Proc 7352 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 90 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 101 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      101
        Diff net spacing : 28
        Diff net via-cut spacing : 1
        Short : 72



Total Wire Length =                    1532 micron
Total Number of Contacts =             897
Total Number of Wires =                1401
Total Number of PtConns =              103
Total Number of Routed Wires =       1398
Total Routed Wire Length =           1520 micron
Total Number of Routed Contacts =       897
        Layer             M1 :         79 micron
        Layer             M2 :        676 micron
        Layer             M3 :        592 micron
        Layer             M4 :        145 micron
        Layer             M5 :         18 micron
        Layer             M6 :         10 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :          7
        Via        VIA34SQ_C :         76
        Via   VIA34SQ_C(rot) :          2
        Via        VIA23SQ_C :          5
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        349
        Via   VIA12SQ_C(rot) :         61
        Via       VIA12BAR_C :          3
        Via    VIA12SQ_C_2x1 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.56% (5 / 897 vias)
 
    Layer VIA1       =  1.20% (5      / 418     vias)
        Weight 1     =  1.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.80% (413     vias)
    Layer VIA2       =  0.00% (0      / 392     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (392     vias)
    Layer VIA3       =  0.00% (0      / 78      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (78      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.56% (5 / 897 vias)
 
    Layer VIA1       =  1.20% (5      / 418     vias)
    Layer VIA2       =  0.00% (0      / 392     vias)
    Layer VIA3       =  0.00% (0      / 78      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.56% (5 / 897 vias)
 
    Layer VIA1       =  1.20% (5      / 418     vias)
        Weight 1     =  1.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.80% (413     vias)
    Layer VIA2       =  0.00% (0      / 392     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (392     vias)
    Layer VIA3       =  0.00% (0      / 78      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (78      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 139
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 101
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1532 micron
Total Number of Contacts =             897
Total Number of Wires =                1401
Total Number of PtConns =              103
Total Number of Routed Wires =       1398
Total Routed Wire Length =           1520 micron
Total Number of Routed Contacts =       897
        Layer             M1 :         79 micron
        Layer             M2 :        676 micron
        Layer             M3 :        592 micron
        Layer             M4 :        145 micron
        Layer             M5 :         18 micron
        Layer             M6 :         10 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :          7
        Via        VIA34SQ_C :         76
        Via   VIA34SQ_C(rot) :          2
        Via        VIA23SQ_C :          5
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        349
        Via   VIA12SQ_C(rot) :         61
        Via       VIA12BAR_C :          3
        Via    VIA12SQ_C_2x1 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.56% (5 / 897 vias)
 
    Layer VIA1       =  1.20% (5      / 418     vias)
        Weight 1     =  1.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.80% (413     vias)
    Layer VIA2       =  0.00% (0      / 392     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (392     vias)
    Layer VIA3       =  0.00% (0      / 78      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (78      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.56% (5 / 897 vias)
 
    Layer VIA1       =  1.20% (5      / 418     vias)
    Layer VIA2       =  0.00% (0      / 392     vias)
    Layer VIA3       =  0.00% (0      / 78      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.56% (5 / 897 vias)
 
    Layer VIA1       =  1.20% (5      / 418     vias)
        Weight 1     =  1.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.80% (413     vias)
    Layer VIA2       =  0.00% (0      / 392     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (392     vias)
    Layer VIA3       =  0.00% (0      / 78      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (78      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 137 nets with eco mode
[ECO: End] Elapsed real time: 0:00:06 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7352 

Route-opt ECO routing complete            CPU:   228 s (  0.06 hr )  ELAPSE:   951 s (  0.26 hr )  MEM-PEAK:  1602 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050040330  3.179565398010  5.567215254587  2.894454387461  6.565921217863  9.017937505874  70.401821209339  8.634311673636  0.781237840852  7.442083411238  3.181156749079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294006677  9.687527354972  6.131808732944  1.465787932247  8.763589181122  1.911351036960  35.738537309427  0.014860963258  4.045004644037  5.020605316976  6.345884929962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509529782  9.611151792473  0.128730189272  0.513551216982  7.835139826811  8.372519099733  73.891521444586  7.609757207837  3.894383564966  9.819999761759  1.487347787763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343579109  6.270037881031  0.450495280240  3.928173631613  9.852544054410  0.210066110127  86.540919754570  7.466556210744  8.788086407826  8.572536784759  1.334182335409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  43.547333995845  6.246991205537  2.738719139211  6.086733806504  8.868234294724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  32.620347024446  3.794583935507  0.705459368271  6.012888717343  3.718510693956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  61.458834217031  0.435151496639  6.662693026730  8.833424349383  2.924350916216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938062097  5.692842168469  5.858446524802  5.513631359359  5.213535407563  4.512012804123  86.116935853000  5.220020752723  1.353316538724  6.508164485577  3.718848183731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  28.352353250820  2.625091043623  0.179194342141  1.696278130334  1.418335237515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  25.552575998206  1.031928402044  5.295621607259  5.477269363008  6.963367103103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287277774  80.230527210485  0.500029118299  5.658335045567  2.147545872894  4.543874316565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  57.867084131424  2.940682584707  5.278994666131  8.072329441465  7.879322178763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671704023  26.280221203284  5.095814447991  1.512370470128  7.396892720513  5.512160327835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364906969  9.999761214475  7.347088263210  6.393266767907  8.063326983131  4.288630187880  97.482354430072  3.435318614550  0.373266050450  4.947802403928  1.736317639852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746381676  03.011441274740  2.249522524847  9.662159275706  1.856261198134  4.610362314723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068601492  82.272750410405  1.691926922870  7.689218704170  9.512091590006  7.443547109230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168211689  2.888717808608  8.510994456270  8.373361785277  2.683894677263  7.652116996953  65.894079346656  2.623017367789  7.955589726136  9.931131397763  5.100722209625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826767026  3.424349692847  4.350216116918  3.179612142422  5.277311156782  1.040823519141  37.021567012866  9.380264814935  8.426042725858  4.450240425513  6.313594095213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338751748  8.164485897583  8.848483631125  4.829368010550  3.386714941242  2.542123053166  85.127418527011  2.330854436188  2.560758510998
5.851474364042  3.276467697943  4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790989360  94.353458442545  9.020243927707  9.978482895117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524911459  3.309910418821  7.452798106103  1.902827924529  5.623407259547  7.269363008696  06.282020237847  0.936459479731  4.113372764766
9.442469766505  2.395659210874  8.021896473823  8.944014638324  5.316104193421  6.051556578038  1.737302479639  2.872777744187  5.404010485050  0.003533179565  56.815179472147  5.458762266257  8.746176859212
1.786390179375  0.587431046708  0.093398634395  0.985160781239  6.408527442083  4.112383181156  0.490796992250  2.608324646239  5.006413823702  2.122693871840  92.156038042940  6.669030197982  9.964672518072
3.294414657879  3.224787635891  8.112219113510  3.696096373414  1.094270014844  3.881384045006  4.440375020605  3.169766345884  2.299621220116  7.950775967847  02.114586043056  7.170446609681  1.500043045095
8.970596111512  3.714701287396  8.927205135512  1.698278351398  2.681183725190  9.973334436408  2.445867609731  6.227173894385  3.649669819999  7.617591487347  71.213045863932  6.676734002347  2.698324342886
3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.012747185896  5.545707466530  6.356248788088  93.229309525367  8.475957663530  3.540913992637
7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748604182210  42.021286269756  2.041761609823  3.921171067338
0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  54.963624358834  6.071976974952  2.444648145673
5.048707054511  6.827160128887  1.734337185109  9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  86.676490151007  2.170906847189  1.594752969006
4.932220937110  1.703104351358  1.151966626958  2.673088334243  4.938329243502  1.621691831796  1.214242252773  1.115678210408  2.351914162803  5.616128669380  95.556283084260  3.132529166216  4.802562563135
9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313560271  3.872465301856  8.557737088484  8.373112548293  6.801055033867  1.494124225421  96.590880909007  6.272745445012  1.071795725607
4.711099858514  7.436404232764  6.769794349324  2.169387701551  1.999899909498  5.082026570966  6.850301691961  4.214116962781  3.033414183355  3.751556509437  63.426084091367  0.264298812916  0.920857699784
7.149511774674  5.773404731712  7.472142198159  2.074004443314  1.463713831247  2.498436440850  1.019861874527  9.820610319028  2.792452956234  0.725954772693  38.982982136740  3.103728489437  1.515713141133
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 139 nets, 0 global routed, 137 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 137 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 137, across physical hierarchy nets = 0, parasitics cached nets = 137, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.3698     3.1646      9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.3698     3.1646      9        0     0.0000        0  759843968
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.3698     3.1646      9        0     0.0000        0  759843968       447.80        114
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.3698     3.1646      9        0        0  759843968       447.80        114

Route-opt optimization complete                 0.00        0.00      3.57         0        447.80  759843968.00         114              0.26      1602

Route-opt command complete                CPU:   229 s (  0.06 hr )  ELAPSE:   951 s (  0.26 hr )  MEM-PEAK:  1602 MB
Route-opt command statistics  CPU=9 sec (0.00 hr) ELAPSED=9 sec (0.00 hr) MEM-PEAK=1.564 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-03-27 18:34:08 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
0
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:34:08 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:34:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:34:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:34:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:34:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:34:08 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:34:08 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:34:08 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:34:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:34:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:34:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:34:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:34:08 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:34:08 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:34:08 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:34:08 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:34:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:34:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:34:08 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:34:08 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  Out_Current_Floor_reg[3]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[3]/Q (DFFASRX1_RVT)        0.11      0.11 f
  copt_h_inst_755/Y (DELLN2X2_RVT)                 0.17      0.28 f
  U107/Y (OR2X1_RVT)                               0.03      0.31 f
  U114/Y (NAND2X0_RVT)                             0.06      0.37 r
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.06      0.43 r
  U123/Y (INVX0_RVT)                               0.02      0.45 f
  U125/Y (AO221X1_RVT)                             0.04      0.49 f
  U129/Y (AO22X1_RVT)                              0.04      0.53 f
  copt_h_inst_709/Y (DELLN3X2_RVT)                 0.27      0.80 f
  copt_h_inst_710/Y (DELLN3X2_RVT)                 0.27      1.07 f
  Out_Current_Floor_reg[1]/D (DFFASRX1_RVT)        0.00      1.07 f
  data arrival time                                          1.07

  clock clk (rise edge)                          100.00    100.00
  clock network delay (propagated)                 0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.02     99.28
  data required time                                        99.28
  ------------------------------------------------------------------------
  data required time                                        99.28
  data arrival time                                         -1.07
  ------------------------------------------------------------------------
  slack (MET)                                               98.20


1
icc2_shell> report_routing_corridors
****************************************
Report : report_routing_corridors
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:34:08 2025
****************************************
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar 27 18:37:01 2025
Command check_pg_drc finished at Thu Mar 27 18:37:01 2025
CPU usage for check_pg_drc: 0.10 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.10 seconds ( 0.00 hours)
Total number of errors found: 5259
   42 shorts on CO
   267 shorts on M1
   378 shorts on M7
   126 illegal overlaps on VIA7
   66 insufficient spacings on CO
   713 insufficient spacings on M1
   504 insufficient spacings on M7
   126 insufficient spacings on VIA7
   13 minimal metal area errors on M1
   546 minimal metal area errors on M2
   546 minimal metal area errors on M3
   546 minimal metal area errors on M4
   546 minimal metal area errors on M5
   546 minimal metal area errors on M6
   294 minimal metal area errors on M7
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Detected more than 20 short violations. Skip checking short violations
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.4700 4.6900)(3.5300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (5.4450 4.6900)(5.5550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (5.4700 4.6900)(5.5300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (5.9450 4.6900)(6.0550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (5.9700 4.6900)(6.0300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.9450 4.6900)(5.0550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.9700 4.6900)(5.0300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.9450 4.6900)(5.0550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.9700 4.6900)(5.0300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.4450 4.6900)(4.5550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.4700 4.6900)(4.5300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.4450 4.6900)(4.5550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (4.4700 4.6900)(4.5300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.9450 4.6900)(4.0550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.9700 4.6900)(4.0300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.9450 4.6900)(4.0550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.9700 4.6900)(4.0300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.4450 4.6900)(3.5550 4.7020). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.4700 4.6900)(3.5300 4.7270). Layer: M7. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (3.4450 4.6900)(3.5550 4.7020). Layer: M7. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 139.
Total number of short violations is 20.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:00, CPU =    0:00:00
1
icc2_shell> save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'elevator_lib:elevator.design'
1
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
icc2_shell> remove_pg_patterns -all
All patterns have been removed.
icc2_shell> remove_pg_regions -all
No PG region is found.
icc2_shell> remove_pg_regions -all
No PG region is found.
icc2_shell> #remove_pg_via_master_rules -all
icc2_shell> #remove_pg_strategy_via_rules -all
icc2_shell> #remove_routes -net_types {power ground}
icc2_shell> #remove_routes -net_types {VDD VSS}
icc2_shell> #remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect
icc2_shell> remove_pg_via_master_rules -all
No via def rule is found.
icc2_shell> remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
icc2_shell> remove_routes -net_types {power ground}
Error: Must specify at least one shape use. (ZRT-555)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> remove_routes -net_types {VDD VSS}
Error: VDD is not a valid net type. (ZRT-557)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect
delete pin (VDD) at (270080,226900) (271280,228100)
delete pin (VDD) at (0,226900) (1200,228100)
delete pin (VDD) at (270080,221900) (271280,223100)
delete pin (VDD) at (0,221900) (1200,223100)
delete pin (VDD) at (270080,216900) (271280,218100)
delete pin (VDD) at (0,216900) (1200,218100)
delete pin (VDD) at (270080,211900) (271280,213100)
delete pin (VDD) at (0,211900) (1200,213100)
delete pin (VDD) at (270080,206900) (271280,208100)
delete pin (VDD) at (0,206900) (1200,208100)
delete pin (VDD) at (270080,201900) (271280,203100)
delete pin (VDD) at (0,201900) (1200,203100)
delete pin (VDD) at (270080,196900) (271280,198100)
delete pin (VDD) at (0,196900) (1200,198100)
delete pin (VDD) at (270080,191900) (271280,193100)
delete pin (VDD) at (0,191900) (1200,193100)
delete pin (VDD) at (270080,186900) (271280,188100)
delete pin (VDD) at (0,186900) (1200,188100)
delete pin (VDD) at (270080,181900) (271280,183100)
delete pin (VDD) at (0,181900) (1200,183100)
delete pin (VDD) at (270080,176900) (271280,178100)
delete pin (VDD) at (0,176900) (1200,178100)
delete pin (VDD) at (270080,171900) (271280,173100)
delete pin (VDD) at (0,171900) (1200,173100)
delete pin (VDD) at (270080,166900) (271280,168100)
delete pin (VDD) at (0,166900) (1200,168100)
delete pin (VDD) at (270080,161900) (271280,163100)
delete pin (VDD) at (0,161900) (1200,163100)
delete pin (VDD) at (270080,156900) (271280,158100)
delete pin (VDD) at (0,156900) (1200,158100)
delete pin (VDD) at (270080,151900) (271280,153100)
delete pin (VDD) at (0,151900) (1200,153100)
delete pin (VDD) at (270080,146900) (271280,148100)
delete pin (VDD) at (0,146900) (1200,148100)
delete pin (VDD) at (270080,141900) (271280,143100)
delete pin (VDD) at (0,141900) (1200,143100)
delete pin (VDD) at (270080,136900) (271280,138100)
delete pin (VDD) at (0,136900) (1200,138100)
delete pin (VDD) at (270080,131900) (271280,133100)
delete pin (VDD) at (0,131900) (1200,133100)
delete pin (VDD) at (270080,126900) (271280,128100)
delete pin (VDD) at (0,126900) (1200,128100)
delete pin (VDD) at (270080,121900) (271280,123100)
delete pin (VDD) at (0,121900) (1200,123100)
delete pin (VDD) at (270080,116900) (271280,118100)
delete pin (VDD) at (0,116900) (1200,118100)
delete pin (VDD) at (270080,111900) (271280,113100)
delete pin (VDD) at (0,111900) (1200,113100)
delete pin (VDD) at (270080,106900) (271280,108100)
delete pin (VDD) at (0,106900) (1200,108100)
delete pin (VDD) at (270080,101900) (271280,103100)
delete pin (VDD) at (0,101900) (1200,103100)
delete pin (VDD) at (270080,96900) (271280,98100)
delete pin (VDD) at (0,96900) (1200,98100)
delete pin (VDD) at (270080,91900) (271280,93100)
delete pin (VDD) at (0,91900) (1200,93100)
delete pin (VDD) at (270080,86900) (271280,88100)
delete pin (VDD) at (0,86900) (1200,88100)
delete pin (VDD) at (270080,81900) (271280,83100)
delete pin (VDD) at (0,81900) (1200,83100)
delete pin (VDD) at (270080,76900) (271280,78100)
delete pin (VDD) at (0,76900) (1200,78100)
delete pin (VDD) at (270080,71900) (271280,73100)
delete pin (VDD) at (0,71900) (1200,73100)
delete pin (VDD) at (270080,66900) (271280,68100)
delete pin (VDD) at (0,66900) (1200,68100)
delete pin (VDD) at (270080,61900) (271280,63100)
delete pin (VDD) at (0,61900) (1200,63100)
delete pin (VDD) at (270080,56900) (271280,58100)
delete pin (VDD) at (0,56900) (1200,58100)
delete pin (VDD) at (270080,51900) (271280,53100)
delete pin (VDD) at (0,51900) (1200,53100)
delete pin (VDD) at (270080,46900) (271280,48100)
delete pin (VDD) at (0,46900) (1200,48100)
delete pin (VDD) at (270080,41900) (271280,43100)
delete pin (VDD) at (0,41900) (1200,43100)
delete pin (VDD) at (270080,36900) (271280,38100)
delete pin (VDD) at (0,36900) (1200,38100)
delete pin (VDD) at (270080,31900) (271280,33100)
delete pin (VDD) at (0,31900) (1200,33100)
delete pin (VDD) at (236900,259440) (238100,260640)
delete pin (VDD) at (236900,0) (238100,1200)
delete pin (VDD) at (231900,259440) (233100,260640)
delete pin (VDD) at (231900,0) (233100,1200)
delete pin (VDD) at (226900,259440) (228100,260640)
delete pin (VDD) at (226900,0) (228100,1200)
delete pin (VDD) at (221900,259440) (223100,260640)
delete pin (VDD) at (221900,0) (223100,1200)
delete pin (VDD) at (216900,259440) (218100,260640)
delete pin (VDD) at (216900,0) (218100,1200)
delete pin (VDD) at (211900,259440) (213100,260640)
delete pin (VDD) at (211900,0) (213100,1200)
delete pin (VDD) at (206900,259440) (208100,260640)
delete pin (VDD) at (206900,0) (208100,1200)
delete pin (VDD) at (201900,259440) (203100,260640)
delete pin (VDD) at (201900,0) (203100,1200)
delete pin (VDD) at (196900,259440) (198100,260640)
delete pin (VDD) at (196900,0) (198100,1200)
delete pin (VDD) at (191900,259440) (193100,260640)
delete pin (VDD) at (191900,0) (193100,1200)
delete pin (VDD) at (186900,259440) (188100,260640)
delete pin (VDD) at (186900,0) (188100,1200)
delete pin (VDD) at (181900,259440) (183100,260640)
delete pin (VDD) at (181900,0) (183100,1200)
delete pin (VDD) at (176900,259440) (178100,260640)
delete pin (VDD) at (176900,0) (178100,1200)
delete pin (VDD) at (171900,259440) (173100,260640)
delete pin (VDD) at (171900,0) (173100,1200)
delete pin (VDD) at (166900,259440) (168100,260640)
delete pin (VDD) at (166900,0) (168100,1200)
delete pin (VDD) at (161900,259440) (163100,260640)
delete pin (VDD) at (161900,0) (163100,1200)
delete pin (VDD) at (156900,259440) (158100,260640)
delete pin (VDD) at (156900,0) (158100,1200)
delete pin (VDD) at (151900,259440) (153100,260640)
delete pin (VDD) at (151900,0) (153100,1200)
delete pin (VDD) at (146900,259440) (148100,260640)
delete pin (VDD) at (146900,0) (148100,1200)
delete pin (VDD) at (141900,259440) (143100,260640)
delete pin (VDD) at (141900,0) (143100,1200)
delete pin (VDD) at (136900,259440) (138100,260640)
delete pin (VDD) at (136900,0) (138100,1200)
delete pin (VDD) at (131900,259440) (133100,260640)
delete pin (VDD) at (131900,0) (133100,1200)
delete pin (VDD) at (126900,259440) (128100,260640)
delete pin (VDD) at (126900,0) (128100,1200)
delete pin (VDD) at (121900,259440) (123100,260640)
delete pin (VDD) at (121900,0) (123100,1200)
delete pin (VDD) at (116900,259440) (118100,260640)
delete pin (VDD) at (116900,0) (118100,1200)
delete pin (VDD) at (111900,259440) (113100,260640)
delete pin (VDD) at (111900,0) (113100,1200)
delete pin (VDD) at (106900,259440) (108100,260640)
delete pin (VDD) at (106900,0) (108100,1200)
delete pin (VDD) at (101900,259440) (103100,260640)
delete pin (VDD) at (101900,0) (103100,1200)
delete pin (VDD) at (96900,259440) (98100,260640)
delete pin (VDD) at (96900,0) (98100,1200)
delete pin (VDD) at (91900,259440) (93100,260640)
delete pin (VDD) at (91900,0) (93100,1200)
delete pin (VDD) at (86900,259440) (88100,260640)
delete pin (VDD) at (86900,0) (88100,1200)
delete pin (VDD) at (81900,259440) (83100,260640)
delete pin (VDD) at (81900,0) (83100,1200)
delete pin (VDD) at (76900,259440) (78100,260640)
delete pin (VDD) at (76900,0) (78100,1200)
delete pin (VDD) at (71900,259440) (73100,260640)
delete pin (VDD) at (71900,0) (73100,1200)
delete pin (VDD) at (66900,259440) (68100,260640)
delete pin (VDD) at (66900,0) (68100,1200)
delete pin (VDD) at (61900,259440) (63100,260640)
delete pin (VDD) at (61900,0) (63100,1200)
delete pin (VDD) at (56900,259440) (58100,260640)
delete pin (VDD) at (56900,0) (58100,1200)
delete pin (VDD) at (51900,259440) (53100,260640)
delete pin (VDD) at (51900,0) (53100,1200)
delete pin (VDD) at (46900,259440) (48100,260640)
delete pin (VDD) at (46900,0) (48100,1200)
delete pin (VDD) at (41900,259440) (43100,260640)
delete pin (VDD) at (41900,0) (43100,1200)
delete pin (VDD) at (36900,259440) (38100,260640)
delete pin (VDD) at (36900,0) (38100,1200)
delete pin (VDD) at (31900,259440) (33100,260640)
delete pin (VDD) at (31900,0) (33100,1200)
delete pin (VSS) at (270080,229400) (271280,230600)
delete pin (VSS) at (0,229400) (1200,230600)
delete pin (VSS) at (270080,224400) (271280,225600)
delete pin (VSS) at (0,224400) (1200,225600)
delete pin (VSS) at (270080,219400) (271280,220600)
delete pin (VSS) at (0,219400) (1200,220600)
delete pin (VSS) at (270080,214400) (271280,215600)
delete pin (VSS) at (0,214400) (1200,215600)
delete pin (VSS) at (270080,209400) (271280,210600)
delete pin (VSS) at (0,209400) (1200,210600)
delete pin (VSS) at (270080,204400) (271280,205600)
delete pin (VSS) at (0,204400) (1200,205600)
delete pin (VSS) at (270080,199400) (271280,200600)
delete pin (VSS) at (0,199400) (1200,200600)
delete pin (VSS) at (270080,194400) (271280,195600)
delete pin (VSS) at (0,194400) (1200,195600)
delete pin (VSS) at (270080,189400) (271280,190600)
delete pin (VSS) at (0,189400) (1200,190600)
delete pin (VSS) at (270080,184400) (271280,185600)
delete pin (VSS) at (0,184400) (1200,185600)
delete pin (VSS) at (270080,179400) (271280,180600)
delete pin (VSS) at (0,179400) (1200,180600)
delete pin (VSS) at (270080,174400) (271280,175600)
delete pin (VSS) at (0,174400) (1200,175600)
delete pin (VSS) at (270080,169400) (271280,170600)
delete pin (VSS) at (0,169400) (1200,170600)
delete pin (VSS) at (270080,164400) (271280,165600)
delete pin (VSS) at (0,164400) (1200,165600)
delete pin (VSS) at (270080,159400) (271280,160600)
delete pin (VSS) at (0,159400) (1200,160600)
delete pin (VSS) at (270080,154400) (271280,155600)
delete pin (VSS) at (0,154400) (1200,155600)
delete pin (VSS) at (270080,149400) (271280,150600)
delete pin (VSS) at (0,149400) (1200,150600)
delete pin (VSS) at (270080,144400) (271280,145600)
delete pin (VSS) at (0,144400) (1200,145600)
delete pin (VSS) at (270080,139400) (271280,140600)
delete pin (VSS) at (0,139400) (1200,140600)
delete pin (VSS) at (270080,134400) (271280,135600)
delete pin (VSS) at (0,134400) (1200,135600)
delete pin (VSS) at (270080,129400) (271280,130600)
delete pin (VSS) at (0,129400) (1200,130600)
delete pin (VSS) at (270080,124400) (271280,125600)
delete pin (VSS) at (0,124400) (1200,125600)
delete pin (VSS) at (270080,119400) (271280,120600)
delete pin (VSS) at (0,119400) (1200,120600)
delete pin (VSS) at (270080,114400) (271280,115600)
delete pin (VSS) at (0,114400) (1200,115600)
delete pin (VSS) at (270080,109400) (271280,110600)
delete pin (VSS) at (0,109400) (1200,110600)
delete pin (VSS) at (270080,104400) (271280,105600)
delete pin (VSS) at (0,104400) (1200,105600)
delete pin (VSS) at (270080,99400) (271280,100600)
delete pin (VSS) at (0,99400) (1200,100600)
delete pin (VSS) at (270080,94400) (271280,95600)
delete pin (VSS) at (0,94400) (1200,95600)
delete pin (VSS) at (270080,89400) (271280,90600)
delete pin (VSS) at (0,89400) (1200,90600)
delete pin (VSS) at (270080,84400) (271280,85600)
delete pin (VSS) at (0,84400) (1200,85600)
delete pin (VSS) at (270080,79400) (271280,80600)
delete pin (VSS) at (0,79400) (1200,80600)
delete pin (VSS) at (270080,74400) (271280,75600)
delete pin (VSS) at (0,74400) (1200,75600)
delete pin (VSS) at (270080,69400) (271280,70600)
delete pin (VSS) at (0,69400) (1200,70600)
delete pin (VSS) at (270080,64400) (271280,65600)
delete pin (VSS) at (0,64400) (1200,65600)
delete pin (VSS) at (270080,59400) (271280,60600)
delete pin (VSS) at (0,59400) (1200,60600)
delete pin (VSS) at (270080,54400) (271280,55600)
delete pin (VSS) at (0,54400) (1200,55600)
delete pin (VSS) at (270080,49400) (271280,50600)
delete pin (VSS) at (0,49400) (1200,50600)
delete pin (VSS) at (270080,44400) (271280,45600)
delete pin (VSS) at (0,44400) (1200,45600)
delete pin (VSS) at (270080,39400) (271280,40600)
delete pin (VSS) at (0,39400) (1200,40600)
delete pin (VSS) at (270080,34400) (271280,35600)
delete pin (VSS) at (0,34400) (1200,35600)
delete pin (VSS) at (239400,259440) (240600,260640)
delete pin (VSS) at (239400,0) (240600,1200)
delete pin (VSS) at (234400,259440) (235600,260640)
delete pin (VSS) at (234400,0) (235600,1200)
delete pin (VSS) at (229400,259440) (230600,260640)
delete pin (VSS) at (229400,0) (230600,1200)
delete pin (VSS) at (224400,259440) (225600,260640)
delete pin (VSS) at (224400,0) (225600,1200)
delete pin (VSS) at (219400,259440) (220600,260640)
delete pin (VSS) at (219400,0) (220600,1200)
delete pin (VSS) at (214400,259440) (215600,260640)
delete pin (VSS) at (214400,0) (215600,1200)
delete pin (VSS) at (209400,259440) (210600,260640)
delete pin (VSS) at (209400,0) (210600,1200)
delete pin (VSS) at (204400,259440) (205600,260640)
delete pin (VSS) at (204400,0) (205600,1200)
delete pin (VSS) at (199400,259440) (200600,260640)
delete pin (VSS) at (199400,0) (200600,1200)
delete pin (VSS) at (194400,259440) (195600,260640)
delete pin (VSS) at (194400,0) (195600,1200)
delete pin (VSS) at (189400,259440) (190600,260640)
delete pin (VSS) at (189400,0) (190600,1200)
delete pin (VSS) at (184400,259440) (185600,260640)
delete pin (VSS) at (184400,0) (185600,1200)
delete pin (VSS) at (179400,259440) (180600,260640)
delete pin (VSS) at (179400,0) (180600,1200)
delete pin (VSS) at (174400,259440) (175600,260640)
delete pin (VSS) at (174400,0) (175600,1200)
delete pin (VSS) at (169400,259440) (170600,260640)
delete pin (VSS) at (169400,0) (170600,1200)
delete pin (VSS) at (164400,259440) (165600,260640)
delete pin (VSS) at (164400,0) (165600,1200)
delete pin (VSS) at (159400,259440) (160600,260640)
delete pin (VSS) at (159400,0) (160600,1200)
delete pin (VSS) at (154400,259440) (155600,260640)
delete pin (VSS) at (154400,0) (155600,1200)
delete pin (VSS) at (149400,259440) (150600,260640)
delete pin (VSS) at (149400,0) (150600,1200)
delete pin (VSS) at (144400,259440) (145600,260640)
delete pin (VSS) at (144400,0) (145600,1200)
delete pin (VSS) at (139400,259440) (140600,260640)
delete pin (VSS) at (139400,0) (140600,1200)
delete pin (VSS) at (134400,259440) (135600,260640)
delete pin (VSS) at (134400,0) (135600,1200)
delete pin (VSS) at (129400,259440) (130600,260640)
delete pin (VSS) at (129400,0) (130600,1200)
delete pin (VSS) at (124400,259440) (125600,260640)
delete pin (VSS) at (124400,0) (125600,1200)
delete pin (VSS) at (119400,259440) (120600,260640)
delete pin (VSS) at (119400,0) (120600,1200)
delete pin (VSS) at (114400,259440) (115600,260640)
delete pin (VSS) at (114400,0) (115600,1200)
delete pin (VSS) at (109400,259440) (110600,260640)
delete pin (VSS) at (109400,0) (110600,1200)
delete pin (VSS) at (104400,259440) (105600,260640)
delete pin (VSS) at (104400,0) (105600,1200)
delete pin (VSS) at (99400,259440) (100600,260640)
delete pin (VSS) at (99400,0) (100600,1200)
delete pin (VSS) at (94400,259440) (95600,260640)
delete pin (VSS) at (94400,0) (95600,1200)
delete pin (VSS) at (89400,259440) (90600,260640)
delete pin (VSS) at (89400,0) (90600,1200)
delete pin (VSS) at (84400,259440) (85600,260640)
delete pin (VSS) at (84400,0) (85600,1200)
delete pin (VSS) at (79400,259440) (80600,260640)
delete pin (VSS) at (79400,0) (80600,1200)
delete pin (VSS) at (74400,259440) (75600,260640)
delete pin (VSS) at (74400,0) (75600,1200)
delete pin (VSS) at (69400,259440) (70600,260640)
delete pin (VSS) at (69400,0) (70600,1200)
delete pin (VSS) at (64400,259440) (65600,260640)
delete pin (VSS) at (64400,0) (65600,1200)
delete pin (VSS) at (59400,259440) (60600,260640)
delete pin (VSS) at (59400,0) (60600,1200)
delete pin (VSS) at (54400,259440) (55600,260640)
delete pin (VSS) at (54400,0) (55600,1200)
delete pin (VSS) at (49400,259440) (50600,260640)
delete pin (VSS) at (49400,0) (50600,1200)
delete pin (VSS) at (44400,259440) (45600,260640)
delete pin (VSS) at (44400,0) (45600,1200)
delete pin (VSS) at (39400,259440) (40600,260640)
delete pin (VSS) at (39400,0) (40600,1200)
delete pin (VSS) at (34400,259440) (35600,260640)
delete pin (VSS) at (34400,0) (35600,1200)
Successfully removed 11509 route shapes, which 0 are no-net shapes.
1
icc2_shell> create_net -power VDD
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground VSS
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> ## Making Logical Connections
icc2_shell> connect_pg_net -net VDD [get_pins -hierarchical "*/VDD"]
1
icc2_shell> connect_pg_net -net VSS [get_pins -hierarchical "*/VSS"]
1
icc2_shell> ## Setting up the attribute for TIE cells
icc2_shell> set_attribute [get_lib_cells */*TIE*] dont_touch false
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
{saed32rvt_c/TIEH_RVT saed32rvt_c/TIEL_RVT}
icc2_shell> set_lib_cell_purpose -include optimization [get_lib_cells */*TIE*]
Information: The command 'set_lib_cell_purpose' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> ### creating PG Rails
icc2_shell> create_pg_mesh_pattern P_top_two -layers { { {horizontal_layer: M7} {width: 0.06} {spacing: interleaving} {pitch: 0.5} {trim : true} } { {vertical_layer: M8} {width: 0.06} {spacing: interleaving} {pitch: 0.5} {trim : true} } }
Successfully create mesh pattern P_top_two.
1
icc2_shell> set_pg_strategy S_default_vddvss -core -pattern { {name: P_top_two} {nets:{VSS VDD}} } -extension { {{stop:design_boundary_and_generate_pin}} }
Successfully set PG strategy S_default_vddvss.
icc2_shell> compile_pg -strategies {S_default_vddvss}
[icc2-lic Thu Mar 27 18:41:31 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:41:31 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:41:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:41:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:41:31 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:41:31 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:41:31 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:41:31 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:41:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:41:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:41:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:41:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:41:31 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:41:31 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:41:31 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:41:31 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:41:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:41:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:41:31 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_default_vddvss.
Loading library and design information.
Number of Standard Cells: 114
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_default_vddvss .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_default_vddvss .
Check and fix DRC for 164 wires for strategy S_default_vddvss.
Number of threads: 1
Number of partitions: 8
Direction of partitions: vertical
Number of wires: 84
Checking DRC for 84 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 8
Direction of partitions: horizontal
Number of wires: 80
Checking DRC for 80 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 164 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies S_default_vddvss .
Working on strategy S_default_vddvss.
Number of detected intersections: 3360
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 3360 stacked vias for strategy S_default_vddvss.
Number of threads: 1
Number of partitions: 8
Direction of partitions: horizontal
Number of vias: 3360
Checking DRC for 3360 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy S_default_vddvss: 2.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 6 stacked vias.
Number of vias: 6
Checking DRC for 6 stacked vias:0% 15% 30% 50% 65% 80% 100%
1 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_default_vddvss.
Checking 3360 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 5 stacked vias:0% 20% 40% 60% 80% 100%
Found 5 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_default_vddvss.
Checking 3360 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 492 wires.
Committed 3360 vias.
Committed 0 wires for via creation.
Created 328 pins at design boundary.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
icc2_shell> remove_routing_blockages {RB_0}
Warning: Nothing implicitly matched 'RB_0' (SEL-003)
Error: Nothing matched for blockage_list (SEL-005)
0
icc2_shell> create_pg_vias -nets {VDD VSS} -from_layers M5 -to_layers M9 -drc no_check
[icc2-lic Thu Mar 27 18:41:33 2025] Command 'create_pg_vias' requires licenses
[icc2-lic Thu Mar 27 18:41:33 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:41:33 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:41:33 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:41:33 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:41:33 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:41:33 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:41:33 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:41:33 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:41:33 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:41:33 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:41:33 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:41:33 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:41:33 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:41:33 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:41:33 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:41:33 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:41:33 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:41:33 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The command 'create_pg_vias' cleared the undo history. (UNDO-016)
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 328 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 0 intersections starts
Via instantiation runtime: 0 seconds.
Committed 0 vias.
Error: Failed to find intersecting PG objects for specified nets in specified regions. (PGR-049)
Overall runtime: 0 seconds.
Failed to create PG vias.
icc2_shell> create_pg_std_cell_conn_pattern std_rail_conn1 -rail_width 0.094 -layers M1
Successfully create standard cell rail pattern std_rail_conn1.
icc2_shell> set_pg_strategy std_rail_1 -pattern {{name : std_rail_conn1} {nets: "VDD VSS"}} -core
Successfully set PG strategy std_rail_1.
icc2_shell> compile_pg -strategies std_rail_1 -ignore_drc
[icc2-lic Thu Mar 27 18:42:23 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:42:23 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:42:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:42:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:42:23 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:42:23 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:42:23 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:42:23 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:42:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:42:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:42:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:42:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:42:23 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:42:23 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:42:23 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:42:23 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:42:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:42:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:42:23 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy std_rail_1.
Loading library and design information.
Number of Standard Cells: 114
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy std_rail_1.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 13 wires.
Committed 3823 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_net -power VDD
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground VSS
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> ## Making Logical Connections
icc2_shell> connect_pg_net -net VDD [get_pins -hierarchical "*/VDD"]
1
icc2_shell> connect_pg_net -net VSS [get_pins -hierarchical "*/VSS"]
1
icc2_shell> ## Setting up the attribute for TIE cells
icc2_shell> set_attribute [get_lib_cells */*TIE*] dont_touch false
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
{saed32rvt_c/TIEH_RVT saed32rvt_c/TIEL_RVT}
icc2_shell> set_lib_cell_purpose -include optimization [get_lib_cells */*TIE*]
Information: The command 'set_lib_cell_purpose' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'elevator', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> ### creating PG Rails
icc2_shell> create_pg_mesh_pattern P_top_two -layers { { {horizontal_layer: M7} {width: 0.06} {spacing: interleaving} {pitch: 0.5} {trim : true} } { {vertical_layer: M8} {width: 0.06} {spacing: interleaving} {pitch: 0.5} {trim : true} } }
Pattern P_top_two exists and is re-defined.
Successfully create mesh pattern P_top_two.
1
icc2_shell> set_pg_strategy S_default_vddvss -core -pattern { {name: P_top_two} {nets:{VSS VDD}} } -extension { {{stop:design_boundary_and_generate_pin}} }
Strategy S_default_vddvss exists and is re-defined for the current design.
Successfully set PG strategy S_default_vddvss.
icc2_shell> compile_pg -strategies {S_default_vddvss}
[icc2-lic Thu Mar 27 18:42:37 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:42:37 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:42:37 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:42:37 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:42:37 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:42:37 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:42:37 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:42:37 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:42:37 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:42:37 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:42:37 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:42:37 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:42:37 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:42:37 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:42:37 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:42:37 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:42:37 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:42:37 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:42:37 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_default_vddvss.
Loading library and design information.
Number of Standard Cells: 114
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_default_vddvss .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_default_vddvss .
Check and fix DRC for 164 wires for strategy S_default_vddvss.
Number of threads: 1
Number of partitions: 8
Direction of partitions: vertical
Number of wires: 84
Checking DRC for 84 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 8
Direction of partitions: horizontal
Number of wires: 80
Checking DRC for 80 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 626 wires after DRC fixing.
Wire DRC checking runtime 2.00 seconds.
Creating via shapes for strategies S_default_vddvss .
Working on strategy S_default_vddvss.
Number of detected intersections: 3150
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 3150 stacked vias for strategy S_default_vddvss.
Number of threads: 1
Number of partitions: 7
Direction of partitions: horizontal
Number of vias: 3150
Checking DRC for 3150 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
3150 regular vias are not fixed
Runtime of via DRC checking for strategy S_default_vddvss: 22.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 7060 stacked vias.
Number of threads: 1
Number of partitions: 9
Direction of partitions: horizontal
Number of vias: 7060
Checking DRC for 7060 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
7058 regular vias are not fixed
Via DRC checking runtime 84.00 seconds.
via connection runtime: 84 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2 stacked vias:0% 50% 100%
Found 2 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Warning: Skip to create pin at {3.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {3.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {3.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {3.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {3.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {3.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {4.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {5.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {6.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {7.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {8.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {9.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {10.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {11.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {12.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {13.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {14.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {15.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {16.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {17.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {18.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {19.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {20.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {21.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {22.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23.25 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23.25 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23.5 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23.5 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23.75 0} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {23.75 26.064} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {24 0} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {24 26.064} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 3.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 3.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 3.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 3.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 3.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 3.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 4} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 4} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 4.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 4.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 4.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 4.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 4.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 4.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 5.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 5.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 5.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 5.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 5.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 5.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 6} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 6} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 6.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 6.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 6.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 6.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 6.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 6.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 7} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 7} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 7.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 7.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 7.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 7.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 7.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 7.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 8} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 8} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 8.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 8.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 8.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 8.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 8.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 8.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 9} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 9} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 9.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 9.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 9.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 9.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 9.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 9.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 10} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 10} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 10.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 10.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 10.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 10.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 10.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 10.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 11} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 11} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 11.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 11.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 11.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 11.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 11.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 11.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 12} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 12} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 12.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 12.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 12.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 12.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 12.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 12.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 13} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 13} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 13.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 13.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 13.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 13.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 13.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 13.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 14} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 14} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 14.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 14.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 14.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 14.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 14.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 14.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 15} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 15} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 15.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 15.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 15.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 15.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 15.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 15.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 16} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 16} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 16.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 16.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 16.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 16.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 16.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 16.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 17} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 17} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 17.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 17.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 17.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 17.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 17.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 17.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 18} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 18} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 18.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 18.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 18.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 18.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 18.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 18.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 19} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 19} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 19.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 19.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 19.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 19.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 19.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 19.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 20} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 20} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 20.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 20.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 20.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 20.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 20.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 20.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 21} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 21} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 21.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 21.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 21.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 21.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 21.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 21.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 22} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 22} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 22.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 22.25} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 22.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 22.5} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 22.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 22.75} for net VDD due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {27.128 23} for net VSS due to existing pin at that location. (PGR-599)
Warning: Skip to create pin at {0 23} for net VSS due to existing pin at that location. (PGR-599)
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 421 wires.
Committed 0 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 108 seconds.
Successfully compiled PG.
Overall runtime: 108 seconds.
1
icc2_shell> remove_routing_blockages {RB_0}
Warning: Nothing implicitly matched 'RB_0' (SEL-003)
Error: Nothing matched for blockage_list (SEL-005)
0
icc2_shell> create_pg_vias -nets {VDD VSS} -from_layers M5 -to_layers M9 -drc no_check
[icc2-lic Thu Mar 27 18:44:25 2025] Command 'create_pg_vias' requires licenses
[icc2-lic Thu Mar 27 18:44:25 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:44:25 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:44:25 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:44:25 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:44:25 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:44:25 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:44:25 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:44:25 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:44:25 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:44:25 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:44:25 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:44:25 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:44:25 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:44:25 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:44:25 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:44:25 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:44:25 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:44:25 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The command 'create_pg_vias' cleared the undo history. (UNDO-016)
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 328 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 0 intersections starts
Via instantiation runtime: 0 seconds.
Committed 0 vias.
Error: Failed to find intersecting PG objects for specified nets in specified regions. (PGR-049)
Overall runtime: 0 seconds.
Failed to create PG vias.
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
icc2_shell> remove_pg_patterns -all
All patterns have been removed.
icc2_shell> remove_pg_regions -all
No PG region is found.
icc2_shell> remove_pg_via_master_rules -all
No via def rule is found.
icc2_shell> remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
icc2_shell> remove_routes -net_types {power ground}
Error: Must specify at least one shape use. (ZRT-555)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> remove_routes -net_types {VDD VSS}
Error: VDD is not a valid net type. (ZRT-557)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect
delete pin (VDD) at (270680,227200) (271280,227800)
delete pin (VDD) at (0,227200) (600,227800)
delete pin (VDD) at (270680,222200) (271280,222800)
delete pin (VDD) at (0,222200) (600,222800)
delete pin (VDD) at (270680,217200) (271280,217800)
delete pin (VDD) at (0,217200) (600,217800)
delete pin (VDD) at (270680,212200) (271280,212800)
delete pin (VDD) at (0,212200) (600,212800)
delete pin (VDD) at (270680,207200) (271280,207800)
delete pin (VDD) at (0,207200) (600,207800)
delete pin (VDD) at (270680,202200) (271280,202800)
delete pin (VDD) at (0,202200) (600,202800)
delete pin (VDD) at (270680,197200) (271280,197800)
delete pin (VDD) at (0,197200) (600,197800)
delete pin (VDD) at (270680,192200) (271280,192800)
delete pin (VDD) at (0,192200) (600,192800)
delete pin (VDD) at (270680,187200) (271280,187800)
delete pin (VDD) at (0,187200) (600,187800)
delete pin (VDD) at (270680,182200) (271280,182800)
delete pin (VDD) at (0,182200) (600,182800)
delete pin (VDD) at (270680,177200) (271280,177800)
delete pin (VDD) at (0,177200) (600,177800)
delete pin (VDD) at (270680,172200) (271280,172800)
delete pin (VDD) at (0,172200) (600,172800)
delete pin (VDD) at (270680,167200) (271280,167800)
delete pin (VDD) at (0,167200) (600,167800)
delete pin (VDD) at (270680,162200) (271280,162800)
delete pin (VDD) at (0,162200) (600,162800)
delete pin (VDD) at (270680,157200) (271280,157800)
delete pin (VDD) at (0,157200) (600,157800)
delete pin (VDD) at (270680,152200) (271280,152800)
delete pin (VDD) at (0,152200) (600,152800)
delete pin (VDD) at (270680,147200) (271280,147800)
delete pin (VDD) at (0,147200) (600,147800)
delete pin (VDD) at (270680,142200) (271280,142800)
delete pin (VDD) at (0,142200) (600,142800)
delete pin (VDD) at (270680,137200) (271280,137800)
delete pin (VDD) at (0,137200) (600,137800)
delete pin (VDD) at (270680,132200) (271280,132800)
delete pin (VDD) at (0,132200) (600,132800)
delete pin (VDD) at (270680,127200) (271280,127800)
delete pin (VDD) at (0,127200) (600,127800)
delete pin (VDD) at (270680,122200) (271280,122800)
delete pin (VDD) at (0,122200) (600,122800)
delete pin (VDD) at (270680,117200) (271280,117800)
delete pin (VDD) at (0,117200) (600,117800)
delete pin (VDD) at (270680,112200) (271280,112800)
delete pin (VDD) at (0,112200) (600,112800)
delete pin (VDD) at (270680,107200) (271280,107800)
delete pin (VDD) at (0,107200) (600,107800)
delete pin (VDD) at (270680,102200) (271280,102800)
delete pin (VDD) at (0,102200) (600,102800)
delete pin (VDD) at (270680,97200) (271280,97800)
delete pin (VDD) at (0,97200) (600,97800)
delete pin (VDD) at (270680,92200) (271280,92800)
delete pin (VDD) at (0,92200) (600,92800)
delete pin (VDD) at (270680,87200) (271280,87800)
delete pin (VDD) at (0,87200) (600,87800)
delete pin (VDD) at (270680,82200) (271280,82800)
delete pin (VDD) at (0,82200) (600,82800)
delete pin (VDD) at (270680,77200) (271280,77800)
delete pin (VDD) at (0,77200) (600,77800)
delete pin (VDD) at (270680,72200) (271280,72800)
delete pin (VDD) at (0,72200) (600,72800)
delete pin (VDD) at (270680,67200) (271280,67800)
delete pin (VDD) at (0,67200) (600,67800)
delete pin (VDD) at (270680,62200) (271280,62800)
delete pin (VDD) at (0,62200) (600,62800)
delete pin (VDD) at (270680,57200) (271280,57800)
delete pin (VDD) at (0,57200) (600,57800)
delete pin (VDD) at (270680,52200) (271280,52800)
delete pin (VDD) at (0,52200) (600,52800)
delete pin (VDD) at (270680,47200) (271280,47800)
delete pin (VDD) at (0,47200) (600,47800)
delete pin (VDD) at (270680,42200) (271280,42800)
delete pin (VDD) at (0,42200) (600,42800)
delete pin (VDD) at (270680,37200) (271280,37800)
delete pin (VDD) at (0,37200) (600,37800)
delete pin (VDD) at (270680,32200) (271280,32800)
delete pin (VDD) at (0,32200) (600,32800)
delete pin (VDD) at (237200,260040) (237800,260640)
delete pin (VDD) at (237200,0) (237800,600)
delete pin (VDD) at (232200,260040) (232800,260640)
delete pin (VDD) at (232200,0) (232800,600)
delete pin (VDD) at (227200,260040) (227800,260640)
delete pin (VDD) at (227200,0) (227800,600)
delete pin (VDD) at (222200,260040) (222800,260640)
delete pin (VDD) at (222200,0) (222800,600)
delete pin (VDD) at (217200,260040) (217800,260640)
delete pin (VDD) at (217200,0) (217800,600)
delete pin (VDD) at (212200,260040) (212800,260640)
delete pin (VDD) at (212200,0) (212800,600)
delete pin (VDD) at (207200,260040) (207800,260640)
delete pin (VDD) at (207200,0) (207800,600)
delete pin (VDD) at (202200,260040) (202800,260640)
delete pin (VDD) at (202200,0) (202800,600)
delete pin (VDD) at (197200,260040) (197800,260640)
delete pin (VDD) at (197200,0) (197800,600)
delete pin (VDD) at (192200,260040) (192800,260640)
delete pin (VDD) at (192200,0) (192800,600)
delete pin (VDD) at (187200,260040) (187800,260640)
delete pin (VDD) at (187200,0) (187800,600)
delete pin (VDD) at (182200,260040) (182800,260640)
delete pin (VDD) at (182200,0) (182800,600)
delete pin (VDD) at (177200,260040) (177800,260640)
delete pin (VDD) at (177200,0) (177800,600)
delete pin (VDD) at (172200,260040) (172800,260640)
delete pin (VDD) at (172200,0) (172800,600)
delete pin (VDD) at (167200,260040) (167800,260640)
delete pin (VDD) at (167200,0) (167800,600)
delete pin (VDD) at (162200,260040) (162800,260640)
delete pin (VDD) at (162200,0) (162800,600)
delete pin (VDD) at (157200,260040) (157800,260640)
delete pin (VDD) at (157200,0) (157800,600)
delete pin (VDD) at (152200,260040) (152800,260640)
delete pin (VDD) at (152200,0) (152800,600)
delete pin (VDD) at (147200,260040) (147800,260640)
delete pin (VDD) at (147200,0) (147800,600)
delete pin (VDD) at (142200,260040) (142800,260640)
delete pin (VDD) at (142200,0) (142800,600)
delete pin (VDD) at (137200,260040) (137800,260640)
delete pin (VDD) at (137200,0) (137800,600)
delete pin (VDD) at (132200,260040) (132800,260640)
delete pin (VDD) at (132200,0) (132800,600)
delete pin (VDD) at (127200,260040) (127800,260640)
delete pin (VDD) at (127200,0) (127800,600)
delete pin (VDD) at (122200,260040) (122800,260640)
delete pin (VDD) at (122200,0) (122800,600)
delete pin (VDD) at (117200,260040) (117800,260640)
delete pin (VDD) at (117200,0) (117800,600)
delete pin (VDD) at (112200,260040) (112800,260640)
delete pin (VDD) at (112200,0) (112800,600)
delete pin (VDD) at (107200,260040) (107800,260640)
delete pin (VDD) at (107200,0) (107800,600)
delete pin (VDD) at (102200,260040) (102800,260640)
delete pin (VDD) at (102200,0) (102800,600)
delete pin (VDD) at (97200,260040) (97800,260640)
delete pin (VDD) at (97200,0) (97800,600)
delete pin (VDD) at (92200,260040) (92800,260640)
delete pin (VDD) at (92200,0) (92800,600)
delete pin (VDD) at (87200,260040) (87800,260640)
delete pin (VDD) at (87200,0) (87800,600)
delete pin (VDD) at (82200,260040) (82800,260640)
delete pin (VDD) at (82200,0) (82800,600)
delete pin (VDD) at (77200,260040) (77800,260640)
delete pin (VDD) at (77200,0) (77800,600)
delete pin (VDD) at (72200,260040) (72800,260640)
delete pin (VDD) at (72200,0) (72800,600)
delete pin (VDD) at (67200,260040) (67800,260640)
delete pin (VDD) at (67200,0) (67800,600)
delete pin (VDD) at (62200,260040) (62800,260640)
delete pin (VDD) at (62200,0) (62800,600)
delete pin (VDD) at (57200,260040) (57800,260640)
delete pin (VDD) at (57200,0) (57800,600)
delete pin (VDD) at (52200,260040) (52800,260640)
delete pin (VDD) at (52200,0) (52800,600)
delete pin (VDD) at (47200,260040) (47800,260640)
delete pin (VDD) at (47200,0) (47800,600)
delete pin (VDD) at (42200,260040) (42800,260640)
delete pin (VDD) at (42200,0) (42800,600)
delete pin (VDD) at (37200,260040) (37800,260640)
delete pin (VDD) at (37200,0) (37800,600)
delete pin (VDD) at (32200,260040) (32800,260640)
delete pin (VDD) at (32200,0) (32800,600)
delete pin (VSS) at (270680,229700) (271280,230300)
delete pin (VSS) at (0,229700) (600,230300)
delete pin (VSS) at (270680,224700) (271280,225300)
delete pin (VSS) at (0,224700) (600,225300)
delete pin (VSS) at (270680,219700) (271280,220300)
delete pin (VSS) at (0,219700) (600,220300)
delete pin (VSS) at (270680,214700) (271280,215300)
delete pin (VSS) at (0,214700) (600,215300)
delete pin (VSS) at (270680,209700) (271280,210300)
delete pin (VSS) at (0,209700) (600,210300)
delete pin (VSS) at (270680,204700) (271280,205300)
delete pin (VSS) at (0,204700) (600,205300)
delete pin (VSS) at (270680,199700) (271280,200300)
delete pin (VSS) at (0,199700) (600,200300)
delete pin (VSS) at (270680,194700) (271280,195300)
delete pin (VSS) at (0,194700) (600,195300)
delete pin (VSS) at (270680,189700) (271280,190300)
delete pin (VSS) at (0,189700) (600,190300)
delete pin (VSS) at (270680,184700) (271280,185300)
delete pin (VSS) at (0,184700) (600,185300)
delete pin (VSS) at (270680,179700) (271280,180300)
delete pin (VSS) at (0,179700) (600,180300)
delete pin (VSS) at (270680,174700) (271280,175300)
delete pin (VSS) at (0,174700) (600,175300)
delete pin (VSS) at (270680,169700) (271280,170300)
delete pin (VSS) at (0,169700) (600,170300)
delete pin (VSS) at (270680,164700) (271280,165300)
delete pin (VSS) at (0,164700) (600,165300)
delete pin (VSS) at (270680,159700) (271280,160300)
delete pin (VSS) at (0,159700) (600,160300)
delete pin (VSS) at (270680,154700) (271280,155300)
delete pin (VSS) at (0,154700) (600,155300)
delete pin (VSS) at (270680,149700) (271280,150300)
delete pin (VSS) at (0,149700) (600,150300)
delete pin (VSS) at (270680,144700) (271280,145300)
delete pin (VSS) at (0,144700) (600,145300)
delete pin (VSS) at (270680,139700) (271280,140300)
delete pin (VSS) at (0,139700) (600,140300)
delete pin (VSS) at (270680,134700) (271280,135300)
delete pin (VSS) at (0,134700) (600,135300)
delete pin (VSS) at (270680,129700) (271280,130300)
delete pin (VSS) at (0,129700) (600,130300)
delete pin (VSS) at (270680,124700) (271280,125300)
delete pin (VSS) at (0,124700) (600,125300)
delete pin (VSS) at (270680,119700) (271280,120300)
delete pin (VSS) at (0,119700) (600,120300)
delete pin (VSS) at (270680,114700) (271280,115300)
delete pin (VSS) at (0,114700) (600,115300)
delete pin (VSS) at (270680,109700) (271280,110300)
delete pin (VSS) at (0,109700) (600,110300)
delete pin (VSS) at (270680,104700) (271280,105300)
delete pin (VSS) at (0,104700) (600,105300)
delete pin (VSS) at (270680,99700) (271280,100300)
delete pin (VSS) at (0,99700) (600,100300)
delete pin (VSS) at (270680,94700) (271280,95300)
delete pin (VSS) at (0,94700) (600,95300)
delete pin (VSS) at (270680,89700) (271280,90300)
delete pin (VSS) at (0,89700) (600,90300)
delete pin (VSS) at (270680,84700) (271280,85300)
delete pin (VSS) at (0,84700) (600,85300)
delete pin (VSS) at (270680,79700) (271280,80300)
delete pin (VSS) at (0,79700) (600,80300)
delete pin (VSS) at (270680,74700) (271280,75300)
delete pin (VSS) at (0,74700) (600,75300)
delete pin (VSS) at (270680,69700) (271280,70300)
delete pin (VSS) at (0,69700) (600,70300)
delete pin (VSS) at (270680,64700) (271280,65300)
delete pin (VSS) at (0,64700) (600,65300)
delete pin (VSS) at (270680,59700) (271280,60300)
delete pin (VSS) at (0,59700) (600,60300)
delete pin (VSS) at (270680,54700) (271280,55300)
delete pin (VSS) at (0,54700) (600,55300)
delete pin (VSS) at (270680,49700) (271280,50300)
delete pin (VSS) at (0,49700) (600,50300)
delete pin (VSS) at (270680,44700) (271280,45300)
delete pin (VSS) at (0,44700) (600,45300)
delete pin (VSS) at (270680,39700) (271280,40300)
delete pin (VSS) at (0,39700) (600,40300)
delete pin (VSS) at (270680,34700) (271280,35300)
delete pin (VSS) at (0,34700) (600,35300)
delete pin (VSS) at (239700,260040) (240300,260640)
delete pin (VSS) at (239700,0) (240300,600)
delete pin (VSS) at (234700,260040) (235300,260640)
delete pin (VSS) at (234700,0) (235300,600)
delete pin (VSS) at (229700,260040) (230300,260640)
delete pin (VSS) at (229700,0) (230300,600)
delete pin (VSS) at (224700,260040) (225300,260640)
delete pin (VSS) at (224700,0) (225300,600)
delete pin (VSS) at (219700,260040) (220300,260640)
delete pin (VSS) at (219700,0) (220300,600)
delete pin (VSS) at (214700,260040) (215300,260640)
delete pin (VSS) at (214700,0) (215300,600)
delete pin (VSS) at (209700,260040) (210300,260640)
delete pin (VSS) at (209700,0) (210300,600)
delete pin (VSS) at (204700,260040) (205300,260640)
delete pin (VSS) at (204700,0) (205300,600)
delete pin (VSS) at (199700,260040) (200300,260640)
delete pin (VSS) at (199700,0) (200300,600)
delete pin (VSS) at (194700,260040) (195300,260640)
delete pin (VSS) at (194700,0) (195300,600)
delete pin (VSS) at (189700,260040) (190300,260640)
delete pin (VSS) at (189700,0) (190300,600)
delete pin (VSS) at (184700,260040) (185300,260640)
delete pin (VSS) at (184700,0) (185300,600)
delete pin (VSS) at (179700,260040) (180300,260640)
delete pin (VSS) at (179700,0) (180300,600)
delete pin (VSS) at (174700,260040) (175300,260640)
delete pin (VSS) at (174700,0) (175300,600)
delete pin (VSS) at (169700,260040) (170300,260640)
delete pin (VSS) at (169700,0) (170300,600)
delete pin (VSS) at (164700,260040) (165300,260640)
delete pin (VSS) at (164700,0) (165300,600)
delete pin (VSS) at (159700,260040) (160300,260640)
delete pin (VSS) at (159700,0) (160300,600)
delete pin (VSS) at (154700,260040) (155300,260640)
delete pin (VSS) at (154700,0) (155300,600)
delete pin (VSS) at (149700,260040) (150300,260640)
delete pin (VSS) at (149700,0) (150300,600)
delete pin (VSS) at (144700,260040) (145300,260640)
delete pin (VSS) at (144700,0) (145300,600)
delete pin (VSS) at (139700,260040) (140300,260640)
delete pin (VSS) at (139700,0) (140300,600)
delete pin (VSS) at (134700,260040) (135300,260640)
delete pin (VSS) at (134700,0) (135300,600)
delete pin (VSS) at (129700,260040) (130300,260640)
delete pin (VSS) at (129700,0) (130300,600)
delete pin (VSS) at (124700,260040) (125300,260640)
delete pin (VSS) at (124700,0) (125300,600)
delete pin (VSS) at (119700,260040) (120300,260640)
delete pin (VSS) at (119700,0) (120300,600)
delete pin (VSS) at (114700,260040) (115300,260640)
delete pin (VSS) at (114700,0) (115300,600)
delete pin (VSS) at (109700,260040) (110300,260640)
delete pin (VSS) at (109700,0) (110300,600)
delete pin (VSS) at (104700,260040) (105300,260640)
delete pin (VSS) at (104700,0) (105300,600)
delete pin (VSS) at (99700,260040) (100300,260640)
delete pin (VSS) at (99700,0) (100300,600)
delete pin (VSS) at (94700,260040) (95300,260640)
delete pin (VSS) at (94700,0) (95300,600)
delete pin (VSS) at (89700,260040) (90300,260640)
delete pin (VSS) at (89700,0) (90300,600)
delete pin (VSS) at (84700,260040) (85300,260640)
delete pin (VSS) at (84700,0) (85300,600)
delete pin (VSS) at (79700,260040) (80300,260640)
delete pin (VSS) at (79700,0) (80300,600)
delete pin (VSS) at (74700,260040) (75300,260640)
delete pin (VSS) at (74700,0) (75300,600)
delete pin (VSS) at (69700,260040) (70300,260640)
delete pin (VSS) at (69700,0) (70300,600)
delete pin (VSS) at (64700,260040) (65300,260640)
delete pin (VSS) at (64700,0) (65300,600)
delete pin (VSS) at (59700,260040) (60300,260640)
delete pin (VSS) at (59700,0) (60300,600)
delete pin (VSS) at (54700,260040) (55300,260640)
delete pin (VSS) at (54700,0) (55300,600)
delete pin (VSS) at (49700,260040) (50300,260640)
delete pin (VSS) at (49700,0) (50300,600)
delete pin (VSS) at (44700,260040) (45300,260640)
delete pin (VSS) at (44700,0) (45300,600)
delete pin (VSS) at (39700,260040) (40300,260640)
delete pin (VSS) at (39700,0) (40300,600)
delete pin (VSS) at (34700,260040) (35300,260640)
delete pin (VSS) at (34700,0) (35300,600)
Successfully removed 8109 route shapes, which 0 are no-net shapes.
1
icc2_shell> create_net -power {VDD}
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground {VSS}
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> ## to connect power/ground_nets
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
****************************************
Report : Power/Ground Connection Summary
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:48:20 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 114/114
Ground net VSS                114/114
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Thu Mar 27 18:48:20 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:48:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:48:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:48:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:48:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:48:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:48:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:48:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:48:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:48:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:48:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:48:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:48:20 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 114
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 8 wires.
Committed 8 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Thu Mar 27 18:48:21 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:48:21 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:48:21 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:48:21 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:21 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:48:21 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:48:21 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:21 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 114
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 26 wires for strategy core_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 18
Checking DRC for 18 wires:10% 20% 30% 40% 55% 65% 75% 85% 100%
Number of wires: 8
Checking DRC for 8 wires:0% 10% 20% 30% 50% 60% 70% 80% 100%
Creating 26 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 72
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 72 stacked vias for strategy core_mesh.
Number of vias: 72
Checking DRC for 72 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 52 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 52
Checking DRC for 52 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 72 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 52 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 26 wires.
Committed 124 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Thu Mar 27 18:48:21 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:48:21 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:48:21 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:48:21 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:21 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:48:21 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:48:21 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:21 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:48:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:48:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:48:21 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 114
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 13
Checking DRC for 13 wires:15% 30% 45% 60% 75% 90% 100%
Creating 13 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 119 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 119
Checking DRC for 119 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
59 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 60 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 60 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 13 wires.
Committed 296 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> save_block
Information: Saving block 'elevator_lib:elevator.design'
1
icc2_shell> ## "save_block -as <preferred name>" to save the block in user preferred name
icc2_shell> ##
icc2_shell> ## "save_lib" will save library as created already
icc2_shell> save_lib
Saving library 'elevator_lib'
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar 27 18:49:14 2025
Command check_pg_drc finished at Thu Mar 27 18:49:14 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.06 seconds ( 0.00 hours)
Total number of errors found: 485
   42 shorts on CO
   267 shorts on M1
   66 insufficient spacings on CO
   96 insufficient spacings on M1
   13 minimal metal area errors on M1
   1 minimal metal area error on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Detected more than 20 short violations. Skip checking short violations
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected short violation. Net1: Request_Floor[3]. Net2: VDD. BBox: (13.4600 2.9450)(13.5160 3.0550). Layer: M2. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n104. BBox: (18.4760 9.6580)(18.5320 9.7180). Layer: M2. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n104. BBox: (18.4760 9.6330)(18.5320 9.7430). Layer: M2. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n67. BBox: (3.4280 9.6580)(3.4840 9.7180). Layer: M2. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n67. BBox: (3.4280 9.6330)(3.4840 9.7430). Layer: M2. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.6310 7.6140)(18.6810 7.6150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.9350 7.6320)(18.9850 7.9100). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.9350 7.1190)(19.0250 7.5180). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.6290 7.2030)(18.7780 7.3110). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.7830 6.8970)(18.8330 7.0070). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U139. Net2: n102. BBox: (18.6290 7.2030)(18.6810 7.2310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.7830 6.4670)(18.8330 6.7310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.9350 6.4650)(18.9850 7.0150). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U114. Cell2: U139. BBox: (18.7830 6.7810)(18.8330 6.8310). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: U139. Net2: n109. BBox: (18.9750 6.6230)(18.9850 6.6730). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n91. BBox: (18.4760 6.3140)(18.5320 6.3740). Layer: M2. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n91. BBox: (18.4760 6.2890)(18.5320 6.3990). Layer: M2. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n92. BBox: (18.4760 2.9700)(18.5320 3.0300). Layer: M4. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n92. BBox: (18.4760 2.9450)(18.5320 3.0550). Layer: M4. (RT-586)
Information: Detected short violation. Net1: Request_Floor[3]. Net2: VDD. BBox: (13.4600 2.9700)(13.5160 3.0300). Layer: M2. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 139.
Total number of short violations is 20.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:00, CPU =    0:00:00
1
icc2_shell> save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'elevator_lib:elevator.design'
1
icc2_shell> place_opt
[icc2-lic Thu Mar 27 18:52:17 2025] Command 'place_opt' requires licenses
[icc2-lic Thu Mar 27 18:52:17 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:52:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:52:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:52:17 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:52:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:52:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:52:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:52:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:52:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:52:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:52:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:52:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:52:17 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:52:17 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:52:17 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:52:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:52:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:52:17 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-03-27 18:52:17 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa232f8f0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xa232f8f0 size all-mem-groups=15687680 default-mem-group=11616256 util-mem-group=131072

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-03-27 18:52:17 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-03-27 18:52:17 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 137 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (241280 230640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 137, of which 136 non-clock nets
Number of nets with 0 toggle rate: 22
Max toggle rate = 0.02, average toggle rate = 0.00100107
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 19.9786)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 137
Amt power = 0.1
Non-default weight range: (0.9, 6.89786)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Warning: Utilization of default plane is 107.76%. (PLACE-074)
Warning: Utilization of default plane (highest utilized region in the design) is 107.76%. (PLACE-074)
Error: Over utilization detected while processing block elevator (PLACE-006)
Error: Over utilization of 107.76% for default plane. Required area is 331.9 um^2 while the available area is 308 um^2. Please source script over_utilization_default.tcl in the GUI to display the available placement area. (PLACE-006)
Error: Fail in placement: Over Utilization (PLACE-004)
Error: Optimization failed at create_placement
Error: place_opt failed during intial placement.
Error: place_opt failed during create_placement
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-03-27 18:52:17 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete place_opt / initial_place (FLW-8004)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-03-27 18:52:17 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> initialize_floorplan  -core_utilization 0.4 -core_offset {3 3} -coincident_boundary false
[icc2-lic Thu Mar 27 18:53:44 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Thu Mar 27 18:53:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:53:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:53:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out of alternate set of keys directly with queueing was successful
Removing existing floorplan objects
Information: Extraction observers are detached as design net change threshold is reached.
Creating core...
Core utilization ratio = 40.05%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> set_block_pin_constraints -self -allowed_layers {M3 M4} -sides{1,2}
Error: unknown option '-sides{1,2}' (CMD-010)
icc2_shell> place_pins -ports [get_ports -filter direction==in]
[icc2-lic Thu Mar 27 18:53:44 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Mar 27 18:53:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:53:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:53:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-03-27 18:53:44 / Session: 0.59 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 2 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 21
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 13
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-03-27 18:53:44 / Session: 0.59 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> set_block_pin_constraints -self -allowed_layers {M3 M4} -sides{3,4}
Error: unknown option '-sides{3,4}' (CMD-010)
icc2_shell> place_pins -ports [get_ports -filter direction==out]
[icc2-lic Thu Mar 27 18:53:44 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Mar 27 18:53:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:53:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:53:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:53:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:53:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:53:44 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-03-27 18:53:44 / Session: 0.59 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 2 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 21
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-03-27 18:53:44 / Session: 0.59 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> set_attribute [get_ports *] physical_status fixed
{{Request_Floor[3]} {Request_Floor[2]} {Request_Floor[1]} {Request_Floor[0]} {In_Current_Floor[3]} {In_Current_Floor[2]} {In_Current_Floor[1]} {In_Current_Floor[0]} Over_Weight Door_Open Floor_Sensor clk reset {Out_Current_Floor[3]} {Out_Current_Floor[2]} {Out_Current_Floor[1]} {Out_Current_Floor[0]} Direction Complete Door_Alert Weight_Alert VDD VSS}
icc2_shell> set PDK_PATH /home/vlsi19/Desktop/24EC4204/dc_elevator/ref
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> set parasitic2 "p2"
p2
icc2_shell> set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
/home/vlsi19/Desktop/24EC4204/dc_elevator/ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
Information: The command 'read_parasitic_tech' cleared the undo history. (UNDO-016)
1
icc2_shell> read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> create_net -power {VDD}
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground {VSS}
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> ## to connect power/ground_nets
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
****************************************
Report : Power/Ground Connection Summary
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:55:16 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 114/114
Ground net VSS                114/114
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Pattern core_ring_pattern exists and is re-defined.
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Strategy core_power_ring exists and is re-defined for the current design.
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Thu Mar 27 18:55:16 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:55:16 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:55:16 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:55:16 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 8 wires.
Committed 8 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Pattern mesh exists and is re-defined.
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Strategy core_mesh exists and is re-defined for the current design.
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Thu Mar 27 18:55:16 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:55:16 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:55:16 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:55:16 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 42 wires for strategy core_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:5% 10% 20% 25% 35% 40% 50% 55% 60% 70% 75% 85% 90% 100%
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 14
Checking DRC for 14 wires:10% 25% 40% 55% 70% 85% 100%
Creating 42 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 196
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 196 stacked vias for strategy core_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 196
Checking DRC for 196 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 84 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 84
Checking DRC for 84 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 196 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 84 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 42 wires.
Committed 280 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Pattern std_cell_rail exists and is re-defined.
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Strategy rail_strat exists and is re-defined for the current design.
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Thu Mar 27 18:55:16 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Mar 27 18:55:16 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:55:16 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:55:16 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:55:16 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:55:16 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:55:16 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 21
Checking DRC for 21 wires:5% 15% 25% 35% 45% 55% 65% 75% 85% 95% 100%
Creating 21 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 294 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 294
Checking DRC for 294 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
147 regular vias are not fixed
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 147 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 147 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 21 wires.
Committed 735 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> save_block
Information: Saving block 'elevator_lib:elevator.design'
1
icc2_shell> ## "save_block -as <preferred name>" to save the block in user preferred name
icc2_shell> ##
icc2_shell> ## "save_lib" will save library as created already
icc2_shell> save_lib
Saving library 'elevator_lib'
1
icc2_shell> check_design -checks pre_placement_stage
[icc2-lic Thu Mar 27 18:56:01 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 18:56:01 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:01 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:01 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:01 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:01 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:01 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:01 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:56:01 2025
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 42 EMS messages : 0 errors, 41 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173    Info   1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Mar27185601.log'.
1
icc2_shell> create_placement -floorplan
[icc2-lic Thu Mar 27 18:56:01 2025] Command 'create_placement' requires licenses
[icc2-lic Thu Mar 27 18:56:01 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:01 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:01 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:01 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:01 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:01 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:01 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:01 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-03-27 18:56:01 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ece.nitdgp.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for elevator, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
Warning: Unplaced cell Door_Alert_reg is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell Weight_Alert_reg is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[7] is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[6] is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[5] is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[4] is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[3] is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[2] is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[1] is not placed because it has CTS size_only flag. (PLACE-051)
Warning: Unplaced cell door_timer_reg[0] is not placed because it has CTS size_only flag. (PLACE-051)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Thu Mar 27 18:56:02 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Mar 27 18:56:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:56:02 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design elevator: 2246.314 microns.
  wire length in design elevator (see through blk pins): 2246.314 microns.
  ------------------
  Total wire length: 2246.314 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design elevator:
Information: cell Door_Alert_reg is outside of placement area (DPP-401)
Information: cell Weight_Alert_reg is outside of placement area (DPP-401)
Information: cell door_timer_reg[7] is outside of placement area (DPP-401)
Information: cell door_timer_reg[6] is outside of placement area (DPP-401)
     16 cells have placement violation.
  ------------------------------------
  Total 16 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design elevator:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design elevator: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view elevator_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.04. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.04. (DPUI-903)
Information: Peak memory usage for create_placement : 1602 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Thu Mar 27 18:56:02 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Mar 27 18:56:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0061 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library
Warning: Standard cell instance Door_Alert_reg is not placed. (LGL-003)
Warning: Standard cell instance Weight_Alert_reg is not placed. (LGL-003)
Warning: Standard cell instance door_timer_reg[7] is not placed. (LGL-003)
Warning: Standard cell instance door_timer_reg[6] is not placed. (LGL-003)
Warning: Standard cell instance door_timer_reg[5] is not placed. (LGL-003)
Note - message 'LGL-003' limit (5) exceeded. Remainder will be suppressed.

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           98        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     98
number of references:                37
number of site rows:                 20
number of locations attempted:     1584
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          98 (1306 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.506 um ( 0.30 row height)
rms weighted cell displacement:   0.506 um ( 0.30 row height)
max cell displacement:            0.905 um ( 0.54 row height)
avg cell displacement:            0.448 um ( 0.27 row height)
avg weighted cell displacement:   0.448 um ( 0.27 row height)
number of cells moved:               98
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_2_702 (INVX0_RVT)
  Input location: (12.2862,7.2433)
  Legal location: (11.816,8.016)
  Displacement:   0.905 um ( 0.54 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (8.5487,20.5522)
  Legal location: (8.624,21.392)
  Displacement:   0.843 um ( 0.50 row height)
Cell: U107 (OR2X1_RVT)
  Input location: (20.428,7.1887)
  Legal location: (20.48,8.016)
  Displacement:   0.829 um ( 0.50 row height)
Cell: copt_h_inst_720 (DELLN3X2_RVT)
  Input location: (18.7387,18.91)
  Legal location: (18.808,19.72)
  Displacement:   0.813 um ( 0.49 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (23.6806,10.4979)
  Legal location: (23.672,9.688)
  Displacement:   0.810 um ( 0.48 row height)
Cell: U117 (OAI21X1_RVT)
  Input location: (15.0132,7.2264)
  Legal location: (15.16,8.016)
  Displacement:   0.803 um ( 0.48 row height)
Cell: U109 (NAND3X0_RVT)
  Input location: (14.5353,5.3385)
  Legal location: (14.096,4.672)
  Displacement:   0.798 um ( 0.48 row height)
Cell: copt_h_inst_750 (DELLN3X2_RVT)
  Input location: (21.5442,15.6058)
  Legal location: (21.544,16.376)
  Displacement:   0.770 um ( 0.46 row height)
Cell: ropt_h_inst_757 (NBUFFX2_RVT)
  Input location: (17.0531,5.4356)
  Legal location: (16.984,4.672)
  Displacement:   0.767 um ( 0.46 row height)
Cell: U101 (AO22X1_RVT)
  Input location: (11.3928,15.4156)
  Legal location: (11.664,14.704)
  Displacement:   0.762 um ( 0.46 row height)

Legalization succeeded.
Total Legalizer CPU: 0.048
Total Legalizer Wall Time: 0.048
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> place_pins -self
[icc2-lic Thu Mar 27 18:56:02 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Mar 27 18:56:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 2 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
elevator               M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,41.11um,41.11um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   50  Proc 7479 
Net statistics:
Total number of nets to route for block pin placement     = 23
Number of interface nets to route for block pin placement = 23
Number of single or zero port nets = 2
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 40, Total Half Perimeter Wire Length (HPWL) 919 microns
HPWL   0 ~   50 microns: Net Count       40     Total HPWL          919 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   50  Alloctr   50  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 15 gCells
Average gCell capacity  17.64    on layer (1)    M1
Average gCell capacity  16.48    on layer (2)    M2
Average gCell capacity  8.92     on layer (3)    M3
Average gCell capacity  8.20     on layer (4)    M4
Average gCell capacity  4.48     on layer (5)    M5
Average gCell capacity  3.93     on layer (6)    M6
Average gCell capacity  1.78     on layer (7)    M7
Average gCell capacity  1.78     on layer (8)    M8
Average gCell capacity  1.13     on layer (9)    M9
Average gCell capacity  0.47     on layer (10)   MRDL
Average number of tracks per gCell 18.80         on layer (1)    M1
Average number of tracks per gCell 18.80         on layer (2)    M2
Average number of tracks per gCell 9.47  on layer (3)    M3
Average number of tracks per gCell 9.47  on layer (4)    M4
Average number of tracks per gCell 4.80  on layer (5)    M5
Average number of tracks per gCell 4.80  on layer (6)    M6
Average number of tracks per gCell 2.47  on layer (7)    M7
Average number of tracks per gCell 2.47  on layer (8)    M8
Average number of tracks per gCell 1.27  on layer (9)    M9
Average number of tracks per gCell 0.60  on layer (10)   MRDL
Number of gCells = 2250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   50  Proc 7479 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   50  Proc 7479 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   50  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 15 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   62  Alloctr   62  Proc 7479 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 15 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   62  Alloctr   62  Proc 7479 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 174.26
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 103.38
Initial. Layer M3 wire length = 56.27
Initial. Layer M4 wire length = 14.61
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 33
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 3
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   62  Alloctr   62  Proc 7479 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Global Routing] Total (MB): Used   62  Alloctr   62  Proc 7479 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 7479 
CPU Time for Global Route: 00:00:00.06u 00:00:00.00s 00:00:00.07e: 
Number of block ports: 21
Number of block pin locations assigned from router: 20
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 0
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.00s 00:00:00.07e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Thu Mar 27 18:56:02 2025] Command 'place_opt' requires licenses
[icc2-lic Thu Mar 27 18:56:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:02 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789294 ohm/um, via_r = 0.463874 ohm/cut, c = 0.067180 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669289 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074794 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa2a65b90 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xa2a65b90 size all-mem-groups=15687680 default-mem-group=11616256 util-mem-group=131072

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 85, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.

****** eLpp weights (no caps)
Number of nets: 137, of which 136 non-clock nets
Number of nets with 0 toggle rate: 22
Max toggle rate = 0.02, average toggle rate = 0.00100107
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 19.9786)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 137
Amt power = 0.1
Non-default weight range: (0.9, 6.89786)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.85504e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
START_CMD: optimize_dft        CPU:    430 s ( 0.12 hr) ELAPSE:   2265 s ( 0.63 hr) MEM-PEAK:  1602 Mb Thu Mar 27 18:56:02 2025
END_CMD: optimize_dft          CPU:    430 s ( 0.12 hr) ELAPSE:   2265 s ( 0.63 hr) MEM-PEAK:  1602 Mb Thu Mar 27 18:56:02 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-03-27 18:56:02 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789294 ohm/um, via_r = 0.463874 ohm/cut, c = 0.066849 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074364 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 85, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0064 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa5517428): 25
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa5517428): 25
Total 0.0010 seconds to load 98 cell instances into cellmap, 98 cells are off site row
Moveable cells: 98; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0256, cell height 1.6720, cell area 3.3869 for total 98 placed and application fixed cells
Information: Current block utilization is '0.40050', effective utilization is '0.29682'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:37:45     0.000     0.000   447.802     0.000     0.535        24        15         0     0.000      1602 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:37:45     0.000     0.000   447.802     0.000     0.535        24        15         0     0.000      1602 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.355469, TNHS = 3.058399, NHVP = 9

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:37:45     0.000     0.000   447.802     0.000     0.535        24        15         0     0.000      1602    -0.355

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 137 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[2]/Q skipped, because it has no valid location
Warning: Pin Weight_Alert_reg/D does not have valid location, buffer-tree root Over_Weight skipped
Warning: Buffert-tree root Out_Current_Floor_reg[0]/Q skipped, because it has no valid location
Warning: Buffert-tree root Direction_reg/Q skipped, because it has no valid location
Warning: Pin door_timer_reg[0]/RSTB does not have valid location, buffer-tree root reset skipped
Warning: Buffert-tree root Out_Current_Floor_reg[3]/Q skipped, because it has no valid location
Warning: Pin Out_Current_Floor_reg[1]/SETB does not have valid location, buffer-tree root U79/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_704/Y skipped
Warning: Buffert-tree root Complete_reg/Q skipped, because it has no valid location
Warning: Buffert-tree root Door_Alert_reg/Q skipped, because it has no valid location
Warning: Buffert-tree root Weight_Alert_reg/Q skipped, because it has no valid location
Warning: Pin Complete_reg/D does not have valid location, buffer-tree root U140/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/SETB does not have valid location, buffer-tree root U78/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_695/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/SETB does not have valid location, buffer-tree root U77/Y skipped
Warning: Pin Out_Current_Floor_reg[1]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_698/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/D does not have valid location, buffer-tree root U136/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/D does not have valid location, buffer-tree root ctmTdsLR_1_283/Y skipped
Warning: Pin Out_Current_Floor_reg[1]/D does not have valid location, buffer-tree root U129/Y skipped
Warning: Pin Out_Current_Floor_reg[0]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_701/Y skipped
Warning: Pin Out_Current_Floor_reg[0]/SETB does not have valid location, buffer-tree root U76/Y skipped
Warning: Pin Out_Current_Floor_reg[0]/D does not have valid location, buffer-tree root U124/Y skipped
Warning: Pin door_timer_reg[1]/D does not have valid location, buffer-tree root U105/Y skipped
Warning: Pin door_timer_reg[2]/D does not have valid location, buffer-tree root U104/Y skipped
Warning: Pin door_timer_reg[3]/D does not have valid location, buffer-tree root U101/Y skipped
Warning: Pin Direction_reg/D does not have valid location, buffer-tree root U138/Y skipped
Warning: Pin door_timer_reg[4]/D does not have valid location, buffer-tree root U100/Y skipped
Warning: Pin door_timer_reg[5]/D does not have valid location, buffer-tree root U96/Y skipped
Warning: Pin door_timer_reg[6]/D does not have valid location, buffer-tree root U95/Y skipped
Warning: Pin door_timer_reg[7]/D does not have valid location, buffer-tree root U92/Y skipped
Warning: Pin Door_Alert_reg/D does not have valid location, buffer-tree root U90/Y skipped
Warning: Pin door_timer_reg[0]/D does not have valid location, buffer-tree root U86/Y skipped
Warning: Buffert-tree root door_timer_reg[5]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[3]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[6]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[0]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[4]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[0]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[6]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[2]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[7]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[2]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[1]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[0]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[3]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[2]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[5]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[4]/Q skipped, because it has no valid location
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1086.900024)

Processing Buffer Trees  (ROI) ... 

Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
    [0] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 137 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.04 sec ELAPSE 0 hr : 0 min : 0.04 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789294 ohm/um, via_r = 0.463874 ohm/cut, c = 0.066849 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074364 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 85, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:37:45     0.000     0.000   447.802     0.000     0.535        24        15         0     0.000      1602 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:37:45     0.000     0.000   447.802     0.000     0.535        24        15         0     0.000      1602 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-03-27 18:56:03 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-03-27 18:56:03 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-03-27 18:56:03 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-03-27 18:56:03 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789294 ohm/um, via_r = 0.463874 ohm/cut, c = 0.066849 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074364 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 85, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:37:45     0.000     0.000   447.802     0.000     0.535        24        15         0     0.000      1602 

Running initial optimization step.
Place-opt command begin                   CPU:   381 s (  0.11 hr )  ELAPSE:  2266 s (  0.63 hr )  MEM-PEAK:  1602 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   381 s (  0.11 hr )  ELAPSE:  2266 s (  0.63 hr )  MEM-PEAK:  1602 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1  759843776
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1  759843776       447.80        114         24         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1  759843776       447.80        114
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   381 s (  0.11 hr )  ELAPSE:  2266 s (  0.63 hr )  MEM-PEAK:  1602 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         1        447.80  759843776.00         114              0.63      1602

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9765b9c0): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9765b9c0): 64
Total 0.0011 seconds to load 98 cell instances into cellmap, 98 cells are off site row
Moveable cells: 98; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0256, cell height 1.6720, cell area 3.3869 for total 98 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (16/4)
INFO: Derive col count 4 from GR congestion map (16/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa6411f80 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xa6411f80 size all-mem-groups=15769600 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xad9a5ce0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xad9a5ce0 size all-mem-groups=15794176 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602
Place-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        447.80  759843776.00         114              0.63      1602

Enable clock slack update
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        323.27  570276032.00          97              0.63      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        323.27  570276032.00          97              0.63      1602
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        323.27  570276032.00          97              0.63      1602
INFO: New Levelizer turned on

Enable clock slack update
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        323.27  570276032.00          97              0.63      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        323.27  570276032.00          97              0.63      1602


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         1        323.27  570276032.00          97              0.63      1602

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        323.27  570276032.00          97              0.63      1602
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0055 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 81 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 7479 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,39.44um,39.44um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 7479 
Net statistics:
Total number of nets     = 122
Number of nets to route  = 96
Number of single or zero port nets = 25
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 96, Total Half Perimeter Wire Length (HPWL) 1183 microns
HPWL   0 ~   50 microns: Net Count       93     Total HPWL          991 microns
HPWL  50 ~  100 microns: Net Count        3     Total HPWL          192 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Average gCell capacity  8.34     on layer (1)    M1
Average gCell capacity  9.88     on layer (2)    M2
Average gCell capacity  5.22     on layer (3)    M3
Average gCell capacity  4.96     on layer (4)    M4
Average gCell capacity  2.59     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  0.91     on layer (7)    M7
Average gCell capacity  0.92     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 10.83         on layer (1)    M1
Average number of tracks per gCell 10.83         on layer (2)    M2
Average number of tracks per gCell 5.46  on layer (3)    M3
Average number of tracks per gCell 5.46  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.42  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.75  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 5760
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7479 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 7479 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 7479 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1029.86
Initial. Layer M1 wire length = 43.75
Initial. Layer M2 wire length = 527.52
Initial. Layer M3 wire length = 458.58
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 449
Initial. Via VIA12SQ_C count = 256
Initial. Via VIA23SQ_C count = 193
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:56:04 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 7479 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1029.86
phase1. Layer M1 wire length = 43.75
phase1. Layer M2 wire length = 527.52
phase1. Layer M3 wire length = 458.58
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 449
phase1. Via VIA12SQ_C count = 256
phase1. Via VIA23SQ_C count = 193
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 7479 

Congestion utilization per direction:
Average vertical track utilization   =  4.83 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  3.79 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  135  Proc 7479 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7479 
Using per-layer congestion maps for congestion reduction.
Information: 1.56% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 16.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.29 to 0.29. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 68, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 120, of which 119 non-clock nets
Number of nets with 0 toggle rate: 19
Max toggle rate = 0.02, average toggle rate = 0.00101847
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 17.8468)
*** 2 nets are filtered out
Start transferring placement data.

****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 120
Amt power = 0.1
Non-default weight range: (0.9, 6.68468)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.69565e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789712 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066533 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073877 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 68, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Skipping pin ropt_h_inst_756/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin copt_h_inst_751/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin copt_h_inst_724/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin copt_h_inst_720/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin copt_h_inst_717/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmTdsLR_3_706/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmTdsLR_2_705/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmTdsLR_1_704/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmTdsLR_3_703/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmTdsLR_2_702/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa8dd6b40): 25
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa8dd6b40): 25
Total 0.0009 seconds to load 81 cell instances into cellmap, 81 cells are off site row
Moveable cells: 81; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5313, cell height 1.6720, cell area 2.5603 for total 81 placed and application fixed cells
INFO: total number of constant pins: 1
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 1
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                37
number of site rows:                 20
number of locations attempted:     1733
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (821 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.486 um ( 0.29 row height)
rms weighted cell displacement:   0.486 um ( 0.29 row height)
max cell displacement:            0.831 um ( 0.50 row height)
avg cell displacement:            0.431 um ( 0.26 row height)
avg weighted cell displacement:   0.431 um ( 0.26 row height)
number of cells moved:               82
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U134 (NOR2X0_RVT)
  Input location: (19.7223,10.5049)
  Legal location: (19.568,9.688)
  Displacement:   0.831 um ( 0.50 row height)
Cell: HFSINV_741_0 (INVX4_RVT)
  Input location: (8.7554,5.499)
  Legal location: (8.776,4.672)
  Displacement:   0.827 um ( 0.49 row height)
Cell: U98 (AO21X1_RVT)
  Input location: (6.8248,13.9169)
  Legal location: (6.648,14.704)
  Displacement:   0.807 um ( 0.48 row height)
Cell: U114 (NAND2X0_RVT)
  Input location: (20.2826,7.1416)
  Legal location: (20.328,6.344)
  Displacement:   0.799 um ( 0.48 row height)
Cell: U117 (OAI21X1_RVT)
  Input location: (17.16,5.4504)
  Legal location: (17.136,4.672)
  Displacement:   0.779 um ( 0.47 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (8.7862,13.803)
  Legal location: (8.776,13.032)
  Displacement:   0.771 um ( 0.46 row height)
Cell: ctmTdsLR_2_696 (INVX0_RVT)
  Input location: (12.1191,7.1116)
  Legal location: (12.12,6.344)
  Displacement:   0.768 um ( 0.46 row height)
Cell: U79 (NAND2X0_RVT)
  Input location: (8.6238,3.7465)
  Legal location: (8.624,3)
  Displacement:   0.747 um ( 0.45 row height)
Cell: U138 (AO222X1_RVT)
  Input location: (12.5174,12.1031)
  Legal location: (12.576,11.36)
  Displacement:   0.745 um ( 0.45 row height)
Cell: U128 (OA21X1_RVT)
  Input location: (15.6214,10.6189)
  Legal location: (15.616,11.36)
  Displacement:   0.741 um ( 0.44 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 82 out of 98 cells, ratio = 0.836735
Total displacement = 37.853001(um)
Max displacement = 0.971200(um), U134 (21.242300, 10.504900, 6) => (21.087999, 11.360000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.22(um)
  0 ~  30% cells displacement <=      0.27(um)
  0 ~  40% cells displacement <=      0.38(um)
  0 ~  50% cells displacement <=      0.45(um)
  0 ~  60% cells displacement <=      0.51(um)
  0 ~  70% cells displacement <=      0.61(um)
  0 ~  80% cells displacement <=      0.68(um)
  0 ~  90% cells displacement <=      0.77(um)
  0 ~ 100% cells displacement <=      0.97(um)
Information: The net parasitics of block elevator are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066545 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073884 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066545 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073884 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-03-27 18:56:04 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa3154c00): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa3154c00): 64
Total 0.0010 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0057 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x924cfb00): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x924cfb00): 64
Total 0.0009 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         1        324.54  570409088.00          98              0.63      1602
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         1        324.54  570409088.00          98              0.63      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00         1        324.54  570409088.00          98              0.63      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         1        324.54  570409088.00          98              0.63      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xacb5fe30 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xacb5fe30 size all-mem-groups=15769600 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xafaf7110 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xafaf7110 size all-mem-groups=15794176 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602

Enable clock slack update
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              121              121           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.63      1602

Enable clock slack update
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01425244 cumPct:    38.19 estdown: 0.02306407 cumUp:    2 numDown:    7 status= valid
Knee-Processing :  cumEst: 0.02363266 cumPct:    63.33 estdown: 0.01368385 cumUp:    4 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.03449941 cumPct:    92.45 estdown: 0.00281710 cumUp:    7 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.03731651 cumPct:   100.00 estdown: 0.00000000 cumUp:   82 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    383 s ( 0.11 hr) ELAPSE :   2268 s ( 0.63 hr) MEM-PEAK :  1602 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    383 s ( 0.11 hr) ELAPSE :   2268 s ( 0.63 hr) MEM-PEAK :  1602 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                37
number of site rows:                 20
number of locations attempted:     1589
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (821 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (4.216,18.048)
  Legal location: (4.216,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (15.16,9.688)
  Legal location: (15.16,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (19.264,8.016)
  Legal location: (19.264,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (23.672,4.672)
  Legal location: (23.672,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (13.944,3)
  Legal location: (13.944,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (5.28,19.72)
  Legal location: (5.28,19.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (6.192,11.36)
  Legal location: (6.192,11.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (4.52,13.032)
  Legal location: (4.52,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (3,18.048)
  Legal location: (3,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (8.776,13.032)
  Legal location: (8.776,13.032)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066545 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073884 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0067 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa3154c00): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa3154c00): 64
Total 0.0010 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.63      1602
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              121              121           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.63      1602
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.00        0.00      0.00         1        324.54  570276032.00          98              0.63      1602
Place-opt optimization Phase 59 Iter  3         0.00        0.00      0.00         1        324.54  570276032.00          98              0.63      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Place-opt optimization Phase 60 Iter  5         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Place-opt optimization Phase 60 Iter  6         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Place-opt optimization Phase 60 Iter  8         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    383 s ( 0.11 hr) ELAPSE :   2268 s ( 0.63 hr) MEM-PEAK :  1602 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    383 s ( 0.11 hr) ELAPSE :   2268 s ( 0.63 hr) MEM-PEAK :  1602 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                37
number of site rows:                 20
number of locations attempted:     1589
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (821 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (4.216,18.048)
  Legal location: (4.216,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (15.16,9.688)
  Legal location: (15.16,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (19.264,8.016)
  Legal location: (19.264,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (23.672,4.672)
  Legal location: (23.672,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (13.944,3)
  Legal location: (13.944,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (5.28,19.72)
  Legal location: (5.28,19.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (6.192,11.36)
  Legal location: (6.192,11.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (4.52,13.032)
  Legal location: (4.52,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (3,18.048)
  Legal location: (3,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (8.776,13.032)
  Legal location: (8.776,13.032)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066545 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073884 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0064 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x924cfb00): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x924cfb00): 64
Total 0.0010 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.63      1602

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.63      1602

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-03-27 18:56:05 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        324.54  570276032.00          98              0.63      1602
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050036233  3.179565149146  5.567214654587  2.894454387461  6.565921217863  9.017937505874  06.920094809339  8.634339778689  0.781240040852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702248149  3.871840502555  1.424294966690  9.687527899646  6.131807232944  1.465787932247  52.519187611221  9.113554049772  6.373425509427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151337147  76.161663492720  5.135556849990  8.351309668118  3.725192397333  4.436409744586
7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037426705  79.488214402403  9.281770096202  8.525451944100  2.100663501274  7.185897054570
7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966315027  22.945123861198  1.344654041987  7.231221115816  7.536579074860  4.182211295845
6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768021970  16.683889691590  0.067487226772  2.308437214269  0.055885860719  3.265225324446
3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795658072  36.243208731397  7.635144401872  6.252558915947  4.176902049322  2.093712517031
0.435135811519  6.662695826730  8.833424349383  2.924350216216  9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842703132  05.501053448025  5.136345810603  2.135353775634  5.120128741234  7.751813153000
5.220004177603  1.353318338724  6.508164485577  3.718848483731  1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256174711  56.902454674364  0.423208784705  9.434931121693  8.770155819998  9.997231550820
2.625075468503  0.179196142141  1.696278130334  1.418335537515  5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317227472  61.236418120740  0.444363731745  1.380412224984  3.613309610198  6.197453298206
1.031902827924  5.295623407259  5.477269363008  6.963367403103  7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894501463  30.262919304193  4.216083873686  0.381736002479  6.392872477744  1.875405510485
0.500003533179  5.658337845567  2.147545872894  4.543874616565  9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411338318  68.587093996992  2.502630641754  2.395005113823  7.022122393871  8.402962431424
2.940666909687  5.278996466131  8.072329441465  7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316076634  05.869892821220  1.167982092075  8.473966486224  3.056717740238  7.977151503284
5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761859148  20.497470832106  3.932699996186  0.633268531314  2.886301578805  8.179284730072
3.435391226270  0.373267050450  4.947802403928  1.736316139852  5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784859133  98.843957290279  2.637758315344  5.283405961425  3.867463516766  5.291992374740
2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806604886  39.362540445890  2.409368165547  4.994488411154  9.020686714924  4.452201510405
1.691909534590  7.689219704170  9.512091590006  7.443546609230  8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717443371  32.126532762708  3.733649179880  6.838945472637  6.521169669532  7.074520446656
2.623090979409  7.955580726136  9.931131397763  5.100721709625  2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349483292  90.529765369183  1.796153741333  2.773110267821  0.408235891416  2.803562112866
9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485677371  35.424735111254  8.293612559693  3.867148212422  5.421230231661  0.900763227011
2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130434141  30.395273955650  9.437931247792  9.136701442545  9.020209908464  9.978472995117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363108696  80.614939837847  0.936447501117  4.113360364766  9.442469466505  2.395650710874
8.021896473823  8.944014638324  5.316104193421  6.051556578038  1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872994454  85.786063459212  1.786322523465  0.587430846708  0.093398334395  0.985161281239
6.408527442083  4.112383181156  0.490796992250  2.608324646239  5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441565787  40.264685435891  8.112241567600  3.696095173414  1.094270714844  3.881385545006
4.440375020605  3.169766345884  2.299621220116  7.950775967847  3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720613551  78.638176151398  2.681115179280  9.973333236408  2.445867309731  6.227174394385
3.649669819999  7.617591487347  0.877632106393  2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403028173  10.101296325440  5.441034554751  1.012746985896  5.545707166530  6.356249288088
2.078268572536  7.847591334182  6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198234461  50.658045031210  7.158199980667  6.748603982210  7.958456946975  6.204173238711
9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590106744  82.406990108426  8.142622409973  4.607192065224  8.244463494567  3.504871205451
1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397863510  54.257994052547  5.159406520090  6.493221893711  0.170310135135  8.115197162695
8.267308833424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025613631  82.975850935354  0.756377574218  0.412346551812  6.530005920004  1.776032853318
3.387246508164  4.855773718848  4.837311254829  3.680105503386  7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364142327  11.616877234932  4.216960124245  1.199988797230  0.508202325075  4.685031679196
1.421411696278  1.303341418335  5.375155650943  7.909893602913  6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740144433  61.163974580413  5.249875067499  9.101985997452  7.982061731902  8.279246795623
4.072595477269  3.630086963367  4.031037847093  6.415157027411  3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193521605  62.582383581737  3.024728746962  7.777440675404  0.104850200003  5.331796158337
8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992350260  30.263065595006  4.138269476212  6.938717202961  9.314242640666  9.096876778996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220216795  54.776271673967  7.862275400807  0.402386777150  0.032845795897  0.596112012371
4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106493266  23.717383833269  8.313174230491  8.788057979283  2.300723135391  2.262701873267
0.504504947802  4.039281736316  1.398525440544  1.002100661101  2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279363772  17.909968483406  2.614285211553  8.167664091991  8.747402949505  1.365670162150
2.757061856261  1.981344610361  8.147231210715  8.167536577674  8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890340933  15.401997194489  7.111571474776  0.149243252200  0.104051391909  5.345908189219
7.041709512091  5.900067443546  6.092308426814  2.690055883460  7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708473361  25.544329038946  7.726308975259  9.695326874529  9.466562323090  9.794098455580
7.261369931131  3.977635100721  7.096252547515  9.474176900649  3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183279612  61.269855973111  5.678242852325  1.914161603561  6.128669080220  1.956929926031
3.258584450248  0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254929368  58.072636067149  4.124257875320  5.316619700762  7.270112030810  7.178453060747
1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650043790  45.953622336702  6.425481474399  2.084648778471  4.951177167457  7.340474671274
7.214219815920  7.400444331414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847193641  08.597877313361  5.647691896559  7.665051195659  2.108748721896  4.738239444014
6.383245316104  1.934216051556  5.780381737302  4.796392872777  7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212278639  58.710353787431  0.467012447488  6.343959785160  7.812396108527  4.420835612383
1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891911221  48.152706896096  3.734173448360  0.148442681384  0.450064140375  0.206054669766
3.458842299621  2.201167950775  9.678473967786  2.243056717040  2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398368118  84.278502173334  4.364014899957  6.097315027173  8.943853349669  8.199998117591
4.873470877632  1.063932667679  0.780633269831  3.142886301878  8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440644100  78.023214212747  1.858997999897  4.665305156248  7.880882778268  5.725368347591
3.341826354090  2.792637726098  2.365283406261  4.253867463816  7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210815816  22.382379948604  1.822139302546  2.469755004172  7.387119092116  0.867339565048
8.682345947245  8.902409336848  4.394994489711  1.549020686014  9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426914269  57.575437807193  2.652270698553  7.945672304870  7.054511382716  0.128888673433
7.185109939562  7.083733617852  7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547615947  98.786609693222  0.937142524400  4.351357915196  6.626958967308  8.334244993832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354175634  08.228883612347  7.518158984195  2.200040576031  3.533183087246  5.081645355773
7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932521693  34.728154399989  9.972332952392  6.250753485030  1.791961121411  6.962782803341
4.183355375155  6.509437909893  6.029136702642  5.459020209208  4.649978471495  1.177467457734  0.473171274721  4.219815920740  0.444331414637  1.380413624984  83.150692301986  1.974559336151  0.319027079245  2.956234772595  4.772694130086

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.3924     4.3919     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.3924     4.3919     15        0     0.0000        1  570276032
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.3924     4.3919     15        0     0.0000        1  570276032       324.54         98          7         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.3924     4.3919     15        0        1  570276032       324.54         98

Place-opt command complete                CPU:   384 s (  0.11 hr )  ELAPSE:  2269 s (  0.63 hr )  MEM-PEAK:  1602 MB
Place-opt command statistics  CPU=3 sec (0.00 hr) ELAPSED=3 sec (0.00 hr) MEM-PEAK=1.564 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-03-27 18:56:06 / Session: 0.63 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> report_placement
[icc2-lic Thu Mar 27 18:56:06 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Mar 27 18:56:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:56:06 2025
****************************************
  ==================
  Note: Including violations of fixed cells or between fixed pairs of cells. 
        To ignore violations of / between fixed cells, enable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design elevator: 2028.633 microns.
  wire length in design elevator (see through blk pins): 2028.633 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design elevator:
Information: cell Door_Alert_reg is outside of placement area (DPP-401)
Information: cell Weight_Alert_reg is outside of placement area (DPP-401)
Information: cell door_timer_reg[7] is outside of placement area (DPP-401)
Information: cell door_timer_reg[6] is outside of placement area (DPP-401)
     16 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design elevator:
     0 cells placed outside the voltage area which they belong to.

Information: Default error view elevator_dpplace.err is created in GUI error browser. (DPP-054)
1
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:56:06 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:56:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:06 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:56:06 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[1]/QN (DFFASRX1_RVT)       0.10      0.10 r
  ctmTdsLR_1_281/Y (AND2X1_RVT)                    0.03      0.13 r
  ctmTdsLR_2_282/Y (OAI222X1_RVT)                  0.06      0.18 f
  U113/Y (AO22X1_RVT)                              0.03      0.22 f
  U114/Y (NAND2X0_RVT)                             0.06      0.28 r
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.06      0.34 r
  U123/Y (INVX0_RVT)                               0.02      0.36 f
  U125/Y (AO221X1_RVT)                             0.04      0.40 f
  U129/Y (AO22X1_RVT)                              0.04      0.44 f
  copt_h_inst_710/Y (DELLN3X2_RVT)                 0.28      0.72 f
  Out_Current_Floor_reg[1]/D (DFFASRX1_RVT)        0.00      0.72 f
  data arrival time                                          0.72

  clock clk (rise edge)                          100.00    100.00
  clock network delay (propagated)                 0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.03     99.27
  data required time                                        99.27
  ------------------------------------------------------------------------
  data required time                                        99.27
  data arrival time                                         -0.72
  ------------------------------------------------------------------------
  slack (MET)                                               98.55


1
icc2_shell> place_opt
[icc2-lic Thu Mar 27 18:56:24 2025] Command 'place_opt' requires licenses
[icc2-lic Thu Mar 27 18:56:24 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:56:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:24 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:56:24 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:24 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:24 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:56:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:56:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:56:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:24 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:56:24 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:56:24 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:24 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:56:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:56:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:56:24 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-03-27 18:56:24 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xaa801f80 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xaa801f80 size all-mem-groups=15769600 default-mem-group=11616256 util-mem-group=131072

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-03-27 18:56:24 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-03-27 18:56:24 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.

****** eLpp weights (no caps)
Number of nets: 121, of which 120 non-clock nets
Number of nets with 0 toggle rate: 20
Max toggle rate = 0.02, average toggle rate = 0.00101005
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 19.801)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 121
Amt power = 0.1
Non-default weight range: (0.9, 6.8801)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.69497e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
START_CMD: optimize_dft        CPU:    435 s ( 0.12 hr) ELAPSE:   2288 s ( 0.64 hr) MEM-PEAK:  1602 Mb Thu Mar 27 18:56:25 2025
END_CMD: optimize_dft          CPU:    435 s ( 0.12 hr) ELAPSE:   2288 s ( 0.64 hr) MEM-PEAK:  1602 Mb Thu Mar 27 18:56:25 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0063 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x9350fd88): 25
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x9350fd88): 25
Total 0.0009 seconds to load 82 cell instances into cellmap, 82 cells are off site row
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Information: Current block utilization is '0.29020', effective utilization is '0.18659'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:38:07     0.000     0.000   324.542     0.000     0.481         7        15         0     0.000      1602 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:38:07     0.000     0.000   324.542     0.000     0.481         7        15         0     0.000      1602 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.393948, TNHS = 4.430164, NHVP = 15

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:38:07     0.000     0.000   324.542     0.000     0.481         7        15         0     0.000      1602    -0.394

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 121 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[3]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[2]/Q skipped, because it has no valid location
Warning: Pin Weight_Alert_reg/D does not have valid location, buffer-tree root Over_Weight skipped
Warning: Buffert-tree root Weight_Alert_reg/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[0]/Q skipped, because it has no valid location
Warning: Buffert-tree root Direction_reg/Q skipped, because it has no valid location
Warning: Pin door_timer_reg[0]/RSTB does not have valid location, buffer-tree root reset skipped
Warning: Pin Out_Current_Floor_reg[1]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_698/Y skipped
Warning: Pin Out_Current_Floor_reg[1]/SETB does not have valid location, buffer-tree root U79/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_704/Y skipped
Warning: Buffert-tree root Complete_reg/Q skipped, because it has no valid location
Warning: Buffert-tree root Door_Alert_reg/Q skipped, because it has no valid location
Warning: Pin Out_Current_Floor_reg[0]/SETB does not have valid location, buffer-tree root U76/Y skipped
Warning: Pin Complete_reg/D does not have valid location, buffer-tree root U140/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/SETB does not have valid location, buffer-tree root U78/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_695/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/SETB does not have valid location, buffer-tree root U77/Y skipped
Warning: Pin Direction_reg/D does not have valid location, buffer-tree root U138/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/D does not have valid location, buffer-tree root U136/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/D does not have valid location, buffer-tree root ctmTdsLR_1_283/Y skipped
Warning: Pin Out_Current_Floor_reg[1]/D does not have valid location, buffer-tree root U129/Y skipped
Warning: Pin Out_Current_Floor_reg[0]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_701/Y skipped
Warning: Pin door_timer_reg[7]/D does not have valid location, buffer-tree root U92/Y skipped
Warning: Pin Out_Current_Floor_reg[0]/D does not have valid location, buffer-tree root U124/Y skipped
Warning: Pin door_timer_reg[1]/D does not have valid location, buffer-tree root U105/Y skipped
Warning: Pin door_timer_reg[2]/D does not have valid location, buffer-tree root U104/Y skipped
Warning: Pin door_timer_reg[3]/D does not have valid location, buffer-tree root U101/Y skipped
Warning: Pin door_timer_reg[4]/D does not have valid location, buffer-tree root U100/Y skipped
Warning: Pin door_timer_reg[5]/D does not have valid location, buffer-tree root U96/Y skipped
Warning: Pin door_timer_reg[6]/D does not have valid location, buffer-tree root U95/Y skipped
Warning: Pin Door_Alert_reg/D does not have valid location, buffer-tree root U90/Y skipped
Warning: Pin door_timer_reg[0]/D does not have valid location, buffer-tree root U86/Y skipped
Warning: Buffert-tree root door_timer_reg[3]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[5]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[0]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[6]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[0]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[2]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[4]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[7]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[6]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[1]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[0]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[2]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[2]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[4]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[3]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[5]/Q skipped, because it has no valid location
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1086.900024)

Processing Buffer Trees  (ROI) ... 

Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
    [0] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 121 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.04 sec ELAPSE 0 hr : 0 min : 0.04 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:38:08     0.000     0.000   324.542     0.000     0.481         7        15         0     0.000      1602 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:38:08     0.000     0.000   324.542     0.000     0.481         7        15         0     0.000      1602 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-03-27 18:56:25 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:38:08     0.000     0.000   324.542     0.000     0.481         7        15         0     0.000      1602 

Running initial optimization step.
Place-opt command begin                   CPU:   385 s (  0.11 hr )  ELAPSE:  2288 s (  0.64 hr )  MEM-PEAK:  1602 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   385 s (  0.11 hr )  ELAPSE:  2288 s (  0.64 hr )  MEM-PEAK:  1602 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1  570276032
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1  570276032       324.54         98          7         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1  570276032       324.54         98
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   386 s (  0.11 hr )  ELAPSE:  2289 s (  0.64 hr )  MEM-PEAK:  1602 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9a80): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9a80): 64
Total 0.0009 seconds to load 82 cell instances into cellmap, 82 cells are off site row
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0x97f95e30 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0x97f95e30 size all-mem-groups=15851520 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xad9a4460 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xad9a4460 size all-mem-groups=15876096 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

Enable clock slack update
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
INFO: New Levelizer turned on

Enable clock slack update
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-03-27 18:56:26 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-03-27 18:56:26 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-03-27 18:56:26 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-03-27 18:56:26 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0060 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 82 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 7479 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,39.44um,39.44um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 7479 
Net statistics:
Total number of nets     = 123
Number of nets to route  = 96
Number of single or zero port nets = 25
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 96, Total Half Perimeter Wire Length (HPWL) 1093 microns
HPWL   0 ~   50 microns: Net Count       94     Total HPWL          986 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          107 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Average gCell capacity  8.23     on layer (1)    M1
Average gCell capacity  9.88     on layer (2)    M2
Average gCell capacity  5.22     on layer (3)    M3
Average gCell capacity  4.96     on layer (4)    M4
Average gCell capacity  2.59     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  0.91     on layer (7)    M7
Average gCell capacity  0.92     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 10.83         on layer (1)    M1
Average number of tracks per gCell 10.83         on layer (2)    M2
Average number of tracks per gCell 5.46  on layer (3)    M3
Average number of tracks per gCell 5.46  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.42  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.75  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 5760
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7479 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 7479 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 7479 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1027.37
Initial. Layer M1 wire length = 45.89
Initial. Layer M2 wire length = 572.88
Initial. Layer M3 wire length = 408.59
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 454
Initial. Via VIA12SQ_C count = 268
Initial. Via VIA23SQ_C count = 186
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:56:26 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 7479 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1027.37
phase1. Layer M1 wire length = 45.89
phase1. Layer M2 wire length = 572.88
phase1. Layer M3 wire length = 408.59
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 454
phase1. Via VIA12SQ_C count = 268
phase1. Via VIA23SQ_C count = 186
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 7479 

Congestion utilization per direction:
Average vertical track utilization   =  5.07 %
Peak    vertical track utilization   = 42.86 %
Average horizontal track utilization =  3.50 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  135  Proc 7479 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7479 
Using per-layer congestion maps for congestion reduction.
Information: 0.87% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 17.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.29 to 0.29. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 121, of which 120 non-clock nets
Number of nets with 0 toggle rate: 20
Max toggle rate = 0.02, average toggle rate = 0.00101005
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 17.8444)
*** 2 nets are filtered out
Start transferring placement data.

****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 121
Amt power = 0.1
Non-default weight range: (0.9, 6.68444)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.61128e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x8fee7220): 25
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x8fee7220): 25
Total 0.0009 seconds to load 82 cell instances into cellmap, 82 cells are off site row
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
INFO: total number of constant pins: 1
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 1
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0078 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                37
number of site rows:                 20
number of locations attempted:     1774
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (821 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.445 um ( 0.27 row height)
rms weighted cell displacement:   0.445 um ( 0.27 row height)
max cell displacement:            0.843 um ( 0.50 row height)
avg cell displacement:            0.390 um ( 0.23 row height)
avg weighted cell displacement:   0.390 um ( 0.23 row height)
number of cells moved:               81
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U77 (NAND2X0_RVT)
  Input location: (8.2821,7.3949)
  Legal location: (7.712,8.016)
  Displacement:   0.843 um ( 0.50 row height)
Cell: copt_h_inst_751 (DELLN2X2_RVT)
  Input location: (15.4853,15.54)
  Legal location: (15.464,14.704)
  Displacement:   0.836 um ( 0.50 row height)
Cell: ctmTdsLR_3_697 (INVX0_RVT)
  Input location: (11.0452,5.4628)
  Legal location: (10.904,4.672)
  Displacement:   0.803 um ( 0.48 row height)
Cell: U76 (NAND2X0_RVT)
  Input location: (6.8068,7.2414)
  Legal location: (6.8,8.016)
  Displacement:   0.775 um ( 0.46 row height)
Cell: ctmTdsLR_1_695 (NAND2X0_RVT)
  Input location: (11.6247,5.4358)
  Legal location: (11.664,4.672)
  Displacement:   0.765 um ( 0.46 row height)
Cell: U108 (OA22X1_RVT)
  Input location: (18.4732,3.9126)
  Legal location: (18.504,4.672)
  Displacement:   0.760 um ( 0.45 row height)
Cell: U92 (AO22X1_RVT)
  Input location: (5.4853,8.9654)
  Legal location: (5.432,9.688)
  Displacement:   0.725 um ( 0.43 row height)
Cell: U130 (OA221X1_RVT)
  Input location: (15.1128,5.6671)
  Legal location: (15.16,6.344)
  Displacement:   0.679 um ( 0.41 row height)
Cell: U82 (NAND3X0_RVT)
  Input location: (4.5018,19.0594)
  Legal location: (4.52,19.72)
  Displacement:   0.661 um ( 0.40 row height)
Cell: U119 (OR3X2_RVT)
  Input location: (8.2374,10.7033)
  Legal location: (8.168,11.36)
  Displacement:   0.660 um ( 0.39 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 81 out of 98 cells, ratio = 0.826531
Total displacement = 35.113499(um)
Max displacement = 1.191200(um), U77 (9.194100, 7.394900, 6) => (8.624000, 8.016000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.11(um)
  0 ~  20% cells displacement <=      0.21(um)
  0 ~  30% cells displacement <=      0.29(um)
  0 ~  40% cells displacement <=      0.34(um)
  0 ~  50% cells displacement <=      0.42(um)
  0 ~  60% cells displacement <=      0.46(um)
  0 ~  70% cells displacement <=      0.56(um)
  0 ~  80% cells displacement <=      0.62(um)
  0 ~  90% cells displacement <=      0.73(um)
  0 ~ 100% cells displacement <=      1.19(um)
Information: The net parasitics of block elevator are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-03-27 18:56:27 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-03-27 18:56:27 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-03-27 18:56:27 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-03-27 18:56:27 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9540): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9540): 64
Total 0.0010 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a99c0): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a99c0): 64
Total 0.0009 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         1        324.54  570409088.00          98              0.64      1602
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         1        324.54  570409088.00          98              0.64      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00         1        324.54  570409088.00          98              0.64      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         1        324.54  570409088.00          98              0.64      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa8dcafc0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xa8dcafc0 size all-mem-groups=15851520 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa9348e00 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xa9348e00 size all-mem-groups=15876096 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602

Enable clock slack update
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              121              121           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        324.54  570409088.00          98              0.64      1602

Enable clock slack update
Information: Activity propagation will be performed for scenario default.
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01425244 cumPct:    38.19 estdown: 0.02306407 cumUp:    2 numDown:    7 status= valid
Knee-Processing :  cumEst: 0.02363266 cumPct:    63.33 estdown: 0.01368384 cumUp:    4 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.03449941 cumPct:    92.45 estdown: 0.00281710 cumUp:    7 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.03731650 cumPct:   100.00 estdown: 0.00000000 cumUp:   82 numDown:    0 status= valid

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    387 s ( 0.11 hr) ELAPSE :   2290 s ( 0.64 hr) MEM-PEAK :  1602 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    387 s ( 0.11 hr) ELAPSE :   2290 s ( 0.64 hr) MEM-PEAK :  1602 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                37
number of site rows:                 20
number of locations attempted:     1694
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (821 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (7.408,16.376)
  Legal location: (7.408,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (14.096,8.016)
  Legal location: (14.096,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (17.288,9.688)
  Legal location: (17.288,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (23.672,9.688)
  Legal location: (23.672,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (19.872,3)
  Legal location: (19.872,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (3.456,3)
  Legal location: (3.456,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (3,14.704)
  Legal location: (3,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (3.608,13.032)
  Legal location: (3.608,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (5.584,16.376)
  Legal location: (5.584,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (5.736,19.72)
  Legal location: (5.736,19.72)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9a00): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9a00): 64
Total 0.0009 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              121              121           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 59 Iter  3         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 60 Iter  5         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 60 Iter  6         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Place-opt optimization Phase 60 Iter  8         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    387 s ( 0.11 hr) ELAPSE :   2290 s ( 0.64 hr) MEM-PEAK :  1602 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    387 s ( 0.11 hr) ELAPSE :   2290 s ( 0.64 hr) MEM-PEAK :  1602 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           82        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     82
number of references:                37
number of site rows:                 20
number of locations attempted:     1694
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          82 (821 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (7.408,16.376)
  Legal location: (7.408,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (14.096,8.016)
  Legal location: (14.096,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (17.288,9.688)
  Legal location: (17.288,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (23.672,9.688)
  Legal location: (23.672,9.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (19.872,3)
  Legal location: (19.872,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (3.456,3)
  Legal location: (3.456,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (3,14.704)
  Legal location: (3,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (3.608,13.032)
  Legal location: (3.608,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (5.584,16.376)
  Legal location: (5.584,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (5.736,19.72)
  Legal location: (5.736,19.72)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789711 ohm/um, via_r = 0.464416 ohm/cut, c = 0.066342 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.073762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'elevator'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0071 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9b80): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaf3a9b80): 64
Total 0.0011 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         1        324.54  570276032.00          98              0.64      1602

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        324.54  570276032.00          98              0.64      1602
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050039594  3.179565262875  5.567215254587  2.894454387461  6.565921217863  9.017937605874  88.063301209339  8.634327442606  0.781238440852  7.442083111238  3.181157549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351136960  43.390017309427  0.014876732228  4.045005244037  5.020605016976  6.345885729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519199733  81.453001444586  7.609763076807  3.894384164966  9.819999461759  1.487348587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066210127  94.102499754570  7.466562089714  8.788087007826  8.572536484759  1.334183135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657867486  51.109813995845  6.246907074507  2.738710739211  6.086733506504  8.868235094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588446071  40.282827024446  3.794599704577  0.705450968271  6.012888417343  3.718511493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690164932  79.010314217031  0.435167265609  6.662694626730  8.833424049383  2.924351716216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012904123  94.778415853000  5.220036521793  1.353317138724  6.508164185577  3.718849983731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015611999  36.914833250820  2.625007812693  0.179195942141  1.696278830334  1.418336037515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330091019  33.114055998206  1.031934271014  5.295622207259  5.477269063008  6.963368903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287377774  98.892007210485  0.500035987269  5.658336645567  2.147545572894  4.543875116565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212369387  65.429564131424  2.940698353777  5.278995266131  8.072329141465  7.879323978763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671804023  34.994753203284  5.095829403701  1.512370270128  7.396892420513  5.512160327835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630287880  05.196886430072  3.435323670360  0.373266850450  4.947802103928  1.736317639852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746481676  12.218594074740  2.249537580657  9.662159075706  1.856261898134  4.610362314723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068701492  91.479803210405  1.691931988680  7.689218504170  9.512091290006  7.443547109230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116096953  74.091122146656  2.623022323599  7.955589526136  9.931131097763  5.100722209625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040823619141  19.843469412866  9.380252549782  8.426030125858  4.450248725513  6.313594095213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368010550  3.386714941242  2.542123153166  67.940660527011  2.330842161935  2.560746910998  5.851474064042  3.276468197943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020020846  96.918379295117  7.467489188137  3.171273521421  9.815920440044  4.331415137138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246076650  09.335557010874  8.021828827913  8.944013438324  5.316104893421  6.051557078038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639017937  5.058743104670  8.009339963439  07.925068581239  6.408559896173  4.112382981156  0.490796692250  2.608325146239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.109427101484  90.821282845006  4.440307474795  3.169765145884  2.299621920116  7.950776467847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586860973  63.267071694385  3.649691263089  7.617590287347  0.877632806393  2.667670578063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100210066  1.101274718589  6.554570846653  53.396146588088  2.078290926626  7.847590134182  6.354090979263  7.726099736528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.674860418221  0.795845724697  03.244070538711  9.392148430823  8.065047668234  5.947245590240  9.336849939499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446479456  20.544778505451  1.682748466978  7.173432518510  9.939562408373  3.617853272683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031143513  05.155094462695  8.267330287514  3.493831724350  2.162169883179  6.121425725277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041234775181  2.653000622000  98.716939153318  3.387278952254  4.855772518848  4.837311954829  3.680106003386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693877015  5.119998999723  0.050820362507  01.602633379196  1.421443040368  1.303340218335  5.375155350943  7.909894102913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984361330  9.910198619745  2.798206203190  75.296848495623  4.072527821359  3.630085763367  4.031037547093  6.415158527411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479639287  2.777744187540  4.010485150000  82.358398858337  8.455604591635  8.728943343874  6.165659912178  6.390170875058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424394066  16.013478478996  4.661340426419  4.414656679322  4.787635591811  2.219114010369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284609589  27.513714712371  4.701219740982  7.205134312169  8.278351098268  1.183726690997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072443539  69.289303573267  0.504536391992  4.039280536316  1.398525140544  1.002101161101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425386746  3.816766529199  1.874740324950  08.382272862150  2.757093200351  1.981343410361  8.147231910715  8.167537077674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154902068  6.014924445220  0.010405269190  42.362500889219  7.041731966181  5.900066243546  6.092308126814  2.690056383460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637652116  9.969532707452  9.946656362309  56.711690155580  7.261391385221  3.977634900721  7.096252247515  9.474177400649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821040823  5.191416280356  1.612866038022  58.973521626031  3.258516804338  0.255135113593  5.952135054075  6.345121628041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422542123  0.531661090076  2.727011333081  54.195055760747  1.109917205564  3.640422076467  6.979434632421  6.938771655119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.208464997847  1.495117846745  24.367076371274  7.214241269010  7.400443131414  6.371380113524  9.843614809910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874902189  11.755831144014  6.383277760294  1.934215851556  5.780381437302  4.796393372777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708009339  8.634395098516  0.781239740852  21.447437312383  1.811592844886  9.922501408324  6.462395706413  8.237023622693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006544037  07.223656369766  3.458874643711  2.201166750775  9.678473667786  2.243057217040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385464966  45.116590817591  4.873402221722  1.063931467679  0.780633969831  3.142887801878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088307826  32.742960047591  3.341858708180  2.792636526098  2.365283106261  4.253868963816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711039211  17.884931265048  8.682377391335  8.902408136848  4.394994189711  1.549021186014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451268271  17.145480373433  7.185131383652  7.083732417852  7.726838646772  6.376522669969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695926730  35.351846693832  9.243534516259  1.831795921424  2.252773811567  8.210409735191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177603  1.353318438724  12.008247055773  7.188416281401  2.548292480105  5.033867849412  4.225422730531
6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230050820  2.625075468503  0.179196242141  63.989384503341  4.183387729245  6.509436709893  6.029136402642  5.459021709208

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.3943     4.4377     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.3943     4.4377     15        0     0.0000        1  570276032
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.3943     4.4377     15        0     0.0000        1  570276032       324.54         98          7         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.3943     4.4377     15        0        1  570276032       324.54         98

Place-opt command complete                CPU:   388 s (  0.11 hr )  ELAPSE:  2291 s (  0.64 hr )  MEM-PEAK:  1602 MB
Place-opt command statistics  CPU=3 sec (0.00 hr) ELAPSED=3 sec (0.00 hr) MEM-PEAK=1.564 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-03-27 18:56:28 / Session: 0.64 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:57:19 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-909      Warn   1          set_load constraint %load on %type %object with max capacitance ...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 43 EMS messages : 0 errors, 42 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  LGL-003      Warn   16         Standard cell instance %s is not placed.
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 21 non-EMS messages : 0 errors, 18 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Mar27185719.log'.
1
icc2_shell> set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
icc2_shell> report_clock_settings
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
 Report : clock settings
 Design : elevator
 Date   : Thu Mar 27 18:57:19 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 15.000
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32rvt_c/DELLN1X2_RVT              5.083               1.024         16.000
saed32rvt_c/DELLN2X2_RVT              6.608               1.024         16.000
saed32rvt_c/DELLN3X2_RVT              9.657               1.024         16.000
saed32rvt_c/NBUFFX16_RVT              6.099               1.024         82.000
saed32rvt_c/NBUFFX2_RVT               2.033               1.024         16.000
saed32rvt_c/NBUFFX32_RVT             10.674               1.024        168.000
saed32rvt_c/NBUFFX4_RVT               2.541               1.024         32.000
saed32rvt_c/NBUFFX8_RVT               3.812               1.024         64.000
saed32rvt_c/AOBUFX1_RVT               7.116               1.024          8.000
saed32rvt_c/AOBUFX2_RVT               6.608               1.024         16.000
saed32rvt_c/AOBUFX4_RVT               8.133               1.024         32.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32rvt_c/IBUFFX16_RVT              6.608               1.024         82.000
saed32rvt_c/IBUFFX2_RVT               2.541               1.024         16.000
saed32rvt_c/IBUFFX32_RVT             11.691               1.024        168.000
saed32rvt_c/IBUFFX4_RVT               3.050               1.024         32.000
saed32rvt_c/IBUFFX8_RVT               4.320               1.024         64.000
saed32rvt_c/INVX0_RVT                 1.271               1.024          8.000
saed32rvt_c/INVX16_RVT                5.083               1.024         82.000
saed32rvt_c/INVX1_RVT                 1.271               1.024          8.000
saed32rvt_c/INVX2_RVT                 1.525               1.024         16.000
saed32rvt_c/INVX32_RVT                9.149               1.024        168.000
saed32rvt_c/INVX4_RVT                 2.033               1.024         32.000
saed32rvt_c/INVX8_RVT                 3.050               1.024         64.000
saed32rvt_c/AOINVX1_RVT               7.116               1.024          8.000
saed32rvt_c/AOINVX2_RVT               7.624               1.024         16.000
saed32rvt_c/AOINVX4_RVT               8.641               1.024         32.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
icc2_shell> report_qor -summary
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
        -summary
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:19 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)            98.55           0.00              0

Design             (Hold)             -0.39          -4.44             15
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            324.54
Cell Area (netlist and physical only):          324.54
Nets with DRC Violations:        1
1
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:19 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[1]/QN (DFFASRX1_RVT)       0.10      0.10 r
  ctmTdsLR_1_281/Y (AND2X1_RVT)                    0.03      0.13 r
  ctmTdsLR_2_282/Y (OAI222X1_RVT)                  0.06      0.18 f
  U113/Y (AO22X1_RVT)                              0.03      0.21 f
  U114/Y (NAND2X0_RVT)                             0.06      0.28 r
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.06      0.34 r
  U123/Y (INVX0_RVT)                               0.02      0.36 f
  U125/Y (AO221X1_RVT)                             0.04      0.40 f
  U129/Y (AO22X1_RVT)                              0.04      0.44 f
  copt_h_inst_710/Y (DELLN3X2_RVT)                 0.28      0.72 f
  Out_Current_Floor_reg[1]/D (DFFASRX1_RVT)        0.00      0.72 f
  data arrival time                                          0.72

  clock clk (rise edge)                          100.00    100.00
  clock network delay (propagated)                 0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.03     99.27
  data required time                                        99.27
  ------------------------------------------------------------------------
  data required time                                        99.27
  data arrival time                                         -0.72
  ------------------------------------------------------------------------
  slack (MET)                                               98.55


1
icc2_shell> clock_opt
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'clock_opt' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-03-27 18:57:19 / Session: 0.65 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
ERROR: Cannot run multiple iterations of clock_opt final_opto in GRE mode. 
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-03-27 18:57:19 / Session: 0.65 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:19 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[1]/QN (DFFASRX1_RVT)       0.10      0.10 r
  ctmTdsLR_1_281/Y (AND2X1_RVT)                    0.03      0.13 r
  ctmTdsLR_2_282/Y (OAI222X1_RVT)                  0.06      0.18 f
  U113/Y (AO22X1_RVT)                              0.03      0.21 f
  U114/Y (NAND2X0_RVT)                             0.06      0.28 r
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.06      0.34 r
  U123/Y (INVX0_RVT)                               0.02      0.36 f
  U125/Y (AO221X1_RVT)                             0.04      0.40 f
  U129/Y (AO22X1_RVT)                              0.04      0.44 f
  copt_h_inst_710/Y (DELLN3X2_RVT)                 0.28      0.72 f
  Out_Current_Floor_reg[1]/D (DFFASRX1_RVT)        0.00      0.72 f
  data arrival time                                          0.72

  clock clk (rise edge)                          100.00    100.00
  clock network delay (propagated)                 0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.03     99.27
  data required time                                        99.27
  ------------------------------------------------------------------------
  data required time                                        99.27
  data arrival time                                         -0.72
  ------------------------------------------------------------------------
  slack (MET)                                               98.55


1
icc2_shell> #routing
icc2_shell> #set_routing_rule all -clear -default_rule -min_routing_layer 1 -max_routing_layer 9
icc2_shell> check_design -checks pre_route_stage
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:57:19 2025
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 42 EMS messages : 0 errors, 41 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  ZRT-022      Warn   1          Cannot find a default contact code for layer %s.
  ZRT-027      Warn   1          Ignore %d top cell ports with no pins.
  ZRT-064      Error  16         Cell %s is not placed.
  ZRT-619      Info   1          Via ladder engine would be activated for pattern must join conne...
  ZRT-703      Info   1          Option route.detail.force_end_on_preferred_grid will be ignored ...
  ZRT-706      Info   1          When applicable layer based tapering will taper up to %.2f in di...
  ZRT-707      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ZRT-718      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ----------------------------------------------------------------------------------------------------
  Total 23 non-EMS messages : 16 errors, 2 warnings, 5 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Mar27185719.log'.
1
icc2_shell> route_auto -max_detail_route_iterations 30
[icc2-lic Thu Mar 27 18:57:20 2025] Command 'route_auto' requires licenses
[icc2-lic Thu Mar 27 18:57:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-03-27 18:57:20 / Session: 0.65 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Warning: max_routing_layer is not set in the design.
Information: The net parasitics of block elevator are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,39.44um,39.44um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 7479 
Net statistics:
Total number of nets     = 123
Number of nets to route  = 96
Number of single or zero port nets = 25
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 96, Total Half Perimeter Wire Length (HPWL) 1028 microns
HPWL   0 ~   50 microns: Net Count       94     Total HPWL          920 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          108 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Average gCell capacity  8.26     on layer (1)    M1
Average gCell capacity  9.88     on layer (2)    M2
Average gCell capacity  5.22     on layer (3)    M3
Average gCell capacity  4.96     on layer (4)    M4
Average gCell capacity  2.59     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  0.91     on layer (7)    M7
Average gCell capacity  0.92     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 10.83         on layer (1)    M1
Average number of tracks per gCell 10.83         on layer (2)    M2
Average number of tracks per gCell 5.46  on layer (3)    M3
Average number of tracks per gCell 5.46  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.42  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.75  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 5760
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7479 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 7479 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.09%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.17%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.17%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 947.39
Initial. Layer M1 wire length = 37.27
Initial. Layer M2 wire length = 531.53
Initial. Layer M3 wire length = 378.59
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 407
Initial. Via VIA12SQ_C count = 253
Initial. Via VIA23SQ_C count = 154
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:57:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 945.96
phase1. Layer M1 wire length = 35.84
phase1. Layer M2 wire length = 531.53
phase1. Layer M3 wire length = 378.59
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 406
phase1. Via VIA12SQ_C count = 252
phase1. Via VIA23SQ_C count = 154
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Mar 27 18:57:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 945.96
phase2. Layer M1 wire length = 35.84
phase2. Layer M2 wire length = 531.53
phase2. Layer M3 wire length = 378.59
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 406
phase2. Via VIA12SQ_C count = 252
phase2. Via VIA23SQ_C count = 154
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 

Congestion utilization per direction:
Average vertical track utilization   =  4.61 %
Peak    vertical track utilization   = 41.67 %
Average horizontal track utilization =  3.08 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 7479 

Start track assignment

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 7479 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 204 of 746


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 7479 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 7479 

Number of wires with overlap after iteration 1 = 108 of 556


Wire length and via report:
---------------------------
Number of M1 wires: 66            : 0
Number of M2 wires: 328                  VIA12SQ_C: 276
Number of M3 wires: 158                  VIA23SQ_C: 260
Number of M4 wires: 4            VIA34SQ_C: 8
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 556               vias: 544

Total M1 wire length: 49.4
Total M2 wire length: 566.3
Total M3 wire length: 410.0
Total M4 wire length: 4.9
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1030.5

Longest M1 wire length: 20.7
Longest M2 wire length: 28.6
Longest M3 wire length: 28.9
Longest M4 wire length: 3.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   32  Proc 7479 
Total number of nets = 123, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    3
Routed  7/9 Partitions, Violations =    3
Routed  8/9 Partitions, Violations =    3
Routed  9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used   91  Alloctr   92  Proc 7479 

End DR iteration 0 with 9 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 7479 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 7479 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1030 micron
Total Number of Contacts =             524
Total Number of Wires =                547
Total Number of PtConns =              69
Total Number of Routed Wires =       547
Total Routed Wire Length =           1022 micron
Total Number of Routed Contacts =       524
        Layer             M1 :         53 micron
        Layer             M2 :        563 micron
        Layer             M3 :        403 micron
        Layer             M4 :          2 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :          6
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        246
        Via        VIA12SQ_C :        240
        Via   VIA12SQ_C(rot) :         28
        Via       VIA12BAR_C :          2
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 123
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-03-27 18:57:20 / Session: 0.65 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
icc2_shell> route_eco
[icc2-lic Thu Mar 27 18:57:20 2025] Command 'route_eco' requires licenses
[icc2-lic Thu Mar 27 18:57:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:20 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 123 nets, 0 global routed, 96 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/elevator_8752_599955200.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   23  Proc 7479 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 7479 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 7479 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   22  Alloctr   23  Proc 7479 
Num of eco nets = 123
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'


Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   91  Alloctr   92  Proc 7479 

Total Wire Length =                    1030 micron
Total Number of Contacts =             524
Total Number of Wires =                547
Total Number of PtConns =              69
Total Number of Routed Wires =       547
Total Routed Wire Length =           1022 micron
Total Number of Routed Contacts =       524
        Layer             M1 :         53 micron
        Layer             M2 :        563 micron
        Layer             M3 :        403 micron
        Layer             M4 :          2 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :          6
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        246
        Via        VIA12SQ_C :        240
        Via   VIA12SQ_C(rot) :         28
        Via       VIA12BAR_C :          2
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 123)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 7479 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   22  Alloctr   23  Proc 7479 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1030 micron
Total Number of Contacts =             524
Total Number of Wires =                547
Total Number of PtConns =              69
Total Number of Routed Wires =       547
Total Routed Wire Length =           1022 micron
Total Number of Routed Contacts =       524
        Layer             M1 :         53 micron
        Layer             M2 :        563 micron
        Layer             M3 :        403 micron
        Layer             M4 :          2 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :          6
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        246
        Via        VIA12SQ_C :        240
        Via   VIA12SQ_C(rot) :         28
        Via       VIA12BAR_C :          2
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 123
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1030 micron
Total Number of Contacts =             524
Total Number of Wires =                547
Total Number of PtConns =              69
Total Number of Routed Wires =       547
Total Routed Wire Length =           1022 micron
Total Number of Routed Contacts =       524
        Layer             M1 :         53 micron
        Layer             M2 :        563 micron
        Layer             M3 :        403 micron
        Layer             M4 :          2 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :          6
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        246
        Via        VIA12SQ_C :        240
        Via   VIA12SQ_C(rot) :         28
        Via       VIA12BAR_C :          2
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.19% (1 / 524 vias)
 
    Layer VIA1       =  0.37% (1      / 271     vias)
        Weight 1     =  0.37% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.63% (270     vias)
    Layer VIA2       =  0.00% (0      / 247     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (247     vias)
    Layer VIA3       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7479 
icc2_shell> route_opt
[icc2-lic Thu Mar 27 18:57:21 2025] Command 'route_opt' requires licenses
[icc2-lic Thu Mar 27 18:57:21 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:21 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:21 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:21 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:21 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:21 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:21 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:21 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:21 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:21 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:21 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:21 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:21 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:21 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-03-27 18:57:21 / Session: 0.65 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Deserialized np data
INFO: timer data loaded from /tmp/elevator_8752_599955200.timdat
Route-opt command begin                   CPU:   391 s (  0.11 hr )  ELAPSE:  2344 s (  0.65 hr )  MEM-PEAK:  1602 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 96 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 96, across physical hierarchy nets = 0, parasitics cached nets = 96, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   391 s (  0.11 hr )  ELAPSE:  2344 s (  0.65 hr )  MEM-PEAK:  1602 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.3985     4.5529     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.3985     4.5529     15        0     0.0000        0  570276032
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.3985     4.5529     15        0     0.0000        0  570276032       324.54         98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.3985     4.5529     15        0        0  570276032       324.54         98
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:   392 s (  0.11 hr )  ELAPSE:  2344 s (  0.65 hr )  MEM-PEAK:  1602 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 86 total shapes.
Layer M2: cached 0 shapes out of 391 total shapes.
Cached 294 vias out of 1547 total vias.
Total 0.0125 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x96a1c880): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x96a1c880): 64
Total 0.0014 seconds to load 82 cell instances into cellmap
Moveable cells: 82; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
96 out of 120 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 121 nets have been analyzed
Only data route nets/shapes. Estimated current stage is after clock and data detail route stage
Average cell width 1.5219, cell height 1.6720, cell area 2.5445 for total 82 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Total 25 nets have their routing open (data: 24 nets, clock: 1 nets). This will cause problems for extraction, timing and post-route optimization. Some examples of open nets are listed below. (ROPT-004)
  n45
  n46
  n47
  n48
  n49
  n50
  n51
  n52
  n54
  n55
Warning: Many nets are not fully detailed routed. Some examples are listed below. (ROPT-006)
  n45
  n46
  n47
  n48
  n49
  n50
  n51
  n52
  n54
  n55
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


INFO: New Levelizer turned on
Route-opt optimization Phase 2 Iter  1          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 2 Iter  2          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602


Route-opt optimization Phase 4 Iter  1          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 4 Iter  2          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 4 Iter  3          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 4 Iter  4          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 4 Iter  5          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 4 Iter  6          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 4 Iter  7          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 4 Iter  8          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602

Route-opt optimization Phase 5 Iter  1          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  2          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  3          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  4          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  5          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  6          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  7          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  8          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter  9          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter 10          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter 11          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter 12          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter 13          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Route-opt optimization Phase 5 Iter 14          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602

Route-opt optimization Phase 6 Iter  1          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
INFO: New Levelizer turned on

Route-opt optimization Phase 7 Iter  1          0.00        0.00      5.14         0        324.54  570276032.00          98              0.65      1602
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 7 Iter  2          0.00        0.00      2.93         0        534.97  935164608.00          98              0.65      1602
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)

Route-opt route preserve complete         CPU:   392 s (  0.11 hr )  ELAPSE:  2345 s (  0.65 hr )  MEM-PEAK:  1602 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/elevator_8752_599955200.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Mar 27 18:57:22 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Mar 27 18:57:22 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:22 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:22 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:22 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:22 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:22 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:22 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:22 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:22 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:22 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 121 total shapes.
Layer M2: cached 0 shapes out of 429 total shapes.
Cached 294 vias out of 1613 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 38 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23          118        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    118
number of references:                38
number of site rows:                 20
number of locations attempted:    15494
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         118 (1651 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            1.734 um ( 1.04 row height)
rms weighted cell displacement:   1.734 um ( 1.04 row height)
max cell displacement:            4.135 um ( 2.47 row height)
avg cell displacement:            1.463 um ( 0.87 row height)
avg weighted cell displacement:   1.463 um ( 0.87 row height)
number of cells moved:              107
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ropt_h_inst_791 (DELLN1X2_RVT)
  Input location: (13.944,13.032)
  Legal location: (16.376,16.376)
  Displacement:   4.135 um ( 2.47 row height)
Cell: U77 (NAND2X0_RVT)
  Input location: (7.712,8.016)
  Legal location: (9.688,4.672)
  Displacement:   3.884 um ( 2.32 row height)
Cell: U89 (NAND2X0_RVT)
  Input location: (4.824,11.36)
  Legal location: (4.52,8.016)
  Displacement:   3.358 um ( 2.01 row height)
Cell: ctmTdsLR_1_283 (MUX21X1_RVT)
  Input location: (10.904,3)
  Legal location: (13.792,4.672)
  Displacement:   3.337 um ( 2.00 row height)
Cell: ropt_h_inst_778 (DELLN2X2_RVT)
  Input location: (23.216,8.016)
  Legal location: (25.952,6.344)
  Displacement:   3.206 um ( 1.92 row height)
Cell: ctmTdsLR_3_700 (INVX0_RVT)
  Input location: (9.84,3)
  Legal location: (13.032,3)
  Displacement:   3.192 um ( 1.91 row height)
Cell: ropt_h_inst_792 (NBUFFX2_RVT)
  Input location: (6.344,11.36)
  Legal location: (8.776,9.688)
  Displacement:   2.951 um ( 1.77 row height)
Cell: U109 (NAND3X0_RVT)
  Input location: (19.872,6.344)
  Legal location: (22.76,6.344)
  Displacement:   2.888 um ( 1.73 row height)
Cell: ctmTdsLR_2_282 (OAI222X1_RVT)
  Input location: (21.088,4.672)
  Legal location: (23.976,4.672)
  Displacement:   2.888 um ( 1.73 row height)
Cell: U116 (NAND2X0_RVT)
  Input location: (21.088,6.344)
  Legal location: (23.824,6.344)
  Displacement:   2.736 um ( 1.64 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 0.154
Total Legalizer Wall Time: 0.156
----------------------------------------------------------------

Route-opt legalization complete           CPU:   392 s (  0.11 hr )  ELAPSE:  2345 s (  0.65 hr )  MEM-PEAK:  1602 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   23  Proc 7479 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 7479 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 7479 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   22  Alloctr   23  Proc 7479 
Num of eco nets = 159
Num of open eco nets = 117
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 7479 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,39.44um,39.44um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 7479 
Net statistics:
Total number of nets     = 159
Number of nets to route  = 117
Number of single or zero port nets = 36
99 nets are partially connected,
 of which 89 are detail routed and 30 are global routed.
6 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 117, Total Half Perimeter Wire Length (HPWL) 1395 microns
HPWL   0 ~   50 microns: Net Count      115     Total HPWL         1280 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          115 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Average gCell capacity  7.31     on layer (1)    M1
Average gCell capacity  9.81     on layer (2)    M2
Average gCell capacity  5.22     on layer (3)    M3
Average gCell capacity  4.96     on layer (4)    M4
Average gCell capacity  2.59     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  0.91     on layer (7)    M7
Average gCell capacity  0.92     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 10.83         on layer (1)    M1
Average number of tracks per gCell 10.83         on layer (2)    M2
Average number of tracks per gCell 5.46  on layer (3)    M3
Average number of tracks per gCell 5.46  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.42  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.75  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 5760
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7479 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7479 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 7479 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    49 Max = 3 GRCs =    37 (3.21%)
Initial. H routing: Overflow =    47 Max = 3 (GRCs =  3) GRCs =    32 (5.56%)
Initial. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     5 (0.87%)
Initial. M1         Overflow =    45 Max = 3 (GRCs =  3) GRCs =    30 (5.21%)
Initial. M2         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     5 (0.87%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.35%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 573.25
Initial. Layer M1 wire length = 34.52
Initial. Layer M2 wire length = 300.53
Initial. Layer M3 wire length = 238.19
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 414
Initial. Via VIA12SQ_C count = 244
Initial. Via VIA23SQ_C count = 170
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 18:57:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    38 Max = 3 GRCs =    28 (2.43%)
phase1. H routing: Overflow =    37 Max = 3 (GRCs =  1) GRCs =    25 (4.34%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.52%)
phase1. M1         Overflow =    37 Max = 3 (GRCs =  1) GRCs =    25 (4.34%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.52%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 575.46
phase1. Layer M1 wire length = 34.52
phase1. Layer M2 wire length = 303.22
phase1. Layer M3 wire length = 236.12
phase1. Layer M4 wire length = 1.60
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 414
phase1. Via VIA12SQ_C count = 241
phase1. Via VIA23SQ_C count = 171
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Mar 27 18:57:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    35 Max = 3 GRCs =    27 (2.34%)
phase2. H routing: Overflow =    34 Max = 3 (GRCs =  1) GRCs =    24 (4.17%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.52%)
phase2. M1         Overflow =    34 Max = 3 (GRCs =  1) GRCs =    24 (4.17%)
phase2. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.52%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 575.59
phase2. Layer M1 wire length = 34.52
phase2. Layer M2 wire length = 303.35
phase2. Layer M3 wire length = 236.12
phase2. Layer M4 wire length = 1.60
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 414
phase2. Via VIA12SQ_C count = 241
phase2. Via VIA23SQ_C count = 171
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Mar 27 18:57:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    35 Max = 3 GRCs =    27 (2.34%)
phase3. H routing: Overflow =    34 Max = 3 (GRCs =  1) GRCs =    24 (4.17%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.52%)
phase3. M1         Overflow =    34 Max = 3 (GRCs =  1) GRCs =    24 (4.17%)
phase3. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.52%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 575.59
phase3. Layer M1 wire length = 34.52
phase3. Layer M2 wire length = 303.35
phase3. Layer M3 wire length = 236.12
phase3. Layer M4 wire length = 1.60
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 414
phase3. Via VIA12SQ_C count = 241
phase3. Via VIA23SQ_C count = 171
phase3. Via VIA34SQ_C count = 2
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Warning: Net n109 has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 

Congestion utilization per direction:
Average vertical track utilization   =  6.33 %
Peak    vertical track utilization   = 64.29 %
Average horizontal track utilization =  4.88 %
Peak    horizontal track utilization = 70.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 7479 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 7479 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   58  Alloctr   59  Proc 7479 

Start track assignment

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 7479 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 585 of 1106


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   23  Proc 7479 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   23  Proc 7479 

Number of wires with overlap after iteration 1 = 351 of 929


Wire length and via report:
---------------------------
Number of M1 wires: 144                   : 0
Number of M2 wires: 484                  VIA12SQ_C: 357
Number of M3 wires: 277                  VIA23SQ_C: 411
Number of M4 wires: 23           VIA34SQ_C: 35
Number of M5 wires: 1            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 929               vias: 805

Total M1 wire length: 32.1
Total M2 wire length: 351.0
Total M3 wire length: 347.2
Total M4 wire length: 26.7
Total M5 wire length: 2.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 759.5

Longest M1 wire length: 2.3
Longest M2 wire length: 24.9
Longest M3 wire length: 15.2
Longest M4 wire length: 3.6
Longest M5 wire length: 2.4
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 7479 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: CDR] Total (MB): Used   22  Alloctr   23  Proc 7479 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Total number of nets = 159, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    2
Routed  7/9 Partitions, Violations =    11
Routed  8/9 Partitions, Violations =    11
Routed  9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used   91  Alloctr   92  Proc 7479 

End DR iteration 0 with 9 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = tmp_net1
Net 2 = Request_Floor[3]
Net 3 = Request_Floor[2]
Net 4 = Request_Floor[1]
Net 5 = Request_Floor[0]
Net 6 = In_Current_Floor[3]
Net 7 = In_Current_Floor[2]
Net 8 = In_Current_Floor[1]
Net 9 = In_Current_Floor[0]
Net 10 = Over_Weight
Net 11 = Door_Open
Net 12 = Floor_Sensor
Net 13 = reset
Net 14 = Out_Current_Floor[3]
Net 15 = Out_Current_Floor[2]
Net 16 = Out_Current_Floor[1]
Net 17 = Out_Current_Floor[0]
Net 18 = Direction
Net 19 = Complete
Net 20 = Door_Alert
Net 21 = Weight_Alert
Net 22 = n53
Net 23 = n57
Net 24 = n58
Net 25 = n59
Net 26 = n61
Net 27 = n64
Net 28 = n66
Net 29 = n67
Net 30 = n68
Net 31 = n70
Net 32 = n71
Net 33 = n72
Net 34 = n73
Net 35 = n74
Net 36 = n75
Net 37 = n76
Net 38 = n77
Net 39 = n78
Net 40 = n79
Net 41 = n80
Net 42 = n81
Net 43 = n82
Net 44 = n83
Net 45 = n84
Net 46 = n87
Net 47 = n88
Net 48 = n89
Net 49 = n90
Net 50 = n91
Net 51 = n92
Net 52 = tmp_net2
Net 53 = n94
Net 54 = n95
Net 55 = n96
Net 56 = n97
Net 57 = n98
Net 58 = tmp_net3
Net 59 = n100
Net 60 = n101
Net 61 = n102
Net 62 = n103
Net 63 = n104
Net 64 = n105
Net 65 = n106
Net 66 = n107
Net 67 = n108
Net 68 = n109
Net 69 = n110
Net 70 = n111
Net 71 = n112
Net 72 = n113
Net 73 = n114
Net 74 = n116
Net 75 = n117
Net 76 = n118
Net 77 = n119
Net 78 = n120
Net 79 = n122
Net 80 = HFSNET_0
Net 81 = tmp_net0
Net 82 = door_timer[7]
Net 83 = door_timer[6]
Net 84 = door_timer[5]
Net 85 = door_timer[4]
Net 86 = door_timer[3]
Net 87 = door_timer[2]
Net 88 = door_timer[1]
Net 89 = door_timer[0]
Net 90 = tmp_net4
Net 91 = tmp_net5
Net 92 = tmp_net6
Net 93 = tmp_net7
Net 94 = tmp_net8
Net 95 = optlc_net_36
Net 96 = ropt_net_37
Net 97 = ropt_net_38
Net 98 = ropt_net_39
Net 99 = ropt_net_40
Net 100 = ropt_net_41
.... and 31 other nets
Total number of changed nets = 131 (out of 159)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 7479 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   22  Alloctr   23  Proc 7479 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1420 micron
Total Number of Contacts =             761
Total Number of Wires =                866
Total Number of PtConns =              107
Total Number of Routed Wires =       865
Total Routed Wire Length =           1407 micron
Total Number of Routed Contacts =       761
        Layer             M1 :         52 micron
        Layer             M2 :        721 micron
        Layer             M3 :        618 micron
        Layer             M4 :         14 micron
        Layer             M5 :          2 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          2
        Via        VIA34SQ_C :         20
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :        403
        Via        VIA12SQ_C :        288
        Via   VIA12SQ_C(rot) :         42
        Via       VIA12BAR_C :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 159
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1420 micron
Total Number of Contacts =             761
Total Number of Wires =                866
Total Number of PtConns =              107
Total Number of Routed Wires =       865
Total Routed Wire Length =           1407 micron
Total Number of Routed Contacts =       761
        Layer             M1 :         52 micron
        Layer             M2 :        721 micron
        Layer             M3 :        618 micron
        Layer             M4 :         14 micron
        Layer             M5 :          2 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          2
        Via        VIA34SQ_C :         20
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :        403
        Via        VIA12SQ_C :        288
        Via   VIA12SQ_C(rot) :         42
        Via       VIA12BAR_C :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 131 nets with eco mode
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7479 

Route-opt ECO routing complete            CPU:   393 s (  0.11 hr )  ELAPSE:  2346 s (  0.65 hr )  MEM-PEAK:  1602 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050039771  3.179565276441  5.567215254587  2.894454387461  6.565921217863  9.017937605874  88.063301209339  8.634327442606  0.781238440852  7.442083111238  3.181157549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294095438  9.687527244839  6.131808732944  1.465787932247  8.763589181122  1.911351036960  43.390017309427  0.014876732228  4.045005244037
5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  25.378991468118  3.725122341423  4.436407044586
7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  51.521540002403  9.281768760229  8.525449344100
2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  1.425386746381  6.766529199187  94.429842705136  5.679694504365  7.061855061198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  68.566623886014  9.244484654100  4.051690709534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  74.000336817852  7.726860390862  6.376520969969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100750547  6.252547960130  4.176901149322  2.093711017031  0.435135811519  6.662695826730  35.351846693832  9.243534516259  1.831795921424
2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426067531  8.584450497672  5.136313393595  2.135354075634  5.120128041234  7.751812653000  46.543416976031  3.533136825374  5.081657255773
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 159 nets, 0 global routed, 121 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 121 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 157, routed nets = 121, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.3611     2.5694      8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.3611     2.5694      8        0     0.0000        0  943434752
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.3611     2.5694      8        0     0.0000        0  943434752       535.48        134
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.3611     2.5694      8        0        0  943434752       535.48        134

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization complete                 0.00        0.00      2.90         0        535.48  943434752.00         134              0.65      1602

Route-opt command complete                CPU:   393 s (  0.11 hr )  ELAPSE:  2346 s (  0.65 hr )  MEM-PEAK:  1602 MB
Route-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.564 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-03-27 18:57:23 / Session: 0.65 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> report_timing
[icc2-lic Thu Mar 27 18:57:23 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 18:57:23 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:23 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:23 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:23 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:23 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:23 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:23 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:23 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:23 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:23 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:23 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  Out_Current_Floor_reg[3]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[3]/Q (DFFASRX1_RVT)        0.11      0.11 f
  ropt_h_inst_778/Y (DELLN2X2_RVT)                 0.16      0.27 f
  ropt_h_inst_777/Y (DELLN3X2_RVT)                 0.28      0.55 f
  U113/Y (AO22X1_RVT)                              0.04      0.60 f
  U114/Y (NAND2X0_RVT)                             0.03      0.63 r
  ropt_h_inst_790/Y (DELLN2X2_RVT)                 0.14      0.77 r
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.06      0.83 r
  U123/Y (INVX0_RVT)                               0.02      0.85 f
  U124/Y (AO22X1_RVT)                              0.04      0.89 f
  ropt_h_inst_768/Y (DELLN3X2_RVT)                 0.27      1.17 f
  ropt_h_inst_769/Y (DELLN1X2_RVT)                 0.11      1.28 f
  copt_h_inst_717/Y (DELLN1X2_RVT)                 0.12      1.40 f
  Out_Current_Floor_reg[0]/D (DFFASRX1_RVT)        0.00      1.40 f
  data arrival time                                          1.40

  clock clk (rise edge)                          100.00    100.00
  clock network delay (propagated)                 0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[0]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.03     99.27
  data required time                                        99.27
  ------------------------------------------------------------------------
  data required time                                        99.27
  data arrival time                                         -1.40
  ------------------------------------------------------------------------
  slack (MET)                                               97.88


1
icc2_shell> report_routing_corridors
****************************************
Report : report_routing_corridors
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:23 2025
****************************************
1
icc2_shell> #signoff_check_drc -auto_eco true
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar 27 18:57:23 2025
Command check_pg_drc finished at Thu Mar 27 18:57:23 2025
CPU usage for check_pg_drc: 0.05 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.05 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Detected more than 20 short violations. Skip checking short violations
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Weight_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected open violation for Net VDD. BBox: (-4.7900 0.9470)(37.3400 37.3400). (RT-585)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[4]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[5]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[6]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[7]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Weight_Alert_reg. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[2]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[1]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[3]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[0]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Complete_reg. Cell2: Door_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Direction_reg. Cell2: Door_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[0]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[1]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[2]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[3]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[4]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[5]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[6]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[7]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected open violation for Net VSS. BBox: (-4.7900 -0.0300)(38.0400 38.0400). (RT-585)
Information: Detected open violation for Net ropt_net_40. BBox: (-0.8630 0.1480)(15.1250 14.0290). (RT-585)
Information: Detected open violation for Net ropt_net_59. BBox: (-0.8630 0.1480)(20.5970 14.0290). (RT-585)
Information: Detected open violation for Net ropt_net_54. BBox: (-0.8630 0.1480)(26.3730 7.3410). (RT-585)
Information: Detected open violation for Net n115. BBox: (-0.5750 0.1540)(3.7250 15.5190). (RT-585)
Information: Detected open violation for Net n114. BBox: (-0.5750 0.1540)(4.1810 13.9990). (RT-585)
Information: Detected open violation for Net Weight_Alert. BBox: (-0.8630 0.1480)(10.7170 12.1750). (RT-585)
Information: Detected open violation for Net Complete. BBox: (-0.8630 0.1480)(10.3510 39.4400). (RT-585)
Information: Detected open violation for Net Over_Weight. BBox: (-4.2370 0.5530)(19.7750 39.4400). (RT-585)
Information: Detected open violation for Net ropt_net_41. BBox: (-4.2370 0.5530)(11.8710 7.9000). (RT-585)
Information: Detected open violation for Net door_timer[0]. BBox: (-0.8630 0.1480)(5.9430 7.3110). (RT-585)
Information: Detected open violation for Net door_timer[1]. BBox: (-0.8630 0.1480)(5.5490 7.3110). (RT-585)
Information: Detected open violation for Net door_timer[2]. BBox: (-0.8630 0.1480)(4.7290 7.1590). (RT-585)
Information: Detected open violation for Net door_timer[3]. BBox: (-0.8630 0.1480)(6.7650 21.5990). (RT-585)
Information: Detected open violation for Net Out_Current_Floor[2]. BBox: (-0.8630 0.0000)(19.0150 5.3640). (RT-585)
Information: Detected open violation for Net door_timer[6]. BBox: (-0.8630 0.1480)(9.4870 17.9510). (RT-585)
Information: Detected open violation for Net Door_Alert. BBox: (-0.8630 0.1480)(9.5910 27.0710). (RT-585)
Information: Detected open violation for Net Out_Current_Floor[0]. BBox: (-0.8630 0.1480)(39.4400 10.5030). (RT-585)
Information: Detected open violation for Net n119. BBox: (-0.5750 0.1540)(23.1810 11.2630). (RT-585)
Detected more than 20 open violations. Skip checking open violations.
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 159.
Total number of short violations is 20.
Total number of open nets is 20.
Open nets are Over_Weight ropt_net_54 Out_Current_Floor[2] ropt_net_59 Out_Current_Floor[0] ropt_net_40 Complete Door_Alert Weight_Alert VDD VSS n114 n115 n119 door_timer[6] door_timer[3] door_timer[2] door_timer[1] door_timer[0] ropt_net_41 ...
Total number of floating route violations is 0.

Elapsed =    0:00:00, CPU =    0:00:00
1
icc2_shell> save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'elevator_lib:elevator.design'
1
icc2_shell> fix_drc
Error: unknown command 'fix_drc' (CMD-005)
icc2_shell> route_detail -max_number_iterations 50
[icc2-lic Thu Mar 27 19:02:27 2025] Command 'route_detail' requires licenses
[icc2-lic Thu Mar 27 19:02:27 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:02:27 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:02:27 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:02:27 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:02:27 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:02:27 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:02:27 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:02:27 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:02:27 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:02:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:02:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:02:27 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:02:27 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:02:27 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:02:27 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:02:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:02:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:02:27 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block elevator are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   32  Proc 7480 
Total number of nets = 159, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   88  Alloctr   88  Proc    0 
[Iter 0] Total (MB): Used   91  Alloctr   92  Proc 7480 

End DR iteration 0 with 9 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 7480 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 7480 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1420 micron
Total Number of Contacts =             761
Total Number of Wires =                866
Total Number of PtConns =              107
Total Number of Routed Wires =       865
Total Routed Wire Length =           1407 micron
Total Number of Routed Contacts =       761
        Layer             M1 :         51 micron
        Layer             M2 :        721 micron
        Layer             M3 :        618 micron
        Layer             M4 :         14 micron
        Layer             M5 :          2 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          2
        Via        VIA34SQ_C :         20
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :        403
        Via        VIA12SQ_C :        288
        Via   VIA12SQ_C(rot) :         42
        Via       VIA12BAR_C :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 761 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 407     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (407     vias)
    Layer VIA3       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 159
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar 27 19:03:13 2025
Command check_pg_drc finished at Thu Mar 27 19:03:13 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Detected more than 20 short violations. Skip checking short violations
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Weight_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected open violation for Net VDD. BBox: (-4.7900 0.9470)(37.3400 37.3400). (RT-585)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[4]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[5]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[6]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[7]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Weight_Alert_reg. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[2]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[1]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[3]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[0]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Complete_reg. Cell2: Door_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Direction_reg. Cell2: Door_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[0]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[1]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[2]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[3]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[4]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[5]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[6]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[7]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected open violation for Net VSS. BBox: (-4.7900 -0.0300)(38.0400 38.0400). (RT-585)
Information: Detected open violation for Net ropt_net_40. BBox: (-0.8630 0.1480)(15.1250 14.0290). (RT-585)
Information: Detected open violation for Net ropt_net_59. BBox: (-0.8630 0.1480)(20.5970 14.0290). (RT-585)
Information: Detected open violation for Net ropt_net_54. BBox: (-0.8630 0.1480)(26.3730 7.3410). (RT-585)
Information: Detected open violation for Net n115. BBox: (-0.5750 0.1540)(3.7250 15.5190). (RT-585)
Information: Detected open violation for Net n114. BBox: (-0.5750 0.1540)(4.1810 13.9990). (RT-585)
Information: Detected open violation for Net Weight_Alert. BBox: (-0.8630 0.1480)(10.7170 12.1750). (RT-585)
Information: Detected open violation for Net Complete. BBox: (-0.8630 0.1480)(10.3510 39.4400). (RT-585)
Information: Detected open violation for Net Over_Weight. BBox: (-4.2370 0.5530)(19.7750 39.4400). (RT-585)
Information: Detected open violation for Net ropt_net_41. BBox: (-4.2370 0.5530)(11.8710 7.9000). (RT-585)
Information: Detected open violation for Net door_timer[0]. BBox: (-0.8630 0.1480)(5.9430 7.3110). (RT-585)
Information: Detected open violation for Net door_timer[1]. BBox: (-0.8630 0.1480)(5.5490 7.3110). (RT-585)
Information: Detected open violation for Net door_timer[2]. BBox: (-0.8630 0.1480)(4.7290 7.1590). (RT-585)
Information: Detected open violation for Net door_timer[3]. BBox: (-0.8630 0.1480)(6.7650 21.5990). (RT-585)
Information: Detected open violation for Net Out_Current_Floor[2]. BBox: (-0.8630 0.0000)(19.0150 5.3640). (RT-585)
Information: Detected open violation for Net door_timer[6]. BBox: (-0.8630 0.1480)(9.4870 17.9510). (RT-585)
Information: Detected open violation for Net Door_Alert. BBox: (-0.8630 0.1480)(9.5910 27.0710). (RT-585)
Information: Detected open violation for Net Out_Current_Floor[0]. BBox: (-0.8630 0.1480)(39.4400 10.5030). (RT-585)
Information: Detected open violation for Net n119. BBox: (-0.5750 0.1540)(23.1810 11.2630). (RT-585)
Detected more than 20 open violations. Skip checking open violations.
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 159.
Total number of short violations is 20.
Total number of open nets is 20.
Open nets are Over_Weight ropt_net_54 Out_Current_Floor[2] ropt_net_59 Out_Current_Floor[0] ropt_net_40 Complete Door_Alert Weight_Alert VDD VSS n114 n115 n119 door_timer[6] door_timer[3] door_timer[2] door_timer[1] door_timer[0] ropt_net_41 ...
Total number of floating route violations is 0.

Elapsed =    0:00:00, CPU =    0:00:00
1
icc2_shell> save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'elevator_lib:elevator.design'
1
icc2_shell> check_design -checks pre_placement_stage
[icc2-lic Thu Mar 27 19:05:13 2025] Command 'check_design' requires licenses
[icc2-lic Thu Mar 27 19:05:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 19:05:13 2025
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 42 EMS messages : 0 errors, 41 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173    Info   1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Mar27190513.log'.
1
icc2_shell> create_placement -floorplan
[icc2-lic Thu Mar 27 19:05:13 2025] Command 'create_placement' requires licenses
[icc2-lic Thu Mar 27 19:05:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ece.nitdgp.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for elevator, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Thu Mar 27 19:05:13 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Mar 27 19:05:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 19:05:13 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design elevator: 2399.580 microns.
  wire length in design elevator (see through blk pins): 2399.580 microns.
  ------------------
  Total wire length: 2399.580 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design elevator:
Information: cell Door_Alert_reg is outside of placement area (DPP-401)
Information: cell Weight_Alert_reg is outside of placement area (DPP-401)
Information: cell door_timer_reg[7] is outside of placement area (DPP-401)
Information: cell door_timer_reg[6] is outside of placement area (DPP-401)
     16 cells have placement violation.
  ------------------------------------
  Total 16 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design elevator:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design elevator: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view elevator_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.05. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.05. (DPUI-903)
Information: Peak memory usage for create_placement : 1602 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Thu Mar 27 19:05:13 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Mar 27 19:05:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 146 total shapes.
Layer M2: cached 0 shapes out of 571 total shapes.
Cached 294 vias out of 1784 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0061 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 38 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23          118        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    118
number of references:                38
number of site rows:                 20
number of locations attempted:     1781
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         118 (1651 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.467 um ( 0.28 row height)
rms weighted cell displacement:   0.467 um ( 0.28 row height)
max cell displacement:            0.820 um ( 0.49 row height)
avg cell displacement:            0.406 um ( 0.24 row height)
avg weighted cell displacement:   0.406 um ( 0.24 row height)
number of cells moved:              118
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U99 (AND3X1_RVT)
  Input location: (10.0748,15.5586)
  Legal location: (10.144,16.376)
  Displacement:   0.820 um ( 0.49 row height)
Cell: ropt_h_inst_773 (DELLN2X2_RVT)
  Input location: (11.6584,12.174)
  Legal location: (11.664,11.36)
  Displacement:   0.814 um ( 0.49 row height)
Cell: U98 (AO21X1_RVT)
  Input location: (8.4976,17.1895)
  Legal location: (8.472,16.376)
  Displacement:   0.814 um ( 0.49 row height)
Cell: U86 (AO21X1_RVT)
  Input location: (3.1658,20.608)
  Legal location: (3.152,21.392)
  Displacement:   0.784 um ( 0.47 row height)
Cell: U91 (AND3X1_RVT)
  Input location: (4.397,17.1564)
  Legal location: (4.368,16.376)
  Displacement:   0.781 um ( 0.47 row height)
Cell: ctmTdsLR_1_704 (NAND2X0_RVT)
  Input location: (9.904,3.7778)
  Legal location: (9.84,3)
  Displacement:   0.780 um ( 0.47 row height)
Cell: ctmTdsLR_1_701 (NAND2X0_RVT)
  Input location: (8.3138,3.6098)
  Legal location: (8.776,3)
  Displacement:   0.765 um ( 0.46 row height)
Cell: ropt_h_inst_765 (DELLN3X2_RVT)
  Input location: (3.4426,27.1713)
  Legal location: (3.456,26.408)
  Displacement:   0.763 um ( 0.46 row height)
Cell: copt_h_inst_720 (DELLN3X2_RVT)
  Input location: (15.6678,12.1201)
  Legal location: (15.616,11.36)
  Displacement:   0.762 um ( 0.46 row height)
Cell: ropt_h_inst_780 (NBUFFX2_RVT)
  Input location: (4.3656,5.5855)
  Legal location: (4.368,6.344)
  Displacement:   0.759 um ( 0.45 row height)

Legalization succeeded.
Total Legalizer CPU: 0.059
Total Legalizer Wall Time: 0.060
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> place_pins -self
[icc2-lic Thu Mar 27 19:05:13 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Mar 27 19:05:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 2 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block elevator on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
elevator               M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 8577 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,41.11um,41.11um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   50  Proc 8577 
Net statistics:
Total number of nets to route for block pin placement     = 23
Number of interface nets to route for block pin placement = 23
Number of single or zero port nets = 2
20 nets are partially connected,
 of which 20 are detail routed and 0 are global routed.
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 40, Total Half Perimeter Wire Length (HPWL) 915 microns
HPWL   0 ~   50 microns: Net Count       40     Total HPWL          915 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   50  Alloctr   50  Proc 8577 
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 15 gCells
Average gCell capacity  16.65    on layer (1)    M1
Average gCell capacity  14.97    on layer (2)    M2
Average gCell capacity  8.00     on layer (3)    M3
Average gCell capacity  8.13     on layer (4)    M4
Average gCell capacity  4.47     on layer (5)    M5
Average gCell capacity  3.93     on layer (6)    M6
Average gCell capacity  1.78     on layer (7)    M7
Average gCell capacity  1.78     on layer (8)    M8
Average gCell capacity  1.13     on layer (9)    M9
Average gCell capacity  0.47     on layer (10)   MRDL
Average number of tracks per gCell 18.80         on layer (1)    M1
Average number of tracks per gCell 18.80         on layer (2)    M2
Average number of tracks per gCell 9.47  on layer (3)    M3
Average number of tracks per gCell 9.47  on layer (4)    M4
Average number of tracks per gCell 4.80  on layer (5)    M5
Average number of tracks per gCell 4.80  on layer (6)    M6
Average number of tracks per gCell 2.47  on layer (7)    M7
Average number of tracks per gCell 2.47  on layer (8)    M8
Average number of tracks per gCell 1.27  on layer (9)    M9
Average number of tracks per gCell 0.60  on layer (10)   MRDL
Number of gCells = 2250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 8577 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 8577 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 8577 
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 15 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   62  Alloctr   63  Proc 8577 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 15 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   62  Alloctr   63  Proc 8577 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 183.09
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 96.86
Initial. Layer M3 wire length = 72.52
Initial. Layer M4 wire length = 13.71
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 33
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 3
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   62  Alloctr   63  Proc 8577 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Global Routing] Total (MB): Used   62  Alloctr   63  Proc 8577 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 8577 
CPU Time for Global Route: 00:00:00.07u 00:00:00.01s 00:00:00.08e: 
Number of block ports: 21
Number of block pin locations assigned from router: 20
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 0
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.01s 00:00:00.08e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Thu Mar 27 19:05:13 2025] Command 'place_opt' requires licenses
[icc2-lic Thu Mar 27 19:05:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:13 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:13 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 159 nets, 0 global routed, 121 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0x99cb8ee0 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0x99cb8ee0 size all-mem-groups=15851520 default-mem-group=11616256 util-mem-group=131072

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-03-27 19:05:13 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 121 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 157, routed nets = 121, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.

****** eLpp weights (no caps)
Number of nets: 157, of which 156 non-clock nets
Number of nets with 0 toggle rate: 27
Max toggle rate = 0.02, average toggle rate = 0.000994787
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 20.1048)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 157
Amt power = 0.1
Non-default weight range: (0.9, 6.91048)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.02389e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
START_CMD: optimize_dft        CPU:    468 s ( 0.13 hr) ELAPSE:   2817 s ( 0.78 hr) MEM-PEAK:  1602 Mb Thu Mar 27 19:05:14 2025
END_CMD: optimize_dft          CPU:    468 s ( 0.13 hr) ELAPSE:   2817 s ( 0.78 hr) MEM-PEAK:  1602 Mb Thu Mar 27 19:05:14 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 159 nets, 0 global routed, 121 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 121 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 157, routed nets = 121, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0066 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x946c3310): 25
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x946c3310): 25
Total 0.0012 seconds to load 118 cell instances into cellmap, 118 cells are off site row
Moveable cells: 118; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
121 out of 156 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 157 nets have been analyzed
Average cell width 2.1267, cell height 1.6720, cell area 3.5559 for total 118 placed and application fixed cells
Information: Current block utilization is '0.47890', effective utilization is '0.37523'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:46:56     0.000     0.000   535.481     0.000     0.000        43        15         0     0.000      1602 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:46:57     0.000     0.000   535.481     0.000     0.000        43        15         0     0.000      1602 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.357130, TNHS = 2.546242, NHVP = 8

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:46:57     0.000     0.000   535.481     0.000     0.000        43        15         0     0.000      1602    -0.357

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 157 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Warning: Buffert-tree root Out_Current_Floor_reg[3]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[2]/Q skipped, because it has no valid location
Warning: Pin Weight_Alert_reg/D does not have valid location, buffer-tree root Over_Weight skipped
Warning: Buffert-tree root Weight_Alert_reg/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[0]/Q skipped, because it has no valid location
Warning: Buffert-tree root Direction_reg/Q skipped, because it has no valid location
Warning: Pin door_timer_reg[0]/RSTB does not have valid location, buffer-tree root reset skipped
Warning: Pin Out_Current_Floor_reg[1]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_698/Y skipped
Warning: Pin Out_Current_Floor_reg[1]/SETB does not have valid location, buffer-tree root U79/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_704/Y skipped
Warning: Buffert-tree root Complete_reg/Q skipped, because it has no valid location
Warning: Buffert-tree root Door_Alert_reg/Q skipped, because it has no valid location
Warning: Pin Out_Current_Floor_reg[0]/SETB does not have valid location, buffer-tree root U76/Y skipped
Warning: Pin Complete_reg/D does not have valid location, buffer-tree root U140/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/SETB does not have valid location, buffer-tree root U78/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_695/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/SETB does not have valid location, buffer-tree root U77/Y skipped
Warning: Pin Direction_reg/D does not have valid location, buffer-tree root U138/Y skipped
Warning: Pin Out_Current_Floor_reg[3]/D does not have valid location, buffer-tree root U136/Y skipped
Warning: Pin Out_Current_Floor_reg[2]/D does not have valid location, buffer-tree root ctmTdsLR_1_283/Y skipped
Warning: Pin Out_Current_Floor_reg[1]/D does not have valid location, buffer-tree root U129/Y skipped
Warning: Pin Out_Current_Floor_reg[0]/RSTB does not have valid location, buffer-tree root ctmTdsLR_1_701/Y skipped
Warning: Pin door_timer_reg[7]/D does not have valid location, buffer-tree root U92/Y skipped
Warning: Pin Out_Current_Floor_reg[0]/D does not have valid location, buffer-tree root U124/Y skipped
Warning: Pin door_timer_reg[1]/D does not have valid location, buffer-tree root U105/Y skipped
Warning: Pin door_timer_reg[2]/D does not have valid location, buffer-tree root U104/Y skipped
Warning: Pin door_timer_reg[3]/D does not have valid location, buffer-tree root U101/Y skipped
Warning: Pin door_timer_reg[4]/D does not have valid location, buffer-tree root U100/Y skipped
Warning: Pin door_timer_reg[5]/D does not have valid location, buffer-tree root U96/Y skipped
Warning: Pin door_timer_reg[6]/D does not have valid location, buffer-tree root U95/Y skipped
Warning: Pin Door_Alert_reg/D does not have valid location, buffer-tree root U90/Y skipped
Warning: Pin door_timer_reg[0]/D does not have valid location, buffer-tree root U86/Y skipped
Warning: Buffert-tree root door_timer_reg[3]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[5]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[0]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[6]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[0]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[2]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[4]/QN skipped, because it has no valid location
Warning: Buffert-tree root Out_Current_Floor_reg[1]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[7]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[6]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[1]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[0]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[2]/QN skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[2]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[1]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[4]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[3]/Q skipped, because it has no valid location
Warning: Buffert-tree root door_timer_reg[5]/Q skipped, because it has no valid location
Found 0 buffer-tree drivers
No violators found
WINFO: 157 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.05 sec ELAPSE 0 hr : 0 min : 0.05 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.357130, TNHS = 2.546242, NHVP = 8

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:46:57     0.000     0.000   535.481     0.000     0.000        43        15         0     0.000      1602    -0.357


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.357130, TNHS = 2.546242, NHVP = 8

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:46:57     0.000     0.000   535.481     0.000     0.000        43        15         0     0.000      1602    -0.357

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-03-27 19:05:14 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 159 nets, 0 global routed, 121 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 121 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 157, routed nets = 121, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:46:57     0.000     0.000   535.481     0.000     0.000        43        15         0     0.000      1602 

Running initial optimization step.
Place-opt command begin                   CPU:   405 s (  0.11 hr )  ELAPSE:  2817 s (  0.78 hr )  MEM-PEAK:  1602 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   405 s (  0.11 hr )  ELAPSE:  2817 s (  0.78 hr )  MEM-PEAK:  1602 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  943431360
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  943431360       535.48        134         43         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  943431360       535.48        134
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   406 s (  0.11 hr )  ELAPSE:  2818 s (  0.78 hr )  MEM-PEAK:  1602 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0057 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9e7d880): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9e7d880): 64
Total 0.0012 seconds to load 118 cell instances into cellmap, 118 cells are off site row
Moveable cells: 118; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
121 out of 156 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 157 nets have been analyzed
Average cell width 2.1267, cell height 1.6720, cell area 3.5559 for total 118 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xd6fe0690 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xd6fe0690 size all-mem-groups=15933440 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0x9a441030 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0x9a441030 size all-mem-groups=15958016 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Place-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        535.48  943431360.00         134              0.78      1602
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789014 ohm/um, via_r = 0.463513 ohm/cut, c = 0.067445 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669288 ohm/um, via_r = 0.582897 ohm/cut, c = 0.075230 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 120 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 119 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 118 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 119 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 118 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 117 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 116 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 115 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 114 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 113 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 112 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 111 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 110 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 109 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 109 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 108 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 107 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 106 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 105 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 104 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 103 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 102 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 101 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 100 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 100 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 99 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 98 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 97 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 96 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 95 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 94 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 93 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 93 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 92 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 91 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 90 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 89 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 88 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 88 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 87 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 87 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)

Enable clock slack update
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
INFO: New Levelizer turned on

Enable clock slack update
Information: Activity propagation will be performed for scenario default.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 84 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 8577 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 8577 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,39.44um,39.44um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 8577 
Net statistics:
Total number of nets     = 125
Number of nets to route  = 96
Number of single or zero port nets = 27
87 nets are partially connected,
 of which 87 are detail routed and 0 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 96, Total Half Perimeter Wire Length (HPWL) 1653 microns
HPWL   0 ~   50 microns: Net Count       94     Total HPWL         1537 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          116 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 8577 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Average gCell capacity  8.19     on layer (1)    M1
Average gCell capacity  9.88     on layer (2)    M2
Average gCell capacity  5.22     on layer (3)    M3
Average gCell capacity  4.96     on layer (4)    M4
Average gCell capacity  2.59     on layer (5)    M5
Average gCell capacity  2.09     on layer (6)    M6
Average gCell capacity  0.91     on layer (7)    M7
Average gCell capacity  0.92     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 10.83         on layer (1)    M1
Average number of tracks per gCell 10.83         on layer (2)    M2
Average number of tracks per gCell 5.46  on layer (3)    M3
Average number of tracks per gCell 5.46  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.42  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.75  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 5760
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 8577 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 8577 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 8577 
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 8577 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 8577 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     3 (0.26%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.35%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.17%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.35%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.17%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 578.94
Initial. Layer M1 wire length = 51.34
Initial. Layer M2 wire length = 346.21
Initial. Layer M3 wire length = 181.38
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 377
Initial. Via VIA12SQ_C count = 231
Initial. Via VIA23SQ_C count = 146
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Mar 27 19:05:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 24 gCells x 24 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 8577 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 579.70
phase1. Layer M1 wire length = 49.60
phase1. Layer M2 wire length = 340.74
phase1. Layer M3 wire length = 183.13
phase1. Layer M4 wire length = 6.24
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 380
phase1. Via VIA12SQ_C count = 230
phase1. Via VIA23SQ_C count = 148
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 8577 

Congestion utilization per direction:
Average vertical track utilization   =  5.88 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  4.42 %
Peak    horizontal track utilization = 60.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  136  Proc 8577 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8577 
Using per-layer congestion maps for congestion reduction.
Information: 1.91% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 13.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.30 to 0.30. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 87 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 123, routed nets = 87, across physical hierarchy nets = 0, parasitics cached nets = 87, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
ORB: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189 (3.971 nominal)  MaxRC = 0.078167
ORB: Fast Target = 0.036930 ( 1.294 nominal )
ORB: stageDelay=0.058904, stageLength=4488435
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Note - message 'POW-005' limit (10) exceeded. Remainder will be suppressed.
****** eLpp weights (with caps)
Number of nets: 123, of which 122 non-clock nets
Number of nets with 0 toggle rate: 20
Max toggle rate = 0.02, average toggle rate = 0.00100685
Max non-clock toggle rate = 0.00326986
eLpp weight range = (0, 18.2162)
*** 2 nets are filtered out
Start transferring placement data.

****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 123
Amt power = 0.1
Non-default weight range: (0.9, 6.72162)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block elevator are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.85052e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 125 nets, 0 global routed, 87 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 87 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 123, routed nets = 87, across physical hierarchy nets = 0, parasitics cached nets = 87, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0070 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa4d1acd0): 25
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 5(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa4d1acd0): 25
Total 0.0012 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
87 out of 122 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 123 nets have been analyzed
Average cell width 1.5797, cell height 1.6720, cell area 2.6413 for total 84 placed and application fixed cells
INFO: total number of constant pins: 1
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 1
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789677 ohm/um, via_r = 0.464371 ohm/cut, c = 0.067024 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669289 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074652 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 119 total shapes.
Layer M2: cached 0 shapes out of 413 total shapes.
Cached 294 vias out of 1574 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                37
number of site rows:                 20
number of locations attempted:     2003
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (873 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.561 um ( 0.34 row height)
rms weighted cell displacement:   0.561 um ( 0.34 row height)
max cell displacement:            0.920 um ( 0.55 row height)
avg cell displacement:            0.507 um ( 0.30 row height)
avg weighted cell displacement:   0.507 um ( 0.30 row height)
number of cells moved:               83
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U107 (OR2X1_RVT)
  Input location: (26.0132,5.5897)
  Legal location: (25.952,4.672)
  Displacement:   0.920 um ( 0.55 row height)
Cell: ctmTdsLR_2_705 (INVX0_RVT)
  Input location: (7.0788,5.5075)
  Legal location: (7.104,6.344)
  Displacement:   0.837 um ( 0.50 row height)
Cell: U125 (AO221X1_RVT)
  Input location: (22.6727,12.1996)
  Legal location: (22.608,13.032)
  Displacement:   0.835 um ( 0.50 row height)
Cell: copt_h_inst_710 (DELLN3X2_RVT)
  Input location: (28.4137,8.8432)
  Legal location: (28.384,8.016)
  Displacement:   0.828 um ( 0.50 row height)
Cell: ctmTdsLR_2_282 (OAI222X1_RVT)
  Input location: (21.0593,3.8665)
  Legal location: (21.088,4.672)
  Displacement:   0.806 um ( 0.48 row height)
Cell: U104 (AO222X1_RVT)
  Input location: (4.6684,8.8156)
  Legal location: (4.672,8.016)
  Displacement:   0.800 um ( 0.48 row height)
Cell: U108 (OA22X1_RVT)
  Input location: (19.1949,3.8904)
  Legal location: (19.264,4.672)
  Displacement:   0.785 um ( 0.47 row height)
Cell: U140 (OA21X1_RVT)
  Input location: (23.6671,15.6059)
  Legal location: (23.672,16.376)
  Displacement:   0.770 um ( 0.46 row height)
Cell: U100 (AO222X1_RVT)
  Input location: (10.1522,13.7958)
  Legal location: (10.144,13.032)
  Displacement:   0.764 um ( 0.46 row height)
Cell: U95 (AO222X1_RVT)
  Input location: (4.6312,20.6298)
  Legal location: (4.672,21.392)
  Displacement:   0.763 um ( 0.46 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 83 out of 100 cells, ratio = 0.830000
Total displacement = 44.232300(um)
Max displacement = 0.978900(um), U107 (27.229200, 5.589700, 6) => (27.167999, 4.672000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.13(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.33(um)
  0 ~  40% cells displacement <=      0.47(um)
  0 ~  50% cells displacement <=      0.60(um)
  0 ~  60% cells displacement <=      0.66(um)
  0 ~  70% cells displacement <=      0.73(um)
  0 ~  80% cells displacement <=      0.76(um)
  0 ~  90% cells displacement <=      0.80(um)
  0 ~ 100% cells displacement <=      0.98(um)
Information: The net parasitics of block elevator are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 125 nets, 0 global routed, 86 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789677 ohm/um, via_r = 0.464371 ohm/cut, c = 0.067024 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669289 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074652 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 123, routed nets = 86, across physical hierarchy nets = 0, parasitics cached nets = 87, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 125 nets, 0 global routed, 86 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789677 ohm/um, via_r = 0.464371 ohm/cut, c = 0.067024 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669289 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074652 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 123, routed nets = 86, across physical hierarchy nets = 0, parasitics cached nets = 87, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-03-27 19:05:17 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0069 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9e33e40): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9e33e40): 64
Total 0.0011 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
86 out of 122 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 123 nets have been analyzed
Average cell width 1.5797, cell height 1.6720, cell area 2.6413 for total 84 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0066 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9e33b00): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9e33b00): 64
Total 0.0010 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
86 out of 122 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 123 nets have been analyzed
Average cell width 1.5797, cell height 1.6720, cell area 2.6413 for total 84 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa59de310 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xa59de310 size all-mem-groups=15933440 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DCMT: 0xa57cfb90 numThreads=1 threadSpecificMemGroups=0
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
DCMT: 0xa57cfb90 size all-mem-groups=15958016 default-mem-group=11616256 util-mem-group=131072
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602

Enable clock slack update
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              123              123           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        337.76  588342336.00         100              0.78      1602
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 85 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)

Enable clock slack update
Information: Activity propagation will be performed for scenario default.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01425244 cumPct:    35.94 estdown: 0.02540405 cumUp:    2 numDown:    8 status= valid
Knee-Processing :  cumEst: 0.02363266 cumPct:    59.59 estdown: 0.01602382 cumUp:    4 numDown:    6 status= valid
Knee-Processing :  cumEst: 0.02831910 cumPct:    71.41 estdown: 0.01133738 cumUp:    5 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.03965648 cumPct:   100.00 estdown: 0.00000000 cumUp:   84 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-03-27 19:05:18 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-03-27 19:05:18 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    409 s ( 0.11 hr) ELAPSE :   2821 s ( 0.78 hr) MEM-PEAK :  1602 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    409 s ( 0.11 hr) ELAPSE :   2821 s ( 0.78 hr) MEM-PEAK :  1602 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 119 total shapes.
Layer M2: cached 0 shapes out of 413 total shapes.
Cached 294 vias out of 1574 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0060 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                37
number of site rows:                 20
number of locations attempted:     1795
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (873 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (4.976,16.376)
  Legal location: (4.976,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (21.24,13.032)
  Legal location: (21.24,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (22.912,14.704)
  Legal location: (22.912,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (26.256,6.344)
  Legal location: (26.256,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (18.2,3)
  Legal location: (18.2,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (3.152,8.016)
  Legal location: (3.152,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (8.472,14.704)
  Legal location: (8.472,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (5.28,14.704)
  Legal location: (5.28,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (3.304,19.72)
  Legal location: (3.304,19.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (11.056,18.048)
  Legal location: (11.056,18.048)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 125 nets, 0 global routed, 86 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789677 ohm/um, via_r = 0.464371 ohm/cut, c = 0.067024 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669289 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074652 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 123, routed nets = 86, across physical hierarchy nets = 0, parasitics cached nets = 87, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-03-27 19:05:18 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-03-27 19:05:18 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa887fc80): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa887fc80): 64
Total 0.0009 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
86 out of 122 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 123 nets have been analyzed
Average cell width 1.5797, cell height 1.6720, cell area 2.6413 for total 84 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        211.6          0.0              123              123           0
M2                          213.1         21.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization Phase 59 Iter  3         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization Phase 60 Iter  5         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization Phase 60 Iter  6         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization Phase 60 Iter  8         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 85 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.127645
new cutoff lpd: 2.13436e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1133 / 0.1133)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-03-27 19:05:19 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-03-27 19:05:19 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    409 s ( 0.11 hr) ELAPSE :   2821 s ( 0.78 hr) MEM-PEAK :  1602 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    409 s ( 0.11 hr) ELAPSE :   2821 s ( 0.78 hr) MEM-PEAK :  1602 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 119 total shapes.
Layer M2: cached 0 shapes out of 413 total shapes.
Cached 294 vias out of 1574 total vias.

Legalizing Top Level Design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0059 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1118.23           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                37
number of site rows:                 20
number of locations attempted:     1795
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (873 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U91 (AND3X1_RVT)
  Input location: (4.976,16.376)
  Legal location: (4.976,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U127 (AND2X1_RVT)
  Input location: (21.24,13.032)
  Legal location: (21.24,13.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U126 (AND2X1_RVT)
  Input location: (22.912,14.704)
  Legal location: (22.912,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1_RVT)
  Input location: (26.256,6.344)
  Legal location: (26.256,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_281 (AND2X1_RVT)
  Input location: (18.2,3)
  Legal location: (18.2,3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AND2X1_RVT)
  Input location: (3.152,8.016)
  Legal location: (3.152,8.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND2X1_RVT)
  Input location: (8.472,14.704)
  Legal location: (8.472,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (5.28,14.704)
  Legal location: (5.28,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X1_RVT)
  Input location: (3.304,19.72)
  Legal location: (3.304,19.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND3X1_RVT)
  Input location: (11.056,18.048)
  Legal location: (11.056,18.048)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block elevator are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'elevator_lib:elevator.design'. (TIM-125)
Information: Design elevator has 125 nets, 0 global routed, 86 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design elevator  (NEX-011)
Information: r = 1.789677 ohm/um, via_r = 0.464371 ohm/cut, c = 0.067024 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669289 ohm/um, via_r = 0.582897 ohm/cut, c = 0.074652 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 123, routed nets = 86, across physical hierarchy nets = 0, parasitics cached nets = 87, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-03-27 19:05:19 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0060 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xac8d3800): 64
Warning: There are 16 cell(s) with "unplaced" status in the design.
Warning: Total 16 cell(s) will be ignored during cellmap initialization
  Cell "Door_Alert_reg", placement status "unplaced"
  Cell "Weight_Alert_reg", placement status "unplaced"
  Cell "door_timer_reg[7]", placement status "unplaced"
  Cell "door_timer_reg[6]", placement status "unplaced"
  Cell "door_timer_reg[5]", placement status "unplaced"
  Cell "door_timer_reg[4]", placement status "unplaced"
  Cell "door_timer_reg[3]", placement status "unplaced"
  Cell "door_timer_reg[2]", placement status "unplaced"
  Cell "door_timer_reg[1]", placement status "unplaced"
  Cell "door_timer_reg[0]", placement status "unplaced"
  Cell "Direction_reg", placement status "unplaced"
  Cell "Out_Current_Floor_reg[0]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[3]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[1]", placement status "unplaced"
  Cell "Out_Current_Floor_reg[2]", placement status "unplaced"
  Cell "Complete_reg", placement status "unplaced"
INFO: creating 8(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xac8d3800): 64
Total 0.0010 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
86 out of 122 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 123 nets have been analyzed
Average cell width 1.5797, cell height 1.6720, cell area 2.6413 for total 84 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-03-27 19:05:19 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (364400 364400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        337.76  588209216.00         100              0.78      1602
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050036464  3.179565089627  5.567214554587  2.894454387461  6.565921217863  9.017937505874  25.389173209339  8.634348536644  0.781242040852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702248370  3.871840442036  1.424294866690  9.687527899646  6.131807232944  1.465787932247  71.978266011221  9.113563807737  6.373427509427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  95.520422892720  5.135565607955  8.351301668118  3.725194297333  4.436409744586
7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  98.847073802403  9.281789854267  8.525453944100  2.100665401274  7.185897054570
7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  41.304982261198  1.344663809942  7.231223115816  7.536571974860  4.182211295845
6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  35.042648091590  0.067496084737  2.308439214269  0.055887760719  3.265225324446
3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  55.602067131397  7.635153269837  6.252550915947  4.176904949322  2.093712517031
0.435135811519  6.662695826730  8.833424349383  2.924350216216  9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  06.304371848025  5.136346268224  2.135364075634  5.120128941234  7.751813153000
5.220004177603  1.353318338724  6.508164485577  3.718848483731  1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  57.705772074364  0.423209132326  9.434942421693  8.770155019998  9.997231550820
2.625075468503  0.179196142141  1.696278130334  1.418335537515  5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  62.039736520740  0.444364189366  1.380423524984  3.613309810198  6.197453298206
1.031902827924  5.295623407259  5.477269363008  6.963367403103  7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  31.065237704193  4.216084221207  0.381747302479  6.392872677744  1.875405510485
0.500003533179  5.658337845567  2.147545872894  4.543874616565  9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  69.380311396992  2.502631099375  2.395016413823  7.022122593871  8.402962431424
2.940666909687  5.278996466131  8.072329441465  7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  06.662110221220  1.167983440696  8.473977786224  3.056717940238  7.977151503284
5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  21.290798232106  3.932690344707  0.633279831314  2.886301778805  8.179284730072
3.435391226270  0.373267050450  4.947802403928  1.736316139852  5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  99.646275690279  2.637759763965  5.283416261425  3.867463716766  5.291992374740
2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  30.165868845890  2.409369513168  4.994499711154  9.020686914924  4.452201510405
1.691909534590  7.689219704170  9.512091590006  7.443546609230  8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  33.929850162708  3.733640527401  6.838956772637  6.521169869532  7.074520446656
2.623090979409  7.955580726136  9.931131397763  5.100721709625  2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  91.322083769183  1.796154199954  2.773121567821  0.408235091416  2.803562112866
9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  36.218060911254  8.293613870232  3.867159412422  5.421230431661  0.900763227011
2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  31.189508755650  9.437932568331  9.136712642545  9.020209108464  9.978472995117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  81.408264637847  0.936448822756  4.113371564766  9.442469666505  2.395650710874
8.021896473823  8.944014638324  5.316104193421  6.051556578038  1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  86.570398259212  1.786323844004  0.587441046708  0.093398534395  0.985161281239
6.408527442083  4.112383181156  0.490796992250  2.608324646239  5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  41.058910235891  8.112242888249  3.696006373414  1.094270914844  3.881385545006
4.440375020605  3.169766345884  2.299621220116  7.950775967847  3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  79.422401951398  2.681116490829  9.973344436408  2.445867509731  6.227174394385
3.649669819999  7.617591487347  0.877632106393  2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  11.995521125440  5.441035875390  1.012757185896  5.545707366530  6.356249288088
2.078268572536  7.847591334182  6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  51.442370831210  7.158190201206  6.748614182210  7.958456146975  6.204173238711
9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  83.290225908426  8.142623720512  4.607103265224  8.244463694567  3.504871205451
1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  55.041229852547  5.159407841639  6.493232093711  0.170310335135  8.115197162695
8.267308833424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  83.769185735354  0.756378895857  0.412357751812  6.530005120004  1.776032853318
3.387246508164  4.855773718848  4.837311254829  3.680105503386  7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  12.400102034932  4.216961445884  1.199999997230  0.508202525075  4.685031679196
1.421411696278  1.303341418335  5.375155650943  7.909893602913  6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  62.966292980413  5.249876388038  9.101996197452  7.982061931902  8.279246795623
4.072595477269  3.630086963367  4.031037847093  6.415157027411  3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  63.385601981737  3.024729067501  7.777451875404  0.104850400003  5.331796158337
8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  31.066383995006  4.138260797851  6.938728402961  9.314242840666  9.096876778996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  55.579599073967  7.862276721446  0.402397977150  0.032845995897  0.596112012371
4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  24.510601233269  8.313175551030  8.788068179283  2.300723335391  2.262701873267
0.504504947802  4.039281736316  1.398525440544  1.002100661101  2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  18.702286883406  2.614286532192  8.167675291991  8.747402149505  1.365670162150
2.757061856261  1.981344610361  8.147231210715  8.167536577674  8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  16.204215594489  7.111572795315  0.149254452200  0.104051591909  5.345908189219
7.041709512091  5.900067443546  6.092308426814  2.690055883460  7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  26.347647438946  7.726309296898  9.695337074529  9.466562523090  9.794098455580
7.261369931131  3.977635100721  7.096252547515  9.474176900649  3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  62.062173373111  5.678243173964  1.914172803561  6.128669280220  1.956929926031
3.258584450248  0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  59.875954467149  4.124258196969  5.316620900762  7.270112230810  7.178453060747
1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  46.756940736702  6.425482795938  2.084659978471  4.951177367457  7.340474671274
7.214219815920  7.400444331414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  09.390195713361  5.647692117198  7.665062395659  2.108748921896  4.738239444014
6.383245316104  1.934216051556  5.780381737302  4.796392872777  7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  59.513671187431  0.467013768027  6.343960985160  7.812396308527  4.420835612383
1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  49.955024296096  3.734174769909  0.148453881384  0.450064340375  0.206054669766
3.458842299621  2.201167950775  9.678473967786  2.243056717040  2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  85.071820573334  4.364015110596  6.097326227173  8.943853549669  8.199998117591
4.873470877632  1.063932667679  0.780633269831  3.142886301878  8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  79.826532612747  1.858998210436  4.665316356248  7.880882978268  5.725368347591
3.341826354090  2.792637726098  2.365283406261  4.253867463816  7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  23.185697348604  1.822130623185  2.469766204172  7.387119292116  0.867339565048
8.682345947245  8.902409336848  4.394994489711  1.549020686014  9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  58.378755207193  2.652271919192  7.945683504870  7.054511582716  0.128888673433
7.185109939562  7.083733617852  7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  99.589927093222  0.937143845049  4.351368115196  6.626958167308  8.334244993832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  09.021101012347  7.518159205734  2.200051776031  3.533183287246  5.081645355773
7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  35.521472799989  9.972333273931  6.250764685030  1.791961321411  6.962782803341
4.183355375155  6.509437909893  6.029136702642  5.459020209208  4.649978471495  1.177467457734  0.473171274721  4.219815920740  0.444331414637  1.380413524984  84.953910701986  1.974550657790  0.319038279245  2.956234972595  4.772694130086

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.3876     4.3700     15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.3876     4.3700     15        0     0.0000        0  588209216
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.3876     4.3700     15        0     0.0000        0  588209216       337.76        100          9         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.3876     4.3700     15        0        0  588209216       337.76        100

Place-opt command complete                CPU:   410 s (  0.11 hr )  ELAPSE:  2822 s (  0.78 hr )  MEM-PEAK:  1602 MB
Place-opt command statistics  CPU=5 sec (0.00 hr) ELAPSED=5 sec (0.00 hr) MEM-PEAK=1.564 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-03-27 19:05:19 / Session: 0.78 hr / Command: 0.00 hr / Memory: 1603 MB (FLW-8100)
1
icc2_shell> report_placement
[icc2-lic Thu Mar 27 19:05:19 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Mar 27 19:05:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 19:05:19 2025
****************************************
  ==================
  Note: Including violations of fixed cells or between fixed pairs of cells. 
        To ignore violations of / between fixed cells, enable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design elevator: 2216.849 microns.
  wire length in design elevator (see through blk pins): 2216.849 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design elevator:
Information: cell Door_Alert_reg is outside of placement area (DPP-401)
Information: cell Weight_Alert_reg is outside of placement area (DPP-401)
Information: cell door_timer_reg[7] is outside of placement area (DPP-401)
Information: cell door_timer_reg[6] is outside of placement area (DPP-401)
     16 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design elevator:
     0 cells placed outside the voltage area which they belong to.

Information: Default error view elevator_dpplace.err is created in GUI error browser. (DPP-054)
1
icc2_shell> report_timing
[icc2-lic Thu Mar 27 19:05:19 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Mar 27 19:05:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 19:05:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 19:05:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 19:05:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 19:05:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 19:05:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 19:05:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The RC mode used is DR for design 'elevator'. (NEX-022)
Extracting design: elevator 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 86 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 19:05:19 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00      0.00 r
  Out_Current_Floor_reg[1]/QN (DFFASRX1_RVT)       0.10      0.10 r
  ctmTdsLR_1_281/Y (AND2X1_RVT)                    0.03      0.13 r
  ctmTdsLR_2_282/Y (OAI222X1_RVT)                  0.06      0.19 f
  U113/Y (AO22X1_RVT)                              0.03      0.22 f
  U114/Y (NAND2X0_RVT)                             0.05      0.27 r
  ctmTdsLR_1_284/Y (OA221X1_RVT)                   0.06      0.33 r
  U123/Y (INVX0_RVT)                               0.02      0.36 f
  U125/Y (AO221X1_RVT)                             0.04      0.39 f
  U129/Y (AO22X1_RVT)                              0.04      0.44 f
  copt_h_inst_710/Y (DELLN3X2_RVT)                 0.28      0.72 f
  Out_Current_Floor_reg[1]/D (DFFASRX1_RVT)        0.00      0.72 f
  data arrival time                                          0.72

  clock clk (rise edge)                          100.00    100.00
  clock network delay (propagated)                 0.00    100.00
  clock reconvergence pessimism                    0.00    100.00
  Out_Current_Floor_reg[1]/CLK (DFFASRX1_RVT)      0.00    100.00 r
  clock uncertainty                               -0.70     99.30
  library setup time                              -0.03     99.27
  data required time                                        99.27
  ------------------------------------------------------------------------
  data required time                                        99.27
  data arrival time                                         -0.72
  ------------------------------------------------------------------------
  slack (MET)                                               98.55


1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar 27 19:05:42 2025
Command check_pg_drc finished at Thu Mar 27 19:05:42 2025
CPU usage for check_pg_drc: 0.03 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.03 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Detected more than 20 short violations. Skip checking short violations
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Weight_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected open violation for Net VDD. BBox: (-4.7900 0.9470)(37.3400 37.3400). (RT-585)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[4]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[5]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[6]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[7]. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Weight_Alert_reg. BBox: (-4.0550 0.2990)(-3.2050 1.3140). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[2]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[1]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[3]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: Out_Current_Floor_reg[0]. BBox: (-4.2070 0.5530)(-4.1270 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Complete_reg. Cell2: Door_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Direction_reg. Cell2: Door_Alert_reg. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[0]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[1]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[2]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[3]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[4]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[5]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[6]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: Door_Alert_reg. Cell2: door_timer_reg[7]. BBox: (-4.2370 0.5530)(-4.0650 0.7300). Layer: M1. (RT-586)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected open violation for Net VSS. BBox: (-4.7900 -0.0300)(38.0400 38.0400). (RT-585)
Information: Detected floating route violation for Net n96. BBox: (12.9770 7.2010)(17.4950 11.2630). (RT-587)
Information: Detected open violation for Net n96. BBox: (12.9770 7.2010)(23.3160 17.8600). (RT-585)
Information: Detected open violation for Net Door_Alert. BBox: (-0.8630 0.1480)(9.5910 27.0710). (RT-585)
Information: Detected open violation for Net Out_Current_Floor[0]. BBox: (-0.8630 0.1480)(39.4400 15.6710). (RT-585)
Information: Detected open violation for Net Request_Floor[2]. BBox: (20.3630 0.0000)(25.0950 7.0070). (RT-585)
Information: Detected open violation for Net Out_Current_Floor[1]. BBox: (16.4730 7.2010)(39.4400 27.0710). (RT-585)
Information: Detected floating route violation for Net n119. BBox: (13.5850 6.2890)(23.1190 11.2630). (RT-587)
Information: Detected open violation for Net n119. BBox: (-0.5750 0.1540)(23.7270 14.6070). (RT-585)
Information: Detected floating route violation for Net n112. BBox: (16.1480 9.8190)(16.2490 10.6250). (RT-587)
Information: Detected floating route violation for Net n112. BBox: (13.1290 9.6330)(20.6870 14.6070). (RT-587)
Information: Detected open violation for Net n112. BBox: (13.1290 9.6330)(24.5330 19.3360). (RT-585)
Information: Detected floating route violation for Net n109. BBox: (22.4010 10.3930)(23.2410 12.0230). (RT-587)
Information: Detected open violation for Net n109. BBox: (20.5150 6.4650)(25.4440 18.6370). (RT-585)
Information: Detected open violation for Net Out_Current_Floor[3]. BBox: (-0.8630 0.0000)(29.1720 7.9190). (RT-585)
Information: Detected open violation for Net reset. BBox: (0.0000 3.5530)(10.3510 10.6550). (RT-585)
Information: Detected open violation for Net n116. BBox: (-0.5750 0.1540)(22.8820 7.3110). (RT-585)
Information: Detected open violation for Net Door_Open. BBox: (3.4010 3.5480)(11.7810 39.4400). (RT-585)
Information: Detected floating route violation for Net HFSNET_0. BBox: (9.6330 3.8570)(13.5430 10.8070). (RT-587)
Information: Detected open violation for Net HFSNET_0. BBox: (-2.7630 0.0940)(13.5430 10.8070). (RT-585)
Information: Detected open violation for Net clk. BBox: (-4.2370 1.4240)(0.2860 17.9240). (RT-585)
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected open violation for Net n106. BBox: (13.7370 8.2040)(24.0310 18.8630). (RT-585)
Information: Detected open violation for Net door_timer[7]. BBox: (-0.8630 0.1480)(5.7010 23.2760). (RT-585)
Information: Detected floating route violation for Net n111. BBox: (22.2490 10.8490)(25.1870 12.4790). (RT-587)
Information: Detected open violation for Net n111. BBox: (22.2490 6.4570)(26.5850 12.4790). (RT-585)
Information: Detected floating route violation for Net n100. BBox: (14.9530 7.0490)(20.3830 12.1750). (RT-587)
Information: Detected open violation for Net n100. BBox: (14.9530 7.0490)(23.2410 17.3430). (RT-585)
Information: Detected floating route violation for Net n89. BBox: (23.9210 3.8520)(26.3110 12.1750). (RT-587)
Information: Detected floating route violation for Net n82. BBox: (3.6130 20.1160)(6.8300 22.2070). (RT-587)
Information: Detected floating route violation for Net n77. BBox: (3.5530 8.0060)(9.2870 21.2950). (RT-587)
Information: Detected floating route violation for Net n74. BBox: (5.0980 15.2570)(8.1980 20.8390). (RT-587)
Information: Detected floating route violation for Net n67. BBox: (4.2210 8.6140)(7.0990 9.2870). (RT-587)
Information: Detected floating route violation for Net door_timer[6]. BBox: (6.4410 8.7210)(9.4390 17.9510). (RT-587)
Information: Detected floating route violation for Net n106. BBox: (13.7370 8.8680)(23.4230 13.9990). (RT-587)
Detected more than 20 open violations. Skip checking open violations.
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected floating route violation for Net n110. BBox: (19.2090 7.3480)(24.4870 12.3270). (RT-587)
Information: Detected floating route violation for Net n108. BBox: (9.9370 10.5450)(12.8750 11.8710). (RT-587)
Information: Detected floating route violation for Net n102. BBox: (20.2730 8.8730)(24.9430 10.6550). (RT-587)
Information: Detected floating route violation for Net n101. BBox: (16.7770 8.8680)(21.2950 10.8020). (RT-587)
Information: Detected floating route violation for Net n97. BBox: (14.5570 6.4410)(16.5830 9.5910). (RT-587)
Detected more than 20 floating route violations. Skip checking floating route violations.
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 125.
Total number of short violations is 20.
Total number of open nets is 20.
Open nets are Request_Floor[2] Door_Open clk reset Out_Current_Floor[3] Out_Current_Floor[0] Door_Alert VDD VSS n96 n100 n106 n109 n111 n112 n116 n119 HFSNET_0 door_timer[7] Out_Current_Floor[1] ...
Total number of floating route violations is 20.

Elapsed =    0:00:00, CPU =    0:00:00
1
icc2_shell> 