{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730955718959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730955718960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 02:01:58 2024 " "Processing started: Thu Nov  7 02:01:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730955718960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730955718960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej_f -c ej_f " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej_f -c ej_f" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730955718960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730955719302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730955719303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-behavioral " "Found design unit 1: division-behavioral" {  } { { "division.vhd" "" { Text "//mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE F/division.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730955736227 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "//mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE F/division.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730955736227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730955736227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_division-behavior " "Found design unit 1: tb_division-behavior" {  } { { "tb_division.vhd" "" { Text "//mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE F/tb_division.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730955736238 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_division " "Found entity 1: tb_division" {  } { { "tb_division.vhd" "" { Text "//mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE F/tb_division.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730955736238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730955736238 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c division.vhd(36) " "VHDL error at division.vhd(36): object \"c\" is used but not declared" {  } { { "division.vhd" "" { Text "//mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE F/division.vhd" 36 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1730955736239 ""}
{ "Error" "EVRFX_VHDL_PREFIX_OF_LENGTH_ATTRIBUTE_NOT_ARRAY" "division.vhd(36) " "VHDL attribute error at division.vhd(36): prefix of 'LENGTH attribute must be an object of array type or an array subtype" {  } { { "division.vhd" "" { Text "//mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE F/division.vhd" 36 0 0 } }  } 0 10438 "VHDL attribute error at %1!s!: prefix of 'LENGTH attribute must be an object of array type or an array subtype" 0 0 "Analysis & Synthesis" 0 -1 1730955736239 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13227 " "Peak virtual memory: 13227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730955736409 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 02:02:16 2024 " "Processing ended: Thu Nov  7 02:02:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730955736409 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730955736409 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730955736409 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730955736409 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730955737108 ""}
