/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:52 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SHIMPHY_ADDR_CNTL_1_H__
#define BCHP_SHIMPHY_ADDR_CNTL_1_H__

/***************************************************************************
 *SHIMPHY_ADDR_CNTL_1 - DDR SHIMPHY   Control Registers
 ***************************************************************************/
#define BCHP_SHIMPHY_ADDR_CNTL_1_CONFIG          0x00908000 /* [RW] SHIMPHY Config register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_SHIMPHY_REV_ID  0x00908004 /* [RO] SHIMPHY Revision ID Register. */
#define BCHP_SHIMPHY_ADDR_CNTL_1_RESET           0x00908008 /* [RW] DDR soft reset register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_CMD_DATA_FIFO   0x00908028 /* [RO] Command and Data FIFO Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_RD_DATAPATH     0x0090802c /* [RO] Read Datapath Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_FLAG_BUS        0x00908030 /* [RO] TP_OUT bus value Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_MISC            0x00908034 /* [RW] Miscellaneous Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_DFI_CONTROL     0x00908038 /* [RW] DFI Interface Control Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_DFI_STATUS      0x0090803c /* [RO] DFI Interface Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_PHY_LPM_STAT    0x00908040 /* [RO] PHY Power Control Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_ALERT_STATUS    0x00908044 /* [RW] DDR4 Alert Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_IDLE_POWER_SAVING 0x00908048 /* [RW] DDR PHY Idle power saving Control register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_DDR_PAD_CNTRL   0x0090808c /* [RW] DDR Pad control register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_SHIMPHY_STATUS  0x0090809c /* [RO] SHIMPHY Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_SPARE0_RW       0x009080a4 /* [RW] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_SPARE1_RW       0x009080a8 /* [RW] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_SPARE0_RO       0x009080ac /* [RO] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_SPARE1_RO       0x009080b0 /* [RO] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_DDR3_RESET_CNTRL 0x009080b4 /* [RW] FORCE_DDR3_RESET Deassert  Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CRC_CONTROL 0x009080b8 /* [RW] GDDR5 CRC CONTROL Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_31_0 0x009080bc /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_63_32 0x009080c0 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_95_64 0x009080c4 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_127_96 0x009080c8 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_159_128 0x009080cc /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_191_160 0x009080d0 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_223_192 0x009080d4 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CLIENT_CRC_EN_255_224 0x009080d8 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CRC_WRITE_ERROR_CNT 0x009080dc /* [RW] GDDR5 Write CRC Error Count */
#define BCHP_SHIMPHY_ADDR_CNTL_1_GDDR5_CRC_READ_ERROR_CNT 0x009080e0 /* [RW] GDDR5 Read CRC Error Count */

#endif /* #ifndef BCHP_SHIMPHY_ADDR_CNTL_1_H__ */

/* End of File */
