# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -Wno-STMTDLY -Wno-WIDTH -o /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5896 6473924464520816  1648392772    27680700  1648392772    27680700 "../build/emu-compile/VSimTop.cpp"
T      3113 6473924464520815  1648392772    21680000  1648392772    21680000 "../build/emu-compile/VSimTop.h"
T      6199 6755399441231483  1648392772   100699100  1648392772   100699100 "../build/emu-compile/VSimTop.mk"
T       304 6473924464520814  1648392772    17678700  1648392772    17678700 "../build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678 6473924464520813  1648392772    13677500  1648392772    13677500 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 6473924464520812  1648392772     9676800  1648392772     9676800 "../build/emu-compile/VSimTop__Dpi.h"
T      1025 7599824371363434  1648392771   999675400  1648392771   999675400 "../build/emu-compile/VSimTop__Syms.cpp"
T      1242 6473924464520811  1648392772     4676300  1648392772     4676300 "../build/emu-compile/VSimTop__Syms.h"
T     64642 6473924464520818  1648392772    41684900  1648392772    41684900 "../build/emu-compile/VSimTop__Trace.cpp"
T    120639 6473924464520817  1648392772    34682200  1648392772    34682200 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    161820 6473924464520821  1648392772    64689500  1648392772    64689500 "../build/emu-compile/VSimTop___024root.cpp"
T      2935 6473924464520819  1648392772    48688900  1648392772    48688900 "../build/emu-compile/VSimTop___024root.h"
T    127463 6473924464520820  1648392772    55687400  1648392772    55687400 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 6473924464520824  1648392772    76705900  1648392772    76705900 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 6473924464520822  1648392772    69692100  1648392772    69692100 "../build/emu-compile/VSimTop___024unit.h"
T       963 6473924464520823  1648392772    74699500  1648392772    74699500 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T     94693 6473924464520825  1648392772    88694600  1648392772    88694600 "../build/emu-compile/VSimTop__stats.txt"
T      2579 6192449487810172  1648392772   105712600  1648392772   105712600 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1648392772   110700100  1648392772   110700100 "../build/emu-compile/VSimTop__verFiles.dat"
T      1789 6473924464520826  1648392772    94696500  1648392772    94696500 "../build/emu-compile/VSimTop_classes.mk"
S      1002 1407374883802045  1648018256   431254700  1648018256   431254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/../build/../vsrc/SimTop.sv"
S      7254 1407374883802056  1648018256   432254700  1648018256   432254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/common.sv"
S       388 1407374883802073  1648018256   433254900  1648018256   433254900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/config.sv"
S      2925 2251799813941485  1648392716   427409300  1648392716   427409300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/pipes.sv"
S      6656 844424930397812  1648392754   311550400  1648392754   311550400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/core.sv"
S      1198 1407374883925554  1648114940   286384200  1648114940   286384200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/dataconfirm.sv"
S      1613 844424930397832  1648114746    22801900  1648114746    22801900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decode.sv"
S      3692 12666373952245659  1648114905   389847700  1648114905   389847700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decoder.sv"
S      1966 1125899907108779  1648114928   839763900  1648114928   839763900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/extend.sv"
S       538 1125899907108781  1648113301   928643400  1648113301   928643400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/alu.sv"
S       889 1125899907108782  1648381943      502100  1648381943      502100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/execute.sv"
S       386 1125899907108784  1648018256   439256800  1648018256   439256800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/fetch.sv"
S       334 1125899907108785  1648381872   685214900  1648381872   685214900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/pcselect.sv"
S       546 1125899907108787  1648392769   837172300  1648392769   837172300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/memory.sv"
S       536 844424930506664  1648381418   302986200  1648381418   302986200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/pipelinereg/decode_execute.sv"
S       538 844424930506666  1648388362   168839600  1648388362   168839600 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/pipelinereg/execute_memory.sv"
S       638 844424930506658  1648381304   386249900  1648381304   386249900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/pipelinereg/fetch_decode.sv"
S       544 844424930506667  1648381839   951819300  1648381839   951819300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/pipelinereg/memory_writeback.sv"
S      1092 1125899907108789  1648018256   441257100  1648018256   441257100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/regfile/regfile.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       323 1125899907018702  1648018256   382243200  1648018256   382243200 "src/test/vsrc/common/EICG_wrapper.v"
S      2542 1125899907018704  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/SimJTAG.v"
S       884 1125899907018711  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/assert.v"
S     17884 1125899907018712  1648018256   384243800  1648018256   384243800 "src/test/vsrc/common/difftest.v"
S      5579 1125899907018720  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.sv"
S      1486 1125899907018724  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.v"
S      1794 1125899907018726  1648018256   386244100  1648018256   386244100 "src/test/vsrc/common/ref.v"
