Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  5 23:52:33 2023
| Host         : Dylan-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            2 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             192 |           24 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|         Clock Signal        |                    Enable Signal                   |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  audio_out_inst/JXADC4_OBUF |                                                    |                                                     |                1 |              2 |
|  clk190hz/clk190            |                                                    |                                                     |                1 |              2 |
|  clk50Mhz/clk               |                                                    |                                                     |                1 |              2 |
|  audio_out_inst/JXADC4_OBUF | audio_out_inst/FSM_onehot_current_state[3]_i_1_n_0 |                                                     |                1 |              6 |
|  clock_1ns_IBUF_BUFG        |                                                    |                                                     |                3 |              6 |
|  audio_out_inst/JXADC4_OBUF | audio_out_inst/temp2                               |                                                     |                2 |              8 |
|  audio_out_inst/JXADC4_OBUF | audio_out_inst/temp2                               | audio_out_inst/FSM_onehot_current_state_reg_n_0_[0] |                4 |             34 |
|  clock_1ns_IBUF_BUFG        |                                                    | clk190hz/count[0]_i_1__1_n_0                        |                8 |             64 |
|  clock_1ns_IBUF_BUFG        |                                                    | clk20khz/clear                                      |                8 |             64 |
|  clock_1ns_IBUF_BUFG        |                                                    | clk50Mhz/clk0                                       |                8 |             64 |
+-----------------------------+----------------------------------------------------+-----------------------------------------------------+------------------+----------------+


