117|254|Public
25|$|PCBoard also {{supports}} ISDN (Integrated Services Digital Network) and Telnet access via the Internet. The open <b>source</b> <b>terminal</b> emulator SyncTERM, available for Win32, Linux, FreeBSD, NetBSD, OpenBSD, Solaris and Mac OS X {{can be used}} for example to connect to the few remaining PCBoard BBS installations that are connected to the Internet.|$|E
25|$|The {{names of}} the {{terminals}} refer to their functions. The gate terminal may {{be thought of as}} controlling the opening and closing of a physical gate. This gate permits electrons to flow through or blocks their passage by creating or eliminating a channel between the source and drain. Electron-flow from the <b>source</b> <b>terminal</b> towards the drain terminal is influenced by an applied voltage. The body simply refers to the bulk of the semiconductor in which the gate, source and drain lie. Usually the body terminal is connected to the highest or lowest voltage within the circuit, {{depending on the type of}} the FET. The body terminal and the <b>source</b> <b>terminal</b> are sometimes connected together since the source is often connected to the highest or lowest voltage within the circuit, although there are several uses of FETs which do not have such a configuration, such as transmission gates and cascode circuits.|$|E
25|$|In FETs, {{electrons}} can flow {{in either}} direction through the channel when operated in the linear mode. The naming convention of drain terminal and <b>source</b> <b>terminal</b> is somewhat arbitrary, as the devices are typically (but not always) built symmetrically from source to drain. This makes FETs suitable for switching analog signals between paths (multiplexing). With this concept, one can construct a solid-state mixing board, for example.|$|E
3000|$|... is {{computed}} {{for each of}} the <b>source</b> <b>terminals</b> [6]. Secondly, the conditional BER is computed using (14) for the given set of channel gains [...]...|$|R
5000|$|Unlike bipolar transistors, JFETs are {{exclusively}} voltage-controlled in {{that they}} do not need a biasing current. Electric charge flows through a semiconducting channel between <b>source</b> and drain <b>terminals.</b> By applying a reverse bias voltage to a gate terminal, the channel is [...] "pinched", so that the electric current is impeded or switched off completely. A JFET is usually on when there is no potential difference between its gate and <b>source</b> <b>terminals.</b> If a potential difference of the proper polarity is applied between its gate and <b>source</b> <b>terminals,</b> the JFET will be more resistive to current flow, which means less current would flow in the channel between the <b>source</b> and drain <b>terminals.</b> Thus, JFETs are sometimes referred to as depletion-mode devices.|$|R
3000|$|... tot {{is always}} {{equal to the}} total power of four symbols. The symbol {{energies}} at two <b>source</b> <b>terminals</b> (T 1 and T 2) and at the relays (R [...]...|$|R
2500|$|In {{schematics}} where G, S, D are not labeled, {{the detailed}} {{features of the}} symbol indicate which terminal is source and which is drain. For enhancement-mode and depletion-mode MOSFET symbols (in columns two and five), the <b>source</b> <b>terminal</b> is the one connected to the triangle. Additionally, in this diagram, the gate is shown as an [...] "L" [...] shape, whose input leg is closer to S than D, also indicating which is which. However, these symbols are often drawn with a [...] "T" [...] shaped gate (as elsewhere on this page), so it is the triangle which must be relied upon to indicate the <b>source</b> <b>terminal.</b>|$|E
2500|$|To erase a NOR flash cell (resetting {{it to the}} [...] "1" [...] state), a large voltage of the {{opposite}} polarity is applied between the CG and <b>source</b> <b>terminal,</b> pulling the electrons off the FG through quantum tunneling. Modern NORflash memory chips are divided into erase segments (often called blocks or sectors). The erase operation can be performed only on a block-wise basis; all the cells in an erase segment must be erased together. Programming of NOR cells, however, generally can be performed one byte or word at a time.|$|E
50|$|In {{a common}} source amplifier, the <b>source</b> <b>terminal</b> {{is common to}} both input and output.|$|E
3000|$|... tot {{is imposed}} on the {{exchange}} of every four symbols in three time slots at two <b>source</b> <b>terminals</b> and the best relay. For a fair analysis, the total transmit power P [...]...|$|R
3000|$|... (OSTANC). It can be {{observed}} that STANC is defined as 2 terminals communicating with each other through 2 relays by using Alamouti codes and 3, 4 relays by using OSTBC codes {{in the case of}} OSTANC. Both the <b>source</b> and destination <b>terminals</b> fully exploit the two-way transmission scheme of ANC and transmit their signals simultaneously to the relays in the first stage and receive the interfered signal from the relays in the second stage. Figures 5 and 6 show that the ergodic capacity of analog network coding (ANC), that is, single <b>source,</b> destination <b>terminal</b> with single relay is considerably increased in comparison with STANC and OSTANC scheme. This is because of the orthogonal partitioning of system resources. In ANC, the total available transmit power is divided only among the <b>source</b> <b>terminals</b> and the single relay whereas in STANC relaying, the total power is divided among the <b>source</b> <b>terminals</b> and also increasing number of relay terminals that is, [...]...|$|R
3000|$|... ∗) can be {{obtained}} from the previous expression using simple iterative techniques such as bisection method, and hence, the optimum values of the power allocated to the <b>source</b> <b>terminals</b> (i.e., P_T_ 1 ^*i̇, P_T_ 2 ^*i̇) can be calculated.|$|R
5000|$|From any {{of these}} <b>source</b> <b>terminal</b> {{stations}} to Chennai Central UP: 91 services. Of this only 4 are fast trains.|$|E
50|$|Various open <b>source</b> <b>terminal</b> server {{projects}} such as X2Go also use the NX protocol; however, X2Go is not compatible with other NX servers and clients.|$|E
5000|$|RS is {{the source}} resistance. It {{represents}} all resistances between the <b>source</b> <b>terminal</b> of the package to the channel of the MOSFET: resistance of the wire bonds, of the source metallisation, and of the N+ wells; ...|$|E
50|$|If {{there are}} not {{accessible}} source internal points, external circuit points having steady voltage {{with respect to the}} <b>source</b> <b>terminals</b> can serve as artificial virtual grounds. Such a point has to have steady potential, which does not vary when a load is attached.|$|R
50|$|As {{the source}} {{metallization}} overlaps the P-wells (see figure 1), the drain and <b>source</b> <b>terminals</b> {{are separated by}} a P-N junction. Therefore, CDS is the junction capacitance. This is a non-linear capacitance, and its value can be calculated using the same equation as for CGDj.|$|R
25|$|FETs can be majority-charge-carrier devices, {{in which}} the current is carried {{predominantly}} by majority carriers, or minority-charge-carrier devices, {{in which the}} current is mainly due to a flow of minority carriers. The device consists of an active channel through which charge carriers, electrons or holes, flow from the source to the drain. <b>Source</b> and drain <b>terminal</b> conductors {{are connected to the}} semiconductor through ohmic contacts. The conductivity of the channel {{is a function of the}} potential applied across the gate and <b>source</b> <b>terminals.</b>|$|R
5000|$|In {{schematics}} where G, S, D are not labeled, {{the detailed}} {{features of the}} symbol indicate which terminal is source and which is drain. For enhancement-mode and depletion-mode MOSFET symbols (in columns two and five), the <b>source</b> <b>terminal</b> is the one connected to the triangle. Additionally, in this diagram, the gate is shown as an [...] "L" [...] shape, whose input leg is closer to S than D, also indicating which is which. However, these symbols are often drawn with a [...] "T" [...] shaped gate (as elsewhere on this page), so it is the triangle which must be relied upon to indicate the <b>source</b> <b>terminal.</b>|$|E
5000|$|... mintty is a {{free and}} open <b>source</b> <b>terminal</b> {{emulator}} for Cygwin, the Unix-like environment for Windows. It features a native Windows user interface and {{does not require a}} display server; its terminal emulation is aimed to be compatible with xterm.|$|E
5000|$|In the MOSFET datasheets, the {{capacitances}} {{are often}} named Ciss (input capacitance, drain and <b>source</b> <b>terminal</b> shorted), Coss (output capacitance, gate and source shorted), and Crss (reverse transfer capacitance, source connected to ground). The {{relationship between these}} capacitances and those described below is: ...|$|E
50|$|CMOS ICs have {{generally}} borrowed the NMOS convention of VDD for positive and VSS for negative {{even though both}} positive and negative supply rails connect to <b>source</b> <b>terminals</b> (the positive supply goes to PMOS sources, the negative supply to NMOS sources). ICs using bipolar transistors have VCC (positive) and VEE (negative) power supply pins.|$|R
5000|$|When {{the power}} MOSFET {{is in the}} {{on-state}} (see MOSFET for a discussion on operation modes), it exhibits a resistive behaviour between the drain and <b>source</b> <b>terminals.</b> It {{can be seen in}} figure 2 that this resistance (called RDSon for [...] "drain to source resistance in on-state") is the sum of many elementary contributions: ...|$|R
40|$|Cooperative {{diversity}} {{is a novel}} technique to improve diversity gains, capacity, and energy efficiency. This technique enables multiple terminals to share resources so that a virtual antenna array can be built in a distributed fashion. In this paper, we propose a multi-user cooperative diversity protocol which allows multiple <b>source</b> <b>terminals</b> to transmit their signals simultaneously and relay terminal to forward the aggregated signal which is received from the <b>source</b> <b>terminals</b> to the destination terminal. The proposed protocol converts the distributed antenna channels into the effective MIMO channel, increasing both diversity gain and system throughput. We investigated {{the performance of the}} proposed protocol in terms of the outage probability where we assume the block fading channel environment. Our simulation results show that the proposed protocol outperforms direct transmission in the high spectral efficiency regime wherein the conventional cooperative diversity protocols can not outperform the direct transmission...|$|R
50|$|PCBoard also {{supports}} ISDN (Integrated Services Digital Network) and Telnet access via the Internet. The open <b>source</b> <b>terminal</b> emulator SyncTERM, available for Win32, Linux, FreeBSD, NetBSD, OpenBSD, Solaris and Mac OS X {{can be used}} for example to connect to the few remaining PCBoard BBS installations that are connected to the Internet.|$|E
50|$|The {{names of}} the {{terminals}} refer to their functions. The gate terminal may {{be thought of as}} controlling the opening and closing of a physical gate. This gate permits electrons to flow through or blocks their passage by creating or eliminating a channel between the source and drain. Electron-flow from the <b>source</b> <b>terminal</b> towards the drain terminal is influenced by an applied voltage. The body simply refers to the bulk of the semiconductor in which the gate, source and drain lie. Usually the body terminal is connected to the highest or lowest voltage within the circuit, {{depending on the type of}} the FET. The body terminal and the <b>source</b> <b>terminal</b> are sometimes connected together since the source is often connected to the highest or lowest voltage within the circuit, although there are several uses of FETs which do not have such a configuration, such as transmission gates and cascode circuits.|$|E
50|$|A {{bootstrap}} capacitor {{is connected}} from the supply rail (V+) to the output voltage. Usually the <b>source</b> <b>terminal</b> of the N-MOSFET {{is connected to}} the cathode of a recirculation diode allowing for efficient management of stored energy in the typically inductive load (See Flyback diode). Due to the charge storage characteristics of a capacitor, the bootstrap voltage will rise above (V+) providing the needed gate drive voltage.|$|E
40|$|Abstract — We {{consider}} a network (that {{is capable of}} network coding) {{with a set of}} <b>sources</b> and <b>terminals,</b> where each terminal is interested in recovering the sum of the sources. Considering directed acyclic graphs with unit capacity edges and independent, unit-entropy sources, we show the rate region when (a) there are two <b>sources</b> and n <b>terminals,</b> and (b) n <b>sources</b> and two <b>terminals.</b> In these cases as long as there exists at least one path from each <b>source</b> to each <b>terminal</b> we demonstrate that there exists a valid assignment of coding vectors to the edges such that the terminals can recover the sum of the sources. I...|$|R
3000|$|The M 3 –M 7 {{transistors}} are {{not affected}} by the substrate effect, as their bulks are connected to their <b>sources</b> <b>terminals.</b> The M 1 and M 2 transistors have the bulk connected to the ground, so their non-zero bulk-source voltage {{will be responsible for}} small errors introduced by the substrate effect. As a result, the expression of I [...]...|$|R
30|$|The positive- and zero-sequence <b>source</b> {{impedances}} at <b>terminal</b> G[*]are[*]ZG 1 = 3.75 ∠ 86 ° Ω[*]and[*]ZG 0 = 11.25 ∠ 86 ° Ω, respectively. The positive- and zero-sequence <b>source</b> impedances[*]at <b>terminal</b> H are ZH 1 = 12 ∠ 80 ° Ω and ZH 0 = 36 ∠ 80 ° Ω,[*]respectively.[*]The positive- and zero-sequence <b>source</b> impedances at <b>terminal</b> T are ZT 1 = 5 ∠ 83 ° Ω and ZT 0 = 12 ∠ 83 ° Ω, respectively.|$|R
50|$|In FETs, {{electrons}} can flow {{in either}} direction through the channel when operated in the linear mode. The naming convention of drain terminal and <b>source</b> <b>terminal</b> is somewhat arbitrary, as the devices are typically (but not always) built symmetrically from source to drain. This makes FETs suitable for switching analog signals between paths (multiplexing). With this concept, one can construct a solid-state mixing board, for example.|$|E
5000|$|In electronics, a common-gate {{amplifier}} is one {{of three}} basic single-stage field-effect transistor (FET) amplifier topologies, typically used as a current buffer or voltage amplifier. In this circuit the <b>source</b> <b>terminal</b> of the transistor serves as the input, the drain is the output and the gate is connected to ground, or [...] "common," [...] hence its name. The analogous bipolar junction transistor circuit is the common-base amplifier.|$|E
50|$|Linux Terminal Server Project (LTSP) is a {{free and}} open <b>source</b> <b>terminal</b> server for Linux that allows many people to {{simultaneously}} use the same computer. Applications run on the server with a terminal known as a thin client (also known as an X terminal) handling input and output. Generally, terminals are low-powered, lack a hard disk and are quieter and more reliable than desktop computers {{because they do not}} have any moving parts.|$|E
5000|$|In practice, [...] can {{be found}} from working {{backwards}} from the facts that {{the output of the}} transfer function is made zero and that the primary input to the transfer function is unknown. Then using conventional circuit analysis techniques to express both the voltage across the extra element test <b>source's</b> <b>terminals,</b> , and the current leaving the extra element test <b>source's</b> positive <b>terminals,</b> , and calculating [...] Although computation of [...] is an unfamiliar process for many engineers, its expressions are often much simpler than those for [...] because the nulling of the transfer function's output often leads to other voltages/currents in the circuit being zero, which may allow exclusion of certain components from analysis.|$|R
2500|$|The FET {{controls}} {{the flow of}} electrons (or electron holes) from the source to drain by affecting {{the size and shape}} of a 'conductive channel' created and influenced by voltage (or lack of voltage) applied across the gate and <b>source</b> <b>terminals.</b> (For simplicity, this discussion assumes that the body and source are connected.) This conductive channel is the [...] "stream" [...] through which electrons flow from source to drain.|$|R
40|$|Abstract—In this paper, hybrid FDMA-TDMA access {{technique}} in a cooperative distributive fashion introducing and implementing a modified protocol introduced in [1] is analyzed termed as Power and Cooperation Diversity Gain Protocol (PCDGP). A wireless network {{consists of two}} users terminal, two relays and a destination terminal equipped with two antennas. The relays are operating in amplify-and-forward (AF) mode with a fixed gain. Two operating modes: cooperation-gain mode and powergain mode are exploited from <b>source</b> <b>terminals</b> to relays, as it is working in a best channel selection scheme. Vertical BLAST (Bell Laboratories Layered Space Time) or V-BLAST with {{minimum mean square error}} (MMSE) nulling is used at the relays to perfectly detect the joint signals from multiple <b>source</b> <b>terminals.</b> The performance is analyzed using binary phase shift keying (BPSK) modulation scheme and investigated over independent and identical (i. i. d) Rayleigh, Ricean-K and Nakagami-m fading environments. Subsequently, simulation results show that the proposed scheme can provide better signal quality of uplink users in a cooperative communication system using hybrid FDMA-TDMA technique...|$|R
