/****************************************************************************
* The confidential and proprietary information contained in this file may    *
* only be used by a person authorised under and to the extent permitted      *
* by a subsisting licensing agreement from ARM Limited or its affiliates.    *
* 	(C) COPYRIGHT [2001-2016] ARM Limited or its affiliates.	     *
*	    ALL RIGHTS RESERVED						     *
* This entire notice must be reproduced on all copies of this file           *
* and copies of this file may only be made by a person if such person is     *
* permitted to do so under the terms of a subsisting license agreement       *
* from ARM Limited or its affiliates.					     *
*****************************************************************************/

#ifndef __DX_CRYS_KERNEL_H__
#define __DX_CRYS_KERNEL_H__
// --------------------------------------
// BLOCK: MISC
// --------------------------------------
#define DX_AES_CLK_ENABLE_REG_OFFSET 	0x810UL 
#define DX_AES_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define DX_AES_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define DX_DES_CLK_ENABLE_REG_OFFSET 	0x814UL 
#define DX_DES_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define DX_DES_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define DX_HASH_CLK_ENABLE_REG_OFFSET 	0x818UL 
#define DX_HASH_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define DX_HASH_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define DX_PKA_CLK_ENABLE_REG_OFFSET 	0x81CUL 
#define DX_PKA_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define DX_DMA_CLK_ENABLE_REG_OFFSET 	0x820UL 
#define DX_DMA_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define DX_DMA_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define DX_CLK_STATUS_REG_OFFSET 	0x824UL 
#define DX_CLK_STATUS_AES_CLK_STATUS_BIT_SHIFT 	0x0UL
#define DX_CLK_STATUS_AES_CLK_STATUS_BIT_SIZE 	0x1UL
#define DX_CLK_STATUS_DES_CLK_STATUS_BIT_SHIFT 	0x1UL
#define DX_CLK_STATUS_DES_CLK_STATUS_BIT_SIZE 	0x1UL
#define DX_CLK_STATUS_HASH_CLK_STATUS_BIT_SHIFT 	0x2UL
#define DX_CLK_STATUS_HASH_CLK_STATUS_BIT_SIZE 	0x1UL
#define DX_CLK_STATUS_PKA_CLK_STATUS_BIT_SHIFT 	0x3UL
#define DX_CLK_STATUS_PKA_CLK_STATUS_BIT_SIZE 	0x1UL
#define DX_CLK_STATUS_DMA_CLK_STATUS_BIT_SHIFT 	0x8UL
#define DX_CLK_STATUS_DMA_CLK_STATUS_BIT_SIZE 	0x1UL
// --------------------------------------
// BLOCK: DSCRPTR
// --------------------------------------
#define DX_DSCRPTR_COMPLETION_COUNTER_REG_OFFSET 	0xE00UL 
#define DX_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SIZE 	0x6UL
#define DX_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SHIFT 	0x6UL
#define DX_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_COMPLETION_STATUS_REG_OFFSET 	0xE3CUL 
#define DX_DSCRPTR_COMPLETION_STATUS_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_COMPLETION_STATUS_VALUE_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_SW_RESET_REG_OFFSET 	0xE40UL 
#define DX_DSCRPTR_SW_RESET_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_SW_RESET_VALUE_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_SINGLE_ADDR_EN_REG_OFFSET 	0xE64UL 
#define DX_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_MEASURE_CNTR_REG_OFFSET 	0xE68UL 
#define DX_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SIZE 	0x20UL
#define DX_DSCRPTR_QUEUE_ARB_MODE_REG_OFFSET 	0xE70UL 
#define DX_DSCRPTR_QUEUE_ARB_MODE_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_ARB_MODE_VALUE_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD0_REG_OFFSET 	0xE80UL 
#define DX_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SIZE 	0x20UL
#define DX_DSCRPTR_QUEUE_WORD1_REG_OFFSET 	0xE84UL 
#define DX_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SHIFT 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SIZE 	0x18UL
#define DX_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SHIFT 	0x1AUL
#define DX_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SHIFT 	0x1BUL
#define DX_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SHIFT 	0x1CUL
#define DX_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SHIFT 	0x1DUL
#define DX_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SHIFT 	0x1EUL
#define DX_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD2_REG_OFFSET 	0xE88UL 
#define DX_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SIZE 	0x20UL
#define DX_DSCRPTR_QUEUE_WORD3_REG_OFFSET 	0xE8CUL 
#define DX_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SHIFT 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SIZE 	0x18UL
#define DX_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SHIFT 	0x1AUL
#define DX_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SHIFT 	0x1BUL
#define DX_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SHIFT 	0x1DUL
#define DX_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SHIFT 	0x1EUL
#define DX_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SHIFT 	0x1FUL
#define DX_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_REG_OFFSET 	0xE90UL 
#define DX_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SIZE 	0x6UL
#define DX_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SHIFT 	0x6UL
#define DX_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SHIFT 	0x7UL
#define DX_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SHIFT 	0x8UL
#define DX_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SHIFT 	0xAUL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SIZE 	0x4UL
#define DX_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SHIFT 	0xEUL
#define DX_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SHIFT 	0xFUL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SHIFT 	0x11UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SHIFT 	0x13UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SHIFT 	0x14UL
#define DX_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SHIFT 	0x16UL
#define DX_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SIZE 	0x2UL
#define DX_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SHIFT 	0x18UL
#define DX_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SIZE 	0x4UL
#define DX_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SHIFT 	0x1CUL
#define DX_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SHIFT 	0x1DUL
#define DX_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SHIFT 	0x1EUL
#define DX_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SHIFT 	0x1FUL
#define DX_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SIZE 	0x1UL
#define DX_DSCRPTR_QUEUE_WORD5_REG_OFFSET 	0xE94UL 
#define DX_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SIZE 	0x10UL
#define DX_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SHIFT 	0x10UL
#define DX_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SIZE 	0x10UL
#define DX_DSCRPTR_QUEUE_WATERMARK_REG_OFFSET 	0xE98UL 
#define DX_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SIZE 	0x5UL
#define DX_DSCRPTR_QUEUE_CONTENT_REG_OFFSET 	0xE9CUL 
#define DX_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SHIFT 	0x0UL
#define DX_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SIZE 	0x4UL
// --------------------------------------
// BLOCK: PKA
// --------------------------------------
#define DX_MEMORY_MAP0_REG_OFFSET 	0x000UL 
#define DX_MEMORY_MAP0_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP0_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP1_REG_OFFSET 	0x004UL 
#define DX_MEMORY_MAP1_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP1_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP2_REG_OFFSET 	0x008UL 
#define DX_MEMORY_MAP2_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP2_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP3_REG_OFFSET 	0x00CUL 
#define DX_MEMORY_MAP3_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP3_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP4_REG_OFFSET 	0x010UL 
#define DX_MEMORY_MAP4_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP4_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP5_REG_OFFSET 	0x014UL 
#define DX_MEMORY_MAP5_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP5_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP6_REG_OFFSET 	0x018UL 
#define DX_MEMORY_MAP6_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP6_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP7_REG_OFFSET 	0x01CUL 
#define DX_MEMORY_MAP7_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP7_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP8_REG_OFFSET 	0x020UL 
#define DX_MEMORY_MAP8_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP8_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP9_REG_OFFSET 	0x024UL 
#define DX_MEMORY_MAP9_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP9_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP10_REG_OFFSET 	0x028UL 
#define DX_MEMORY_MAP10_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP10_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP11_REG_OFFSET 	0x02CUL 
#define DX_MEMORY_MAP11_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP11_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP12_REG_OFFSET 	0x030UL 
#define DX_MEMORY_MAP12_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP12_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP13_REG_OFFSET 	0x034UL 
#define DX_MEMORY_MAP13_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP13_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP14_REG_OFFSET 	0x038UL 
#define DX_MEMORY_MAP14_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP14_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP15_REG_OFFSET 	0x03CUL 
#define DX_MEMORY_MAP15_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP15_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP16_REG_OFFSET 	0x040UL 
#define DX_MEMORY_MAP16_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP16_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP17_REG_OFFSET 	0x044UL 
#define DX_MEMORY_MAP17_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP17_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP18_REG_OFFSET 	0x048UL 
#define DX_MEMORY_MAP18_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP18_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP19_REG_OFFSET 	0x04CUL 
#define DX_MEMORY_MAP19_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP19_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP20_REG_OFFSET 	0x050UL 
#define DX_MEMORY_MAP20_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP20_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP21_REG_OFFSET 	0x054UL 
#define DX_MEMORY_MAP21_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP21_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP22_REG_OFFSET 	0x058UL 
#define DX_MEMORY_MAP22_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP22_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP23_REG_OFFSET 	0x05CUL 
#define DX_MEMORY_MAP23_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP23_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP24_REG_OFFSET 	0x060UL 
#define DX_MEMORY_MAP24_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP24_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP25_REG_OFFSET 	0x064UL 
#define DX_MEMORY_MAP25_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP25_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP26_REG_OFFSET 	0x068UL 
#define DX_MEMORY_MAP26_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP26_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP27_REG_OFFSET 	0x06CUL 
#define DX_MEMORY_MAP27_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP27_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP28_REG_OFFSET 	0x070UL 
#define DX_MEMORY_MAP28_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP28_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP29_REG_OFFSET 	0x074UL 
#define DX_MEMORY_MAP29_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP29_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP30_REG_OFFSET 	0x078UL 
#define DX_MEMORY_MAP30_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP30_VALUE_BIT_SIZE 	0x9UL
#define DX_MEMORY_MAP31_REG_OFFSET 	0x07CUL 
#define DX_MEMORY_MAP31_VALUE_BIT_SHIFT 	0x2UL
#define DX_MEMORY_MAP31_VALUE_BIT_SIZE 	0x9UL
#define DX_OPCODE_REG_OFFSET 	0x080UL 
#define DX_OPCODE_TAG_BIT_SHIFT 	0x0UL
#define DX_OPCODE_TAG_BIT_SIZE 	0x6UL
#define DX_OPCODE_REG_R_BIT_SHIFT 	0x6UL
#define DX_OPCODE_REG_R_BIT_SIZE 	0x6UL
#define DX_OPCODE_REG_B_BIT_SHIFT 	0xCUL
#define DX_OPCODE_REG_B_BIT_SIZE 	0x6UL
#define DX_OPCODE_REG_A_BIT_SHIFT 	0x12UL
#define DX_OPCODE_REG_A_BIT_SIZE 	0x6UL
#define DX_OPCODE_LEN_BIT_SHIFT 	0x18UL
#define DX_OPCODE_LEN_BIT_SIZE 	0x3UL
#define DX_OPCODE_OPCODE_BIT_SHIFT 	0x1BUL
#define DX_OPCODE_OPCODE_BIT_SIZE 	0x5UL
#define DX_N_NP_T0_T1_ADDR_REG_OFFSET 	0x084UL 
#define DX_N_NP_T0_T1_ADDR_N_VIRTUAL_ADDR_BIT_SHIFT 	0x0UL
#define DX_N_NP_T0_T1_ADDR_N_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define DX_N_NP_T0_T1_ADDR_NP_VIRTUAL_ADDR_BIT_SHIFT 	0x5UL
#define DX_N_NP_T0_T1_ADDR_NP_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define DX_N_NP_T0_T1_ADDR_T0_VIRTUAL_ADDR_BIT_SHIFT 	0xAUL
#define DX_N_NP_T0_T1_ADDR_T0_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define DX_N_NP_T0_T1_ADDR_T1_VIRTUAL_ADDR_BIT_SHIFT 	0xFUL
#define DX_N_NP_T0_T1_ADDR_T1_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define DX_PKA_STATUS_REG_OFFSET 	0x088UL 
#define DX_PKA_STATUS_ALU_MSB_4BITS_BIT_SHIFT 	0x0UL
#define DX_PKA_STATUS_ALU_MSB_4BITS_BIT_SIZE 	0x4UL
#define DX_PKA_STATUS_ALU_LSB_4BITS_BIT_SHIFT 	0x4UL
#define DX_PKA_STATUS_ALU_LSB_4BITS_BIT_SIZE 	0x4UL
#define DX_PKA_STATUS_ALU_SIGN_OUT_BIT_SHIFT 	0x8UL
#define DX_PKA_STATUS_ALU_SIGN_OUT_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_ALU_CARRY_BIT_SHIFT 	0x9UL
#define DX_PKA_STATUS_ALU_CARRY_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_ALU_CARRY_MOD_BIT_SHIFT 	0xAUL
#define DX_PKA_STATUS_ALU_CARRY_MOD_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_ALU_SUB_IS_ZERO_BIT_SHIFT 	0xBUL
#define DX_PKA_STATUS_ALU_SUB_IS_ZERO_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_ALU_OUT_ZERO_BIT_SHIFT 	0xCUL
#define DX_PKA_STATUS_ALU_OUT_ZERO_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_ALU_MODOVRFLW_BIT_SHIFT 	0xDUL
#define DX_PKA_STATUS_ALU_MODOVRFLW_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_DIV_BY_ZERO_BIT_SHIFT 	0xEUL
#define DX_PKA_STATUS_DIV_BY_ZERO_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_MODINV_OF_ZERO_BIT_SHIFT 	0xFUL
#define DX_PKA_STATUS_MODINV_OF_ZERO_BIT_SIZE 	0x1UL
#define DX_PKA_STATUS_OPCODE_BIT_SHIFT 	0x10UL
#define DX_PKA_STATUS_OPCODE_BIT_SIZE 	0x5UL
#define DX_PKA_SW_RESET_REG_OFFSET 	0x08CUL 
#define DX_PKA_SW_RESET_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_SW_RESET_VALUE_BIT_SIZE 	0x1UL
#define DX_PKA_L0_REG_OFFSET 	0x090UL 
#define DX_PKA_L0_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L0_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_L1_REG_OFFSET 	0x094UL 
#define DX_PKA_L1_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L1_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_L2_REG_OFFSET 	0x098UL 
#define DX_PKA_L2_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L2_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_L3_REG_OFFSET 	0x09CUL 
#define DX_PKA_L3_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L3_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_L4_REG_OFFSET 	0x0A0UL 
#define DX_PKA_L4_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L4_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_L5_REG_OFFSET 	0x0A4UL 
#define DX_PKA_L5_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L5_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_L6_REG_OFFSET 	0x0A8UL 
#define DX_PKA_L6_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L6_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_L7_REG_OFFSET 	0x0ACUL 
#define DX_PKA_L7_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_L7_VALUE_BIT_SIZE 	0xDUL
#define DX_PKA_PIPE_RDY_REG_OFFSET 	0x0B0UL 
#define DX_PKA_PIPE_RDY_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_PIPE_RDY_VALUE_BIT_SIZE 	0x1UL
#define DX_PKA_DONE_REG_OFFSET 	0x0B4UL 
#define DX_PKA_DONE_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_DONE_VALUE_BIT_SIZE 	0x1UL
#define DX_PKA_MON_SELECT_REG_OFFSET 	0x0B8UL 
#define DX_PKA_MON_SELECT_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_MON_SELECT_VALUE_BIT_SIZE 	0x4UL
#define DX_PKA_VERSION_REG_OFFSET 	0x0C4UL 
#define DX_PKA_VERSION_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_VERSION_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_MON_READ_REG_OFFSET 	0x0D0UL 
#define DX_PKA_MON_READ_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_MON_READ_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_SRAM_ADDR_REG_OFFSET 	0x0D4UL 
#define DX_PKA_SRAM_ADDR_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_SRAM_ADDR_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_SRAM_WDATA_REG_OFFSET 	0x0D8UL 
#define DX_PKA_SRAM_WDATA_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_SRAM_WDATA_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_SRAM_RDATA_REG_OFFSET 	0x0DCUL 
#define DX_PKA_SRAM_RDATA_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_SRAM_RDATA_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_SRAM_WR_CLR_REG_OFFSET 	0x0E0UL 
#define DX_PKA_SRAM_WR_CLR_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_SRAM_WR_CLR_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_SRAM_RADDR_REG_OFFSET 	0x0E4UL 
#define DX_PKA_SRAM_RADDR_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_SRAM_RADDR_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_WORD_ACCESS_REG_OFFSET 	0x0F0UL 
#define DX_PKA_WORD_ACCESS_VALUE_BIT_SHIFT 	0x0UL
#define DX_PKA_WORD_ACCESS_VALUE_BIT_SIZE 	0x20UL
#define DX_PKA_BUFF_ADDR_REG_OFFSET 	0x0F8UL 
#define DX_PKA_BUFF_ADDR_PKA_BUF_ADDR_BIT_SHIFT 	0x0UL
#define DX_PKA_BUFF_ADDR_PKA_BUF_ADDR_BIT_SIZE 	0xCUL
#define DX_PKA_BUFF_ADDR_RESEREVED1_BIT_SHIFT 	0xCUL
#define DX_PKA_BUFF_ADDR_RESEREVED1_BIT_SIZE 	0x14UL
// --------------------------------------
// BLOCK: AXI
// --------------------------------------
#define DX_AXIM_MON_INFLIGHT_REG_OFFSET 	0xB00UL 
#define DX_AXIM_MON_INFLIGHT_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_INFLIGHT_VALUE_BIT_SIZE 	0x8UL
#define DX_AXIM_MON_INFLIGHTLAST_REG_OFFSET 	0xB40UL 
#define DX_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SIZE 	0x8UL
#define DX_AXIM_PIDTABLE_REG_OFFSET 	0xB7CUL 
#define DX_AXIM_PIDTABLE_PID_BROKEN1_BIT_SHIFT 	0x0UL
#define DX_AXIM_PIDTABLE_PID_BROKEN1_BIT_SIZE 	0x1UL
#define DX_AXIM_PIDTABLE_PID_BROKEN2_BIT_SHIFT 	0x1UL
#define DX_AXIM_PIDTABLE_PID_BROKEN2_BIT_SIZE 	0x1UL
#define DX_AXIM_PIDTABLE_PID_OSCNTR_BIT_SHIFT 	0x2UL
#define DX_AXIM_PIDTABLE_PID_OSCNTR_BIT_SIZE 	0x8UL
#define DX_AXIM_PIDTABLE_PID_ID_BIT_SHIFT 	0xAUL
#define DX_AXIM_PIDTABLE_PID_ID_BIT_SIZE 	0x5UL
#define DX_AXIM_MON_COMP_REG_OFFSET 	0xB80UL 
#define DX_AXIM_MON_COMP_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_COMP_VALUE_BIT_SIZE 	0x10UL
#define DX_AXIM_MON_RMAX_REG_OFFSET 	0xBB4UL 
#define DX_AXIM_MON_RMAX_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_RMAX_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_MON_RMIN_REG_OFFSET 	0xBB8UL 
#define DX_AXIM_MON_RMIN_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_RMIN_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_MON_WMAX_REG_OFFSET 	0xBBCUL 
#define DX_AXIM_MON_WMAX_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_WMAX_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_MON_WMIN_REG_OFFSET 	0xBC0UL 
#define DX_AXIM_MON_WMIN_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_WMIN_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_MON_ERR_REG_OFFSET 	0xBC4UL 
#define DX_AXIM_MON_ERR_BRESP_BIT_SHIFT 	0x0UL
#define DX_AXIM_MON_ERR_BRESP_BIT_SIZE 	0x2UL
#define DX_AXIM_MON_ERR_BID_BIT_SHIFT 	0x2UL
#define DX_AXIM_MON_ERR_BID_BIT_SIZE 	0x4UL
#define DX_AXIM_MON_ERR_RRESP_BIT_SHIFT 	0x10UL
#define DX_AXIM_MON_ERR_RRESP_BIT_SIZE 	0x2UL
#define DX_AXIM_MON_ERR_RID_BIT_SHIFT 	0x12UL
#define DX_AXIM_MON_ERR_RID_BIT_SIZE 	0x4UL
#define DX_AXIM_RDSTAT_REG_OFFSET 	0xBC8UL 
#define DX_AXIM_RDSTAT_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_RDSTAT_VALUE_BIT_SIZE 	0x4UL
#define DX_AXIM_RLATENCY_REG_OFFSET 	0xBD0UL 
#define DX_AXIM_RLATENCY_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_RLATENCY_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_RBURST_REG_OFFSET 	0xBD4UL 
#define DX_AXIM_RBURST_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_RBURST_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_WLATENCY_REG_OFFSET 	0xBD8UL 
#define DX_AXIM_WLATENCY_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_WLATENCY_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_WBURST_REG_OFFSET 	0xBDCUL 
#define DX_AXIM_WBURST_VALUE_BIT_SHIFT 	0x0UL
#define DX_AXIM_WBURST_VALUE_BIT_SIZE 	0x20UL
#define DX_AXIM_CACHETYPE_CFG_REG_OFFSET 	0xBE0UL 
#define DX_AXIM_CACHETYPE_CFG_DD_ARCACHE_BIT_SHIFT 	0x8UL
#define DX_AXIM_CACHETYPE_CFG_DD_ARCACHE_BIT_SIZE 	0x4UL
#define DX_AXIM_CACHETYPE_CFG_DD_AWCACHE_BIT_SHIFT 	0x18UL
#define DX_AXIM_CACHETYPE_CFG_DD_AWCACHE_BIT_SIZE 	0x4UL
#define DX_AXIM_PROT_CFG_REG_OFFSET 	0xBE4UL 
#define DX_AXIM_PROT_CFG_DD_ARPROT_BIT_SHIFT 	0x4UL
#define DX_AXIM_PROT_CFG_DD_ARPROT_BIT_SIZE 	0x1UL
#define DX_AXIM_PROT_CFG_DD_AWPROT_BIT_SHIFT 	0xCUL
#define DX_AXIM_PROT_CFG_DD_AWPROT_BIT_SIZE 	0x1UL
#define DX_AXIM_CFG_REG_OFFSET 	0xBE8UL 
#define DX_AXIM_CFG_RD_AFTER_WR_STALL_BIT_SHIFT 	0x0UL
#define DX_AXIM_CFG_RD_AFTER_WR_STALL_BIT_SIZE 	0x4UL
#define DX_AXIM_CFG_BRESPMASK_BIT_SHIFT 	0x4UL
#define DX_AXIM_CFG_BRESPMASK_BIT_SIZE 	0x1UL
#define DX_AXIM_CFG_RRESPMASK_BIT_SHIFT 	0x5UL
#define DX_AXIM_CFG_RRESPMASK_BIT_SIZE 	0x1UL
#define DX_AXIM_CFG_INFLTMASK_BIT_SHIFT 	0x6UL
#define DX_AXIM_CFG_INFLTMASK_BIT_SIZE 	0x1UL
#define DX_AXIM_CFG_COMPMASK_BIT_SHIFT 	0x7UL
#define DX_AXIM_CFG_COMPMASK_BIT_SIZE 	0x1UL
#define DX_AXIM_CFG_ACCUM_LIMIT_BIT_SHIFT 	0x10UL
#define DX_AXIM_CFG_ACCUM_LIMIT_BIT_SIZE 	0x5UL
#define DX_AXIM_ACE_CONST_REG_OFFSET 	0xBECUL 
#define DX_AXIM_ACE_CONST_ARDOMAIN_BIT_SHIFT 	0x0UL
#define DX_AXIM_ACE_CONST_ARDOMAIN_BIT_SIZE 	0x2UL
#define DX_AXIM_ACE_CONST_AWDOMAIN_BIT_SHIFT 	0x2UL
#define DX_AXIM_ACE_CONST_AWDOMAIN_BIT_SIZE 	0x2UL
#define DX_AXIM_ACE_CONST_ARBAR_BIT_SHIFT 	0x4UL
#define DX_AXIM_ACE_CONST_ARBAR_BIT_SIZE 	0x2UL
#define DX_AXIM_ACE_CONST_AWBAR_BIT_SHIFT 	0x6UL
#define DX_AXIM_ACE_CONST_AWBAR_BIT_SIZE 	0x2UL
#define DX_AXIM_ACE_CONST_ARSNOOP_BIT_SHIFT 	0x8UL
#define DX_AXIM_ACE_CONST_ARSNOOP_BIT_SIZE 	0x4UL
#define DX_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SHIFT 	0xCUL
#define DX_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SIZE 	0x3UL
#define DX_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SHIFT 	0xFUL
#define DX_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SIZE 	0x3UL
#define DX_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SHIFT 	0x12UL
#define DX_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SIZE 	0x7UL
#define DX_AXIM_ACE_CONST_AWLEN_VAL_BIT_SHIFT 	0x19UL
#define DX_AXIM_ACE_CONST_AWLEN_VAL_BIT_SIZE 	0x4UL
#define DX_AXIM_CACHE_PARAMS_REG_OFFSET 	0xBF0UL 
#define DX_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SHIFT 	0x0UL
#define DX_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SIZE 	0x4UL
#define DX_AXIM_CACHE_PARAMS_AWCACHE_BIT_SHIFT 	0x4UL
#define DX_AXIM_CACHE_PARAMS_AWCACHE_BIT_SIZE 	0x4UL
#define DX_AXIM_CACHE_PARAMS_ARCACHE_BIT_SHIFT 	0x8UL
#define DX_AXIM_CACHE_PARAMS_ARCACHE_BIT_SIZE 	0x4UL
#define DX_ADDR_AXIM_CTRL_REG_OFFSET 	0xBF4UL 
#define DX_ADDR_AXIM_CTRL_VALUE_BIT_SHIFT 	0x0UL
#define DX_ADDR_AXIM_CTRL_VALUE_BIT_SIZE 	0x4UL
#endif	// __DX_CRYS_KERNEL_H__
