
RR_Shoot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000974c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08009930  08009930  00019930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d64  08009d64  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  08009d64  08009d64  00019d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d6c  08009d6c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d6c  08009d6c  00019d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d70  08009d70  00019d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08009d74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  20000208  08009f7c  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003f4  08009f7c  000203f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016121  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000270f  00000000  00000000  00036359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  00038a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d0  00000000  00000000  00039d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021068  00000000  00000000  0003aef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014795  00000000  00000000  0005bf58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dcdc6  00000000  00000000  000706ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014d4b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000620c  00000000  00000000  0014d504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000208 	.word	0x20000208
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009914 	.word	0x08009914

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000020c 	.word	0x2000020c
 800021c:	08009914 	.word	0x08009914

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <__io_putchar>:

float l_reset = 0;	//reset positon



int __io_putchar(int ch) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);
 8000fa4:	1d39      	adds	r1, r7, #4
 8000fa6:	2364      	movs	r3, #100	; 0x64
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4804      	ldr	r0, [pc, #16]	; (8000fbc <__io_putchar+0x20>)
 8000fac:	f004 fff6 	bl	8005f9c <HAL_UART_Transmit>
    return ch;
 8000fb0:	687b      	ldr	r3, [r7, #4]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000328 	.word	0x20000328

08000fc0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000fc4:	b084      	sub	sp, #16
 8000fc6:	af02      	add	r7, sp, #8
 8000fc8:	6078      	str	r0, [r7, #4]
    if (htim == &htim6)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4ac4      	ldr	r2, [pc, #784]	; (80012e0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	f040 81df 	bne.w	8001392 <HAL_TIM_PeriodElapsedCallback+0x3d2>
    {
    	HAL_ADC_Start(&hadc2);						//ADC_start
 8000fd4:	48c3      	ldr	r0, [pc, #780]	; (80012e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8000fd6:	f001 fb2b 	bl	8002630 <HAL_ADC_Start>
    	ad += 0.3*(HAL_ADC_GetValue(&hadc2) -ad);	//get ad
 8000fda:	48c2      	ldr	r0, [pc, #776]	; (80012e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8000fdc:	f001 fc17 	bl	800280e <HAL_ADC_GetValue>
 8000fe0:	ee07 0a90 	vmov	s15, r0
 8000fe4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fe8:	4bbf      	ldr	r3, [pc, #764]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8000fea:	edd3 7a00 	vldr	s15, [r3]
 8000fee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ff2:	ee17 0a90 	vmov	r0, s15
 8000ff6:	f7ff facf 	bl	8000598 <__aeabi_f2d>
 8000ffa:	a3b3      	add	r3, pc, #716	; (adr r3, 80012c8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001000:	f7ff fb22 	bl	8000648 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4614      	mov	r4, r2
 800100a:	461d      	mov	r5, r3
 800100c:	4bb6      	ldr	r3, [pc, #728]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fac1 	bl	8000598 <__aeabi_f2d>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4620      	mov	r0, r4
 800101c:	4629      	mov	r1, r5
 800101e:	f7ff f95d 	bl	80002dc <__adddf3>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4610      	mov	r0, r2
 8001028:	4619      	mov	r1, r3
 800102a:	f7ff fde5 	bl	8000bf8 <__aeabi_d2f>
 800102e:	4603      	mov	r3, r0
 8001030:	4aad      	ldr	r2, [pc, #692]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001032:	6013      	str	r3, [r2, #0]
    	HAL_ADC_Stop(&hadc2);						//ADC_end
 8001034:	48ab      	ldr	r0, [pc, #684]	; (80012e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001036:	f001 fbb7 	bl	80027a8 <HAL_ADC_Stop>
    	l = 0.1908*(ad - 1723);                     //calculate l_yamada
 800103a:	4bab      	ldr	r3, [pc, #684]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800103c:	edd3 7a00 	vldr	s15, [r3]
 8001040:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 80012ec <HAL_TIM_PeriodElapsedCallback+0x32c>
 8001044:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001048:	ee17 0a90 	vmov	r0, s15
 800104c:	f7ff faa4 	bl	8000598 <__aeabi_f2d>
 8001050:	a39f      	add	r3, pc, #636	; (adr r3, 80012d0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff faf7 	bl	8000648 <__aeabi_dmul>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	f7ff fdc9 	bl	8000bf8 <__aeabi_d2f>
 8001066:	4603      	mov	r3, r0
 8001068:	4aa1      	ldr	r2, [pc, #644]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800106a:	6013      	str	r3, [r2, #0]
    	//printf("%.2f\r\n",l);
    	v += fil_v*((l - last_l)/dt - v);			//caluculate v
 800106c:	4ba0      	ldr	r3, [pc, #640]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800106e:	ed93 7a00 	vldr	s14, [r3]
 8001072:	4ba0      	ldr	r3, [pc, #640]	; (80012f4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001074:	edd3 7a00 	vldr	s15, [r3]
 8001078:	ee77 6a67 	vsub.f32	s13, s14, s15
 800107c:	4b9e      	ldr	r3, [pc, #632]	; (80012f8 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001086:	4b9d      	ldr	r3, [pc, #628]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001090:	4b9b      	ldr	r3, [pc, #620]	; (8001300 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001092:	edd3 7a00 	vldr	s15, [r3]
 8001096:	ee27 7a27 	vmul.f32	s14, s14, s15
 800109a:	4b98      	ldr	r3, [pc, #608]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800109c:	edd3 7a00 	vldr	s15, [r3]
 80010a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a4:	4b95      	ldr	r3, [pc, #596]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80010a6:	edc3 7a00 	vstr	s15, [r3]
    	a += fil_a*(l - 2*last_l + last_last_l - a);//caluculate a
 80010aa:	4b91      	ldr	r3, [pc, #580]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80010ac:	ed93 7a00 	vldr	s14, [r3]
 80010b0:	4b90      	ldr	r3, [pc, #576]	; (80012f4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 80010b2:	edd3 7a00 	vldr	s15, [r3]
 80010b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010be:	4b91      	ldr	r3, [pc, #580]	; (8001304 <HAL_TIM_PeriodElapsedCallback+0x344>)
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010c8:	4b8f      	ldr	r3, [pc, #572]	; (8001308 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80010ca:	edd3 7a00 	vldr	s15, [r3]
 80010ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010d2:	4b8e      	ldr	r3, [pc, #568]	; (800130c <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80010d4:	edd3 7a00 	vldr	s15, [r3]
 80010d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010dc:	4b8a      	ldr	r3, [pc, #552]	; (8001308 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80010de:	edd3 7a00 	vldr	s15, [r3]
 80010e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e6:	4b88      	ldr	r3, [pc, #544]	; (8001308 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80010e8:	edc3 7a00 	vstr	s15, [r3]

    	//anti wind up
    	if(pwm > 150){
 80010ec:	4b88      	ldr	r3, [pc, #544]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2b96      	cmp	r3, #150	; 0x96
 80010f2:	dd04      	ble.n	80010fe <HAL_TIM_PeriodElapsedCallback+0x13e>
    		e_r = 0;
 80010f4:	4b87      	ldr	r3, [pc, #540]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x354>)
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	e057      	b.n	80011ae <HAL_TIM_PeriodElapsedCallback+0x1ee>
    	}else if(abs(l - l_reset) < 3){
 80010fe:	4b7c      	ldr	r3, [pc, #496]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001100:	ed93 7a00 	vldr	s14, [r3]
 8001104:	4b84      	ldr	r3, [pc, #528]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8001106:	edd3 7a00 	vldr	s15, [r3]
 800110a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800110e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001112:	ee17 3a90 	vmov	r3, s15
 8001116:	f113 0f02 	cmn.w	r3, #2
 800111a:	db12      	blt.n	8001142 <HAL_TIM_PeriodElapsedCallback+0x182>
 800111c:	4b74      	ldr	r3, [pc, #464]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800111e:	ed93 7a00 	vldr	s14, [r3]
 8001122:	4b7d      	ldr	r3, [pc, #500]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8001124:	edd3 7a00 	vldr	s15, [r3]
 8001128:	ee77 7a67 	vsub.f32	s15, s14, s15
 800112c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001130:	ee17 3a90 	vmov	r3, s15
 8001134:	2b02      	cmp	r3, #2
 8001136:	dc04      	bgt.n	8001142 <HAL_TIM_PeriodElapsedCallback+0x182>
    		e_r = 0;
 8001138:	4b76      	ldr	r3, [pc, #472]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x354>)
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	e035      	b.n	80011ae <HAL_TIM_PeriodElapsedCallback+0x1ee>
    	}else{
    		e_r += 0.01*reset_flag*(l_reset - l);
 8001142:	4b74      	ldr	r3, [pc, #464]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fa26 	bl	8000598 <__aeabi_f2d>
 800114c:	4604      	mov	r4, r0
 800114e:	460d      	mov	r5, r1
 8001150:	4b72      	ldr	r3, [pc, #456]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fa1f 	bl	8000598 <__aeabi_f2d>
 800115a:	a35f      	add	r3, pc, #380	; (adr r3, 80012d8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800115c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001160:	f7ff fa72 	bl	8000648 <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4690      	mov	r8, r2
 800116a:	4699      	mov	r9, r3
 800116c:	4b6a      	ldr	r3, [pc, #424]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x358>)
 800116e:	ed93 7a00 	vldr	s14, [r3]
 8001172:	4b5f      	ldr	r3, [pc, #380]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001174:	edd3 7a00 	vldr	s15, [r3]
 8001178:	ee77 7a67 	vsub.f32	s15, s14, s15
 800117c:	ee17 0a90 	vmov	r0, s15
 8001180:	f7ff fa0a 	bl	8000598 <__aeabi_f2d>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4640      	mov	r0, r8
 800118a:	4649      	mov	r1, r9
 800118c:	f7ff fa5c 	bl	8000648 <__aeabi_dmul>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4620      	mov	r0, r4
 8001196:	4629      	mov	r1, r5
 8001198:	f7ff f8a0 	bl	80002dc <__adddf3>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	4610      	mov	r0, r2
 80011a2:	4619      	mov	r1, r3
 80011a4:	f7ff fd28 	bl	8000bf8 <__aeabi_d2f>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4a5a      	ldr	r2, [pc, #360]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x354>)
 80011ac:	6013      	str	r3, [r2, #0]
    	}

    	//decide control type
    	if(reset_flag){
 80011ae:	4b5b      	ldr	r3, [pc, #364]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011bc:	d04b      	beq.n	8001256 <HAL_TIM_PeriodElapsedCallback+0x296>
    		if(l > (l_reset + 5)){
 80011be:	4b56      	ldr	r3, [pc, #344]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80011c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80011cc:	4b48      	ldr	r3, [pc, #288]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80011ce:	edd3 7a00 	vldr	s15, [r3]
 80011d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011da:	d507      	bpl.n	80011ec <HAL_TIM_PeriodElapsedCallback+0x22c>
    			pwm = -150;
 80011dc:	4b4c      	ldr	r3, [pc, #304]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80011de:	f06f 0295 	mvn.w	r2, #149	; 0x95
 80011e2:	601a      	str	r2, [r3, #0]
    			printf("chicken\r\n");
 80011e4:	484e      	ldr	r0, [pc, #312]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80011e6:	f006 fa15 	bl	8007614 <puts>
 80011ea:	e061      	b.n	80012b0 <HAL_TIM_PeriodElapsedCallback+0x2f0>
    		}else{
    			pwm = kp_r*(l_reset - l) - kd_r*v + ki_r*e_r;
 80011ec:	4b4a      	ldr	r3, [pc, #296]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80011ee:	ed93 7a00 	vldr	s14, [r3]
 80011f2:	4b3f      	ldr	r3, [pc, #252]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80011f4:	edd3 7a00 	vldr	s15, [r3]
 80011f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011fc:	4b49      	ldr	r3, [pc, #292]	; (8001324 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80011fe:	edd3 7a00 	vldr	s15, [r3]
 8001202:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001206:	4b48      	ldr	r3, [pc, #288]	; (8001328 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001208:	edd3 6a00 	vldr	s13, [r3]
 800120c:	4b3b      	ldr	r3, [pc, #236]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800120e:	edd3 7a00 	vldr	s15, [r3]
 8001212:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001216:	ee37 7a67 	vsub.f32	s14, s14, s15
 800121a:	4b44      	ldr	r3, [pc, #272]	; (800132c <HAL_TIM_PeriodElapsedCallback+0x36c>)
 800121c:	edd3 6a00 	vldr	s13, [r3]
 8001220:	4b3c      	ldr	r3, [pc, #240]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001222:	edd3 7a00 	vldr	s15, [r3]
 8001226:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800122a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001232:	ee17 2a90 	vmov	r2, s15
 8001236:	4b36      	ldr	r3, [pc, #216]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8001238:	601a      	str	r2, [r3, #0]
    			printf("%.2f,%d\r\n",l,pwm);
 800123a:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f9aa 	bl	8000598 <__aeabi_f2d>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4931      	ldr	r1, [pc, #196]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x350>)
 800124a:	6809      	ldr	r1, [r1, #0]
 800124c:	9100      	str	r1, [sp, #0]
 800124e:	4838      	ldr	r0, [pc, #224]	; (8001330 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8001250:	f006 f95a 	bl	8007508 <iprintf>
 8001254:	e02c      	b.n	80012b0 <HAL_TIM_PeriodElapsedCallback+0x2f0>
    		}
    	}else{
    		if(l > l_limit){
 8001256:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001258:	ed93 7a00 	vldr	s14, [r3]
 800125c:	4b35      	ldr	r3, [pc, #212]	; (8001334 <HAL_TIM_PeriodElapsedCallback+0x374>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126a:	dd1d      	ble.n	80012a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>
    			//position control
    			pwm = kp_p*(l_ref - l) - kd_p*v;
 800126c:	4b32      	ldr	r3, [pc, #200]	; (8001338 <HAL_TIM_PeriodElapsedCallback+0x378>)
 800126e:	ed93 7a00 	vldr	s14, [r3]
 8001272:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ee37 7a67 	vsub.f32	s14, s14, s15
 800127c:	4b2f      	ldr	r3, [pc, #188]	; (800133c <HAL_TIM_PeriodElapsedCallback+0x37c>)
 800127e:	edd3 7a00 	vldr	s15, [r3]
 8001282:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001286:	4b2e      	ldr	r3, [pc, #184]	; (8001340 <HAL_TIM_PeriodElapsedCallback+0x380>)
 8001288:	edd3 6a00 	vldr	s13, [r3]
 800128c:	4b1b      	ldr	r3, [pc, #108]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800129a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800129e:	ee17 2a90 	vmov	r2, s15
 80012a2:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	e003      	b.n	80012b0 <HAL_TIM_PeriodElapsedCallback+0x2f0>
    			//printf("%.2f\r\n",l);
    		}else{
    			//velocity control
    			pwm = 300;
 80012a8:	4b19      	ldr	r3, [pc, #100]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80012aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80012ae:	601a      	str	r2, [r3, #0]
    			//printf("velo\r\n");
    		}
    	}

    	//decision of direction____________________
    	if(0 < pwm){
 80012b0:	4b17      	ldr	r3, [pc, #92]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	dd45      	ble.n	8001344 <HAL_TIM_PeriodElapsedCallback+0x384>
    		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1,0);//now:yamada
 80012b8:	2200      	movs	r2, #0
 80012ba:	2102      	movs	r1, #2
 80012bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c0:	f002 fab2 	bl	8003828 <HAL_GPIO_WritePin>
 80012c4:	e044      	b.n	8001350 <HAL_TIM_PeriodElapsedCallback+0x390>
 80012c6:	bf00      	nop
 80012c8:	33333333 	.word	0x33333333
 80012cc:	3fd33333 	.word	0x3fd33333
 80012d0:	6809d495 	.word	0x6809d495
 80012d4:	3fc86c22 	.word	0x3fc86c22
 80012d8:	47ae147b 	.word	0x47ae147b
 80012dc:	3f847ae1 	.word	0x3f847ae1
 80012e0:	200002dc 	.word	0x200002dc
 80012e4:	20000224 	.word	0x20000224
 80012e8:	200003b8 	.word	0x200003b8
 80012ec:	44d76000 	.word	0x44d76000
 80012f0:	200003bc 	.word	0x200003bc
 80012f4:	200003c0 	.word	0x200003c0
 80012f8:	20000004 	.word	0x20000004
 80012fc:	200003c8 	.word	0x200003c8
 8001300:	2000001c 	.word	0x2000001c
 8001304:	200003c4 	.word	0x200003c4
 8001308:	200003cc 	.word	0x200003cc
 800130c:	20000020 	.word	0x20000020
 8001310:	200003d0 	.word	0x200003d0
 8001314:	200003d4 	.word	0x200003d4
 8001318:	200003d8 	.word	0x200003d8
 800131c:	20000000 	.word	0x20000000
 8001320:	08009930 	.word	0x08009930
 8001324:	20000010 	.word	0x20000010
 8001328:	20000014 	.word	0x20000014
 800132c:	20000018 	.word	0x20000018
 8001330:	0800993c 	.word	0x0800993c
 8001334:	20000028 	.word	0x20000028
 8001338:	20000024 	.word	0x20000024
 800133c:	20000008 	.word	0x20000008
 8001340:	2000000c 	.word	0x2000000c
    	}else{
    		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1,1);//now:yamada
 8001344:	2201      	movs	r2, #1
 8001346:	2102      	movs	r1, #2
 8001348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134c:	f002 fa6c 	bl	8003828 <HAL_GPIO_WritePin>
    	}

    	//decision of max or min pwm_______________
    	if(pwm > 980){
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f5b3 7f75 	cmp.w	r3, #980	; 0x3d4
 8001358:	dd04      	ble.n	8001364 <HAL_TIM_PeriodElapsedCallback+0x3a4>
    		pwm = 980;
 800135a:	4b10      	ldr	r3, [pc, #64]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 800135c:	f44f 7275 	mov.w	r2, #980	; 0x3d4
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	e007      	b.n	8001374 <HAL_TIM_PeriodElapsedCallback+0x3b4>
    	}else if(pwm < -980){
 8001364:	4b0d      	ldr	r3, [pc, #52]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f513 7f75 	cmn.w	r3, #980	; 0x3d4
 800136c:	da02      	bge.n	8001374 <HAL_TIM_PeriodElapsedCallback+0x3b4>
    		pwm = -980;
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8001370:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x3e0>)
 8001372:	601a      	str	r2, [r3, #0]
    	}
    	//_________________________________________

    	pwm = abs(pwm);
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	bfb8      	it	lt
 800137c:	425b      	neglt	r3, r3
 800137e:	4a07      	ldr	r2, [pc, #28]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8001380:	6013      	str	r3, [r2, #0]
    	//pwm = 990 - abs(pwm);			//offset pwm
    	last_last_l = last_l;			//retention last_l
 8001382:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0x3e4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a08      	ldr	r2, [pc, #32]	; (80013a8 <HAL_TIM_PeriodElapsedCallback+0x3e8>)
 8001388:	6013      	str	r3, [r2, #0]
    	last_l = l;						//retention l
 800138a:	4b08      	ldr	r3, [pc, #32]	; (80013ac <HAL_TIM_PeriodElapsedCallback+0x3ec>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a05      	ldr	r2, [pc, #20]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0x3e4>)
 8001390:	6013      	str	r3, [r2, #0]
    }
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800139c:	200003d0 	.word	0x200003d0
 80013a0:	fffffc2c 	.word	0xfffffc2c
 80013a4:	200003c0 	.word	0x200003c0
 80013a8:	200003c4 	.word	0x200003c4
 80013ac:	200003bc 	.word	0x200003bc

080013b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80013b4:	f000 fce3 	bl	8001d7e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b8:	f000 f826 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013bc:	f000 fa0a 	bl	80017d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013c0:	f000 f9bc 	bl	800173c <MX_USART2_UART_Init>
  MX_ADC2_Init();
 80013c4:	f000 f86c 	bl	80014a0 <MX_ADC2_Init>
  MX_TIM1_Init();
 80013c8:	f000 f8d0 	bl	800156c <MX_TIM1_Init>
  MX_TIM6_Init();
 80013cc:	f000 f97e 	bl	80016cc <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setbuf(stdout, NULL);
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <main+0x48>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f006 f923 	bl	8007624 <setbuf>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013de:	2100      	movs	r1, #0
 80013e0:	4806      	ldr	r0, [pc, #24]	; (80013fc <main+0x4c>)
 80013e2:	f003 fb25 	bl	8004a30 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 80013e6:	4806      	ldr	r0, [pc, #24]	; (8001400 <main+0x50>)
 80013e8:	f003 fa56 	bl	8004898 <HAL_TIM_Base_Start_IT>
  while (1)
  {
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 80013ec:	4b05      	ldr	r3, [pc, #20]	; (8001404 <main+0x54>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b02      	ldr	r3, [pc, #8]	; (80013fc <main+0x4c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	635a      	str	r2, [r3, #52]	; 0x34
 80013f6:	e7f9      	b.n	80013ec <main+0x3c>
 80013f8:	20000038 	.word	0x20000038
 80013fc:	20000290 	.word	0x20000290
 8001400:	200002dc 	.word	0x200002dc
 8001404:	200003d0 	.word	0x200003d0

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b094      	sub	sp, #80	; 0x50
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 0318 	add.w	r3, r7, #24
 8001412:	2238      	movs	r2, #56	; 0x38
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f005 fc04 	bl	8006c24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]
 8001428:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800142a:	2000      	movs	r0, #0
 800142c:	f002 fa14 	bl	8003858 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001430:	2302      	movs	r3, #2
 8001432:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001434:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143a:	2340      	movs	r3, #64	; 0x40
 800143c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143e:	2302      	movs	r3, #2
 8001440:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001442:	2302      	movs	r3, #2
 8001444:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001446:	2304      	movs	r3, #4
 8001448:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800144a:	2355      	movs	r3, #85	; 0x55
 800144c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144e:	2302      	movs	r3, #2
 8001450:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001452:	2302      	movs	r3, #2
 8001454:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001456:	2302      	movs	r3, #2
 8001458:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800145a:	f107 0318 	add.w	r3, r7, #24
 800145e:	4618      	mov	r0, r3
 8001460:	f002 fa9e 	bl	80039a0 <HAL_RCC_OscConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800146a:	f000 fa09 	bl	8001880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800146e:	230f      	movs	r3, #15
 8001470:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001472:	2303      	movs	r3, #3
 8001474:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800147a:	2300      	movs	r3, #0
 800147c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2104      	movs	r1, #4
 8001486:	4618      	mov	r0, r3
 8001488:	f002 fda2 	bl	8003fd0 <HAL_RCC_ClockConfig>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001492:	f000 f9f5 	bl	8001880 <Error_Handler>
  }
}
 8001496:	bf00      	nop
 8001498:	3750      	adds	r7, #80	; 0x50
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014a6:	463b      	mov	r3, r7
 80014a8:	2220      	movs	r2, #32
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f005 fbb9 	bl	8006c24 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80014b2:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014b4:	4a2b      	ldr	r2, [pc, #172]	; (8001564 <MX_ADC2_Init+0xc4>)
 80014b6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014b8:	4b29      	ldr	r3, [pc, #164]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014ba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80014be:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80014c0:	4b27      	ldr	r3, [pc, #156]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014c6:	4b26      	ldr	r3, [pc, #152]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80014cc:	4b24      	ldr	r3, [pc, #144]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014d2:	4b23      	ldr	r3, [pc, #140]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014d8:	4b21      	ldr	r3, [pc, #132]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014da:	2204      	movs	r2, #4
 80014dc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80014de:	4b20      	ldr	r3, [pc, #128]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80014e4:	4b1e      	ldr	r3, [pc, #120]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80014ea:	4b1d      	ldr	r3, [pc, #116]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80014f0:	4b1b      	ldr	r3, [pc, #108]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f8:	4b19      	ldr	r3, [pc, #100]	; (8001560 <MX_ADC2_Init+0xc0>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014fe:	4b18      	ldr	r3, [pc, #96]	; (8001560 <MX_ADC2_Init+0xc0>)
 8001500:	2200      	movs	r2, #0
 8001502:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001504:	4b16      	ldr	r3, [pc, #88]	; (8001560 <MX_ADC2_Init+0xc0>)
 8001506:	2200      	movs	r2, #0
 8001508:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800150c:	4b14      	ldr	r3, [pc, #80]	; (8001560 <MX_ADC2_Init+0xc0>)
 800150e:	2200      	movs	r2, #0
 8001510:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001512:	4b13      	ldr	r3, [pc, #76]	; (8001560 <MX_ADC2_Init+0xc0>)
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800151a:	4811      	ldr	r0, [pc, #68]	; (8001560 <MX_ADC2_Init+0xc0>)
 800151c:	f000 fefe 	bl	800231c <HAL_ADC_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001526:	f000 f9ab 	bl	8001880 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800152a:	4b0f      	ldr	r3, [pc, #60]	; (8001568 <MX_ADC2_Init+0xc8>)
 800152c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800152e:	2306      	movs	r3, #6
 8001530:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001536:	237f      	movs	r3, #127	; 0x7f
 8001538:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800153a:	2304      	movs	r3, #4
 800153c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001542:	463b      	mov	r3, r7
 8001544:	4619      	mov	r1, r3
 8001546:	4806      	ldr	r0, [pc, #24]	; (8001560 <MX_ADC2_Init+0xc0>)
 8001548:	f001 f96e 	bl	8002828 <HAL_ADC_ConfigChannel>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001552:	f000 f995 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	3720      	adds	r7, #32
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000224 	.word	0x20000224
 8001564:	50000100 	.word	0x50000100
 8001568:	04300002 	.word	0x04300002

0800156c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b09c      	sub	sp, #112	; 0x70
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
 800159c:	615a      	str	r2, [r3, #20]
 800159e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	2234      	movs	r2, #52	; 0x34
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f005 fb3c 	bl	8006c24 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015ac:	4b45      	ldr	r3, [pc, #276]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015ae:	4a46      	ldr	r2, [pc, #280]	; (80016c8 <MX_TIM1_Init+0x15c>)
 80015b0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16;
 80015b2:	4b44      	ldr	r3, [pc, #272]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015b4:	2210      	movs	r2, #16
 80015b6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b8:	4b42      	ldr	r3, [pc, #264]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80015be:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015c4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c6:	4b3f      	ldr	r3, [pc, #252]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015cc:	4b3d      	ldr	r3, [pc, #244]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d2:	4b3c      	ldr	r3, [pc, #240]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015d8:	483a      	ldr	r0, [pc, #232]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015da:	f003 f905 	bl	80047e8 <HAL_TIM_Base_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80015e4:	f000 f94c 	bl	8001880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ec:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015ee:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80015f2:	4619      	mov	r1, r3
 80015f4:	4833      	ldr	r0, [pc, #204]	; (80016c4 <MX_TIM1_Init+0x158>)
 80015f6:	f003 fdaf 	bl	8005158 <HAL_TIM_ConfigClockSource>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001600:	f000 f93e 	bl	8001880 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001604:	482f      	ldr	r0, [pc, #188]	; (80016c4 <MX_TIM1_Init+0x158>)
 8001606:	f003 f9b1 	bl	800496c <HAL_TIM_PWM_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001610:	f000 f936 	bl	8001880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001614:	2300      	movs	r3, #0
 8001616:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001618:	2300      	movs	r3, #0
 800161a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800161c:	2300      	movs	r3, #0
 800161e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001620:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001624:	4619      	mov	r1, r3
 8001626:	4827      	ldr	r0, [pc, #156]	; (80016c4 <MX_TIM1_Init+0x158>)
 8001628:	f004 fb00 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001632:	f000 f925 	bl	8001880 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001636:	2360      	movs	r3, #96	; 0x60
 8001638:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800163e:	2300      	movs	r3, #0
 8001640:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001642:	2300      	movs	r3, #0
 8001644:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800164a:	2300      	movs	r3, #0
 800164c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800164e:	2300      	movs	r3, #0
 8001650:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001652:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001656:	2200      	movs	r2, #0
 8001658:	4619      	mov	r1, r3
 800165a:	481a      	ldr	r0, [pc, #104]	; (80016c4 <MX_TIM1_Init+0x158>)
 800165c:	f003 fc68 	bl	8004f30 <HAL_TIM_PWM_ConfigChannel>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001666:	f000 f90b 	bl	8001880 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800166e:	2300      	movs	r3, #0
 8001670:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800167e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001682:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001688:	2300      	movs	r3, #0
 800168a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800168c:	2300      	movs	r3, #0
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001690:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001694:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800169a:	2300      	movs	r3, #0
 800169c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800169e:	2300      	movs	r3, #0
 80016a0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	4619      	mov	r1, r3
 80016a6:	4807      	ldr	r0, [pc, #28]	; (80016c4 <MX_TIM1_Init+0x158>)
 80016a8:	f004 fb42 	bl	8005d30 <HAL_TIMEx_ConfigBreakDeadTime>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 80016b2:	f000 f8e5 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016b6:	4803      	ldr	r0, [pc, #12]	; (80016c4 <MX_TIM1_Init+0x158>)
 80016b8:	f000 f99c 	bl	80019f4 <HAL_TIM_MspPostInit>

}
 80016bc:	bf00      	nop
 80016be:	3770      	adds	r7, #112	; 0x70
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000290 	.word	0x20000290
 80016c8:	40012c00 	.word	0x40012c00

080016cc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016dc:	4b15      	ldr	r3, [pc, #84]	; (8001734 <MX_TIM6_Init+0x68>)
 80016de:	4a16      	ldr	r2, [pc, #88]	; (8001738 <MX_TIM6_Init+0x6c>)
 80016e0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 399;
 80016e2:	4b14      	ldr	r3, [pc, #80]	; (8001734 <MX_TIM6_Init+0x68>)
 80016e4:	f240 128f 	movw	r2, #399	; 0x18f
 80016e8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b12      	ldr	r3, [pc, #72]	; (8001734 <MX_TIM6_Init+0x68>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 849;
 80016f0:	4b10      	ldr	r3, [pc, #64]	; (8001734 <MX_TIM6_Init+0x68>)
 80016f2:	f240 3251 	movw	r2, #849	; 0x351
 80016f6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f8:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <MX_TIM6_Init+0x68>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016fe:	480d      	ldr	r0, [pc, #52]	; (8001734 <MX_TIM6_Init+0x68>)
 8001700:	f003 f872 	bl	80047e8 <HAL_TIM_Base_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800170a:	f000 f8b9 	bl	8001880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	4619      	mov	r1, r3
 800171a:	4806      	ldr	r0, [pc, #24]	; (8001734 <MX_TIM6_Init+0x68>)
 800171c:	f004 fa86 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001726:	f000 f8ab 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800172a:	bf00      	nop
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200002dc 	.word	0x200002dc
 8001738:	40001000 	.word	0x40001000

0800173c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001740:	4b22      	ldr	r3, [pc, #136]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001742:	4a23      	ldr	r2, [pc, #140]	; (80017d0 <MX_USART2_UART_Init+0x94>)
 8001744:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001746:	4b21      	ldr	r3, [pc, #132]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001748:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800174c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800174e:	4b1f      	ldr	r3, [pc, #124]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001754:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800175a:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <MX_USART2_UART_Init+0x90>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001760:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001762:	220c      	movs	r2, #12
 8001764:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001766:	4b19      	ldr	r3, [pc, #100]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <MX_USART2_UART_Init+0x90>)
 800176e:	2200      	movs	r2, #0
 8001770:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001774:	2200      	movs	r2, #0
 8001776:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001778:	4b14      	ldr	r3, [pc, #80]	; (80017cc <MX_USART2_UART_Init+0x90>)
 800177a:	2200      	movs	r2, #0
 800177c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001780:	2200      	movs	r2, #0
 8001782:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001784:	4811      	ldr	r0, [pc, #68]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001786:	f004 fbb9 	bl	8005efc <HAL_UART_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001790:	f000 f876 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001794:	2100      	movs	r1, #0
 8001796:	480d      	ldr	r0, [pc, #52]	; (80017cc <MX_USART2_UART_Init+0x90>)
 8001798:	f005 f950 	bl	8006a3c <HAL_UARTEx_SetTxFifoThreshold>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80017a2:	f000 f86d 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017a6:	2100      	movs	r1, #0
 80017a8:	4808      	ldr	r0, [pc, #32]	; (80017cc <MX_USART2_UART_Init+0x90>)
 80017aa:	f005 f985 	bl	8006ab8 <HAL_UARTEx_SetRxFifoThreshold>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80017b4:	f000 f864 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80017b8:	4804      	ldr	r0, [pc, #16]	; (80017cc <MX_USART2_UART_Init+0x90>)
 80017ba:	f005 f906 	bl	80069ca <HAL_UARTEx_DisableFifoMode>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80017c4:	f000 f85c 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000328 	.word	0x20000328
 80017d0:	40004400 	.word	0x40004400

080017d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017da:	f107 030c 	add.w	r3, r7, #12
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	4b23      	ldr	r3, [pc, #140]	; (8001878 <MX_GPIO_Init+0xa4>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ee:	4a22      	ldr	r2, [pc, #136]	; (8001878 <MX_GPIO_Init+0xa4>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017f6:	4b20      	ldr	r3, [pc, #128]	; (8001878 <MX_GPIO_Init+0xa4>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001802:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <MX_GPIO_Init+0xa4>)
 8001804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001806:	4a1c      	ldr	r2, [pc, #112]	; (8001878 <MX_GPIO_Init+0xa4>)
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800180e:	4b1a      	ldr	r3, [pc, #104]	; (8001878 <MX_GPIO_Init+0xa4>)
 8001810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800181a:	2200      	movs	r2, #0
 800181c:	2102      	movs	r1, #2
 800181e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001822:	f002 f801 	bl	8003828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001826:	2200      	movs	r2, #0
 8001828:	f44f 7180 	mov.w	r1, #256	; 0x100
 800182c:	4813      	ldr	r0, [pc, #76]	; (800187c <MX_GPIO_Init+0xa8>)
 800182e:	f001 fffb 	bl	8003828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001832:	2302      	movs	r3, #2
 8001834:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001836:	2301      	movs	r3, #1
 8001838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	4619      	mov	r1, r3
 8001848:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800184c:	f001 fe6a 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001850:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001854:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001856:	2301      	movs	r3, #1
 8001858:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	4619      	mov	r1, r3
 8001868:	4804      	ldr	r0, [pc, #16]	; (800187c <MX_GPIO_Init+0xa8>)
 800186a:	f001 fe5b 	bl	8003524 <HAL_GPIO_Init>

}
 800186e:	bf00      	nop
 8001870:	3720      	adds	r7, #32
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40021000 	.word	0x40021000
 800187c:	48000400 	.word	0x48000400

08001880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001884:	b672      	cpsid	i
}
 8001886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001888:	e7fe      	b.n	8001888 <Error_Handler+0x8>
	...

0800188c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001892:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <HAL_MspInit+0x44>)
 8001894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001896:	4a0e      	ldr	r2, [pc, #56]	; (80018d0 <HAL_MspInit+0x44>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6613      	str	r3, [r2, #96]	; 0x60
 800189e:	4b0c      	ldr	r3, [pc, #48]	; (80018d0 <HAL_MspInit+0x44>)
 80018a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <HAL_MspInit+0x44>)
 80018ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ae:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <HAL_MspInit+0x44>)
 80018b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b4:	6593      	str	r3, [r2, #88]	; 0x58
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <HAL_MspInit+0x44>)
 80018b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	40021000 	.word	0x40021000

080018d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b09a      	sub	sp, #104	; 0x68
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	2244      	movs	r2, #68	; 0x44
 80018f2:	2100      	movs	r1, #0
 80018f4:	4618      	mov	r0, r3
 80018f6:	f005 f995 	bl	8006c24 <memset>
  if(hadc->Instance==ADC2)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a1e      	ldr	r2, [pc, #120]	; (8001978 <HAL_ADC_MspInit+0xa4>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d134      	bne.n	800196e <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001904:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001908:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800190a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800190e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001910:	f107 0310 	add.w	r3, r7, #16
 8001914:	4618      	mov	r0, r3
 8001916:	f002 fd77 	bl	8004408 <HAL_RCCEx_PeriphCLKConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001920:	f7ff ffae 	bl	8001880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001924:	4b15      	ldr	r3, [pc, #84]	; (800197c <HAL_ADC_MspInit+0xa8>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001928:	4a14      	ldr	r2, [pc, #80]	; (800197c <HAL_ADC_MspInit+0xa8>)
 800192a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800192e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <HAL_ADC_MspInit+0xa8>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001934:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193c:	4b0f      	ldr	r3, [pc, #60]	; (800197c <HAL_ADC_MspInit+0xa8>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001940:	4a0e      	ldr	r2, [pc, #56]	; (800197c <HAL_ADC_MspInit+0xa8>)
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001948:	4b0c      	ldr	r3, [pc, #48]	; (800197c <HAL_ADC_MspInit+0xa8>)
 800194a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001954:	2301      	movs	r3, #1
 8001956:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001958:	2303      	movs	r3, #3
 800195a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001960:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001964:	4619      	mov	r1, r3
 8001966:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800196a:	f001 fddb 	bl	8003524 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800196e:	bf00      	nop
 8001970:	3768      	adds	r7, #104	; 0x68
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	50000100 	.word	0x50000100
 800197c:	40021000 	.word	0x40021000

08001980 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a16      	ldr	r2, [pc, #88]	; (80019e8 <HAL_TIM_Base_MspInit+0x68>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d10c      	bne.n	80019ac <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <HAL_TIM_Base_MspInit+0x6c>)
 8001994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001996:	4a15      	ldr	r2, [pc, #84]	; (80019ec <HAL_TIM_Base_MspInit+0x6c>)
 8001998:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800199c:	6613      	str	r3, [r2, #96]	; 0x60
 800199e:	4b13      	ldr	r3, [pc, #76]	; (80019ec <HAL_TIM_Base_MspInit+0x6c>)
 80019a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80019aa:	e018      	b.n	80019de <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a0f      	ldr	r2, [pc, #60]	; (80019f0 <HAL_TIM_Base_MspInit+0x70>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d113      	bne.n	80019de <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80019b6:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <HAL_TIM_Base_MspInit+0x6c>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ba:	4a0c      	ldr	r2, [pc, #48]	; (80019ec <HAL_TIM_Base_MspInit+0x6c>)
 80019bc:	f043 0310 	orr.w	r3, r3, #16
 80019c0:	6593      	str	r3, [r2, #88]	; 0x58
 80019c2:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <HAL_TIM_Base_MspInit+0x6c>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c6:	f003 0310 	and.w	r3, r3, #16
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2100      	movs	r1, #0
 80019d2:	2036      	movs	r0, #54	; 0x36
 80019d4:	f001 fd71 	bl	80034ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80019d8:	2036      	movs	r0, #54	; 0x36
 80019da:	f001 fd88 	bl	80034ee <HAL_NVIC_EnableIRQ>
}
 80019de:	bf00      	nop
 80019e0:	3710      	adds	r7, #16
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40012c00 	.word	0x40012c00
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40001000 	.word	0x40001000

080019f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 030c 	add.w	r3, r7, #12
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a12      	ldr	r2, [pc, #72]	; (8001a5c <HAL_TIM_MspPostInit+0x68>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d11d      	bne.n	8001a52 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a16:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <HAL_TIM_MspPostInit+0x6c>)
 8001a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a1a:	4a11      	ldr	r2, [pc, #68]	; (8001a60 <HAL_TIM_MspPostInit+0x6c>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a22:	4b0f      	ldr	r3, [pc, #60]	; (8001a60 <HAL_TIM_MspPostInit+0x6c>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	60bb      	str	r3, [r7, #8]
 8001a2c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a32:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a34:	2302      	movs	r3, #2
 8001a36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001a40:	2306      	movs	r3, #6
 8001a42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a44:	f107 030c 	add.w	r3, r7, #12
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4e:	f001 fd69 	bl	8003524 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a52:	bf00      	nop
 8001a54:	3720      	adds	r7, #32
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40012c00 	.word	0x40012c00
 8001a60:	40021000 	.word	0x40021000

08001a64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b09a      	sub	sp, #104	; 0x68
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	2244      	movs	r2, #68	; 0x44
 8001a82:	2100      	movs	r1, #0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f005 f8cd 	bl	8006c24 <memset>
  if(huart->Instance==USART2)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a1f      	ldr	r2, [pc, #124]	; (8001b0c <HAL_UART_MspInit+0xa8>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d136      	bne.n	8001b02 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a94:	2302      	movs	r3, #2
 8001a96:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a9c:	f107 0310 	add.w	r3, r7, #16
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f002 fcb1 	bl	8004408 <HAL_RCCEx_PeriphCLKConfig>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001aac:	f7ff fee8 	bl	8001880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ab0:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <HAL_UART_MspInit+0xac>)
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ab4:	4a16      	ldr	r2, [pc, #88]	; (8001b10 <HAL_UART_MspInit+0xac>)
 8001ab6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aba:	6593      	str	r3, [r2, #88]	; 0x58
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <HAL_UART_MspInit+0xac>)
 8001abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac8:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <HAL_UART_MspInit+0xac>)
 8001aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001acc:	4a10      	ldr	r2, [pc, #64]	; (8001b10 <HAL_UART_MspInit+0xac>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ad4:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <HAL_UART_MspInit+0xac>)
 8001ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	60bb      	str	r3, [r7, #8]
 8001ade:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001ae0:	230c      	movs	r3, #12
 8001ae2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2300      	movs	r3, #0
 8001aee:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001af0:	2307      	movs	r3, #7
 8001af2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001af8:	4619      	mov	r1, r3
 8001afa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001afe:	f001 fd11 	bl	8003524 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b02:	bf00      	nop
 8001b04:	3768      	adds	r7, #104	; 0x68
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40004400 	.word	0x40004400
 8001b10:	40021000 	.word	0x40021000

08001b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b18:	e7fe      	b.n	8001b18 <NMI_Handler+0x4>

08001b1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b1e:	e7fe      	b.n	8001b1e <HardFault_Handler+0x4>

08001b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b24:	e7fe      	b.n	8001b24 <MemManage_Handler+0x4>

08001b26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b2a:	e7fe      	b.n	8001b2a <BusFault_Handler+0x4>

08001b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b30:	e7fe      	b.n	8001b30 <UsageFault_Handler+0x4>

08001b32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b60:	f000 f960 	bl	8001e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b6c:	4802      	ldr	r0, [pc, #8]	; (8001b78 <TIM6_DAC_IRQHandler+0x10>)
 8001b6e:	f003 f85f 	bl	8004c30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	200002dc 	.word	0x200002dc

08001b7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
	return 1;
 8001b80:	2301      	movs	r3, #1
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <_kill>:

int _kill(int pid, int sig)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b96:	f005 f81b 	bl	8006bd0 <__errno>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2216      	movs	r2, #22
 8001b9e:	601a      	str	r2, [r3, #0]
	return -1;
 8001ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_exit>:

void _exit (int status)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ffe7 	bl	8001b8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bbe:	e7fe      	b.n	8001bbe <_exit+0x12>

08001bc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	e00a      	b.n	8001be8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bd2:	f3af 8000 	nop.w
 8001bd6:	4601      	mov	r1, r0
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	60ba      	str	r2, [r7, #8]
 8001bde:	b2ca      	uxtb	r2, r1
 8001be0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	dbf0      	blt.n	8001bd2 <_read+0x12>
	}

return len;
 8001bf0:	687b      	ldr	r3, [r7, #4]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b086      	sub	sp, #24
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	e009      	b.n	8001c20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	60ba      	str	r2, [r7, #8]
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff f9c1 	bl	8000f9c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697a      	ldr	r2, [r7, #20]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	dbf1      	blt.n	8001c0c <_write+0x12>
	}
	return len;
 8001c28:	687b      	ldr	r3, [r7, #4]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <_close>:

int _close(int file)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
	return -1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
 8001c52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c5a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <_isatty>:

int _isatty(int file)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b083      	sub	sp, #12
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
	return 1;
 8001c72:	2301      	movs	r3, #1
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
	...

08001c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca4:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <_sbrk+0x5c>)
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <_sbrk+0x60>)
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb0:	4b13      	ldr	r3, [pc, #76]	; (8001d00 <_sbrk+0x64>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d102      	bne.n	8001cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <_sbrk+0x64>)
 8001cba:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <_sbrk+0x68>)
 8001cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <_sbrk+0x64>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d207      	bcs.n	8001cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ccc:	f004 ff80 	bl	8006bd0 <__errno>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cda:	e009      	b.n	8001cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <_sbrk+0x64>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ce2:	4b07      	ldr	r3, [pc, #28]	; (8001d00 <_sbrk+0x64>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4413      	add	r3, r2
 8001cea:	4a05      	ldr	r2, [pc, #20]	; (8001d00 <_sbrk+0x64>)
 8001cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cee:	68fb      	ldr	r3, [r7, #12]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20008000 	.word	0x20008000
 8001cfc:	00000400 	.word	0x00000400
 8001d00:	200003dc 	.word	0x200003dc
 8001d04:	200003f8 	.word	0x200003f8

08001d08 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <SystemInit+0x20>)
 8001d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d12:	4a05      	ldr	r2, [pc, #20]	; (8001d28 <SystemInit+0x20>)
 8001d14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d2c:	480d      	ldr	r0, [pc, #52]	; (8001d64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d2e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 8001d30:	480d      	ldr	r0, [pc, #52]	; (8001d68 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d32:	490e      	ldr	r1, [pc, #56]	; (8001d6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d34:	4a0e      	ldr	r2, [pc, #56]	; (8001d70 <LoopForever+0xe>)
  movs r3, #0
 8001d36:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d38:	e002      	b.n	8001d40 <LoopCopyDataInit>

08001d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d3e:	3304      	adds	r3, #4

08001d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d44:	d3f9      	bcc.n	8001d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d46:	4a0b      	ldr	r2, [pc, #44]	; (8001d74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d48:	4c0b      	ldr	r4, [pc, #44]	; (8001d78 <LoopForever+0x16>)
  movs r3, #0
 8001d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d4c:	e001      	b.n	8001d52 <LoopFillZerobss>

08001d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d50:	3204      	adds	r2, #4

08001d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d54:	d3fb      	bcc.n	8001d4e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d56:	f7ff ffd7 	bl	8001d08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d5a:	f004 ff3f 	bl	8006bdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d5e:	f7ff fb27 	bl	80013b0 <main>

08001d62 <LoopForever>:

LoopForever:
    b LoopForever
 8001d62:	e7fe      	b.n	8001d62 <LoopForever>
  ldr   r0, =_estack
 8001d64:	20008000 	.word	0x20008000
/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 8001d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d6c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8001d70:	08009d74 	.word	0x08009d74
  ldr r2, =_sbss
 8001d74:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8001d78:	200003f4 	.word	0x200003f4

08001d7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d7c:	e7fe      	b.n	8001d7c <ADC1_2_IRQHandler>

08001d7e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d88:	2003      	movs	r0, #3
 8001d8a:	f001 fb8b 	bl	80034a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d8e:	2000      	movs	r0, #0
 8001d90:	f000 f80e 	bl	8001db0 <HAL_InitTick>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d002      	beq.n	8001da0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	71fb      	strb	r3, [r7, #7]
 8001d9e:	e001      	b.n	8001da4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001da0:	f7ff fd74 	bl	800188c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001da4:	79fb      	ldrb	r3, [r7, #7]

}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001db8:	2300      	movs	r3, #0
 8001dba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001dbc:	4b16      	ldr	r3, [pc, #88]	; (8001e18 <HAL_InitTick+0x68>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d022      	beq.n	8001e0a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001dc4:	4b15      	ldr	r3, [pc, #84]	; (8001e1c <HAL_InitTick+0x6c>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <HAL_InitTick+0x68>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001dd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f001 fb96 	bl	800350a <HAL_SYSTICK_Config>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d10f      	bne.n	8001e04 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b0f      	cmp	r3, #15
 8001de8:	d809      	bhi.n	8001dfe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dea:	2200      	movs	r2, #0
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	f04f 30ff 	mov.w	r0, #4294967295
 8001df2:	f001 fb62 	bl	80034ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001df6:	4a0a      	ldr	r2, [pc, #40]	; (8001e20 <HAL_InitTick+0x70>)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6013      	str	r3, [r2, #0]
 8001dfc:	e007      	b.n	8001e0e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	73fb      	strb	r3, [r7, #15]
 8001e02:	e004      	b.n	8001e0e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	73fb      	strb	r3, [r7, #15]
 8001e08:	e001      	b.n	8001e0e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000034 	.word	0x20000034
 8001e1c:	2000002c 	.word	0x2000002c
 8001e20:	20000030 	.word	0x20000030

08001e24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_IncTick+0x1c>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <HAL_IncTick+0x20>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4413      	add	r3, r2
 8001e32:	4a03      	ldr	r2, [pc, #12]	; (8001e40 <HAL_IncTick+0x1c>)
 8001e34:	6013      	str	r3, [r2, #0]
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	200003e0 	.word	0x200003e0
 8001e44:	20000034 	.word	0x20000034

08001e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e4c:	4b03      	ldr	r3, [pc, #12]	; (8001e5c <HAL_GetTick+0x14>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	200003e0 	.word	0x200003e0

08001e60 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	431a      	orrs	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	609a      	str	r2, [r3, #8]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b087      	sub	sp, #28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
 8001ed4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	3360      	adds	r3, #96	; 0x60
 8001eda:	461a      	mov	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <LL_ADC_SetOffset+0x44>)
 8001eea:	4013      	ands	r3, r2
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f00:	bf00      	nop
 8001f02:	371c      	adds	r7, #28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	03fff000 	.word	0x03fff000

08001f10 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3360      	adds	r3, #96	; 0x60
 8001f1e:	461a      	mov	r2, r3
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b087      	sub	sp, #28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	3360      	adds	r3, #96	; 0x60
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	431a      	orrs	r2, r3
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f66:	bf00      	nop
 8001f68:	371c      	adds	r7, #28
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b087      	sub	sp, #28
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	60f8      	str	r0, [r7, #12]
 8001f7a:	60b9      	str	r1, [r7, #8]
 8001f7c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	3360      	adds	r3, #96	; 0x60
 8001f82:	461a      	mov	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	431a      	orrs	r2, r3
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001f9c:	bf00      	nop
 8001f9e:	371c      	adds	r7, #28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b087      	sub	sp, #28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	3360      	adds	r3, #96	; 0x60
 8001fb8:	461a      	mov	r2, r3
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001fd2:	bf00      	nop
 8001fd4:	371c      	adds	r7, #28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	615a      	str	r2, [r3, #20]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	3330      	adds	r3, #48	; 0x30
 8002014:	461a      	mov	r2, r3
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	0a1b      	lsrs	r3, r3, #8
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	f003 030c 	and.w	r3, r3, #12
 8002020:	4413      	add	r3, r2
 8002022:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	f003 031f 	and.w	r3, r3, #31
 800202e:	211f      	movs	r1, #31
 8002030:	fa01 f303 	lsl.w	r3, r1, r3
 8002034:	43db      	mvns	r3, r3
 8002036:	401a      	ands	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	0e9b      	lsrs	r3, r3, #26
 800203c:	f003 011f 	and.w	r1, r3, #31
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	f003 031f 	and.w	r3, r3, #31
 8002046:	fa01 f303 	lsl.w	r3, r1, r3
 800204a:	431a      	orrs	r2, r3
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002050:	bf00      	nop
 8002052:	371c      	adds	r7, #28
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800205c:	b480      	push	{r7}
 800205e:	b087      	sub	sp, #28
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3314      	adds	r3, #20
 800206c:	461a      	mov	r2, r3
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	0e5b      	lsrs	r3, r3, #25
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	4413      	add	r3, r2
 800207a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	0d1b      	lsrs	r3, r3, #20
 8002084:	f003 031f 	and.w	r3, r3, #31
 8002088:	2107      	movs	r1, #7
 800208a:	fa01 f303 	lsl.w	r3, r1, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	401a      	ands	r2, r3
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	0d1b      	lsrs	r3, r3, #20
 8002096:	f003 031f 	and.w	r3, r3, #31
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	fa01 f303 	lsl.w	r3, r1, r3
 80020a0:	431a      	orrs	r2, r3
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80020a6:	bf00      	nop
 80020a8:	371c      	adds	r7, #28
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
	...

080020b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a0f      	ldr	r2, [pc, #60]	; (8002100 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d10a      	bne.n	80020de <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020d4:	431a      	orrs	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80020dc:	e00a      	b.n	80020f4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ea:	43db      	mvns	r3, r3
 80020ec:	401a      	ands	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	407f0000 	.word	0x407f0000

08002104 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 031f 	and.w	r3, r3, #31
}
 8002114:	4618      	mov	r0, r3
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002130:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6093      	str	r3, [r2, #8]
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002154:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002158:	d101      	bne.n	800215e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800217c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002180:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021a8:	d101      	bne.n	80021ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80021aa:	2301      	movs	r3, #1
 80021ac:	e000      	b.n	80021b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021d0:	f043 0201 	orr.w	r2, r3, #1
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021f8:	f043 0202 	orr.w	r2, r3, #2
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b01      	cmp	r3, #1
 800221e:	d101      	bne.n	8002224 <LL_ADC_IsEnabled+0x18>
 8002220:	2301      	movs	r3, #1
 8002222:	e000      	b.n	8002226 <LL_ADC_IsEnabled+0x1a>
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b02      	cmp	r3, #2
 8002244:	d101      	bne.n	800224a <LL_ADC_IsDisableOngoing+0x18>
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <LL_ADC_IsDisableOngoing+0x1a>
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002268:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800226c:	f043 0204 	orr.w	r2, r3, #4
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002290:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002294:	f043 0210 	orr.w	r2, r3, #16
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 0304 	and.w	r3, r3, #4
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	d101      	bne.n	80022c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80022bc:	2301      	movs	r3, #1
 80022be:	e000      	b.n	80022c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022e2:	f043 0220 	orr.w	r2, r3, #32
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	2b08      	cmp	r3, #8
 8002308:	d101      	bne.n	800230e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800231c:	b590      	push	{r4, r7, lr}
 800231e:	b089      	sub	sp, #36	; 0x24
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002328:	2300      	movs	r3, #0
 800232a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e177      	b.n	8002626 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002340:	2b00      	cmp	r3, #0
 8002342:	d109      	bne.n	8002358 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff fac5 	bl	80018d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff fef1 	bl	8002144 <LL_ADC_IsDeepPowerDownEnabled>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d004      	beq.n	8002372 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff fed7 	bl	8002120 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff ff0c 	bl	8002194 <LL_ADC_IsInternalRegulatorEnabled>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d115      	bne.n	80023ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff fef0 	bl	800216c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800238c:	4b9c      	ldr	r3, [pc, #624]	; (8002600 <HAL_ADC_Init+0x2e4>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	099b      	lsrs	r3, r3, #6
 8002392:	4a9c      	ldr	r2, [pc, #624]	; (8002604 <HAL_ADC_Init+0x2e8>)
 8002394:	fba2 2303 	umull	r2, r3, r2, r3
 8002398:	099b      	lsrs	r3, r3, #6
 800239a:	3301      	adds	r3, #1
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80023a0:	e002      	b.n	80023a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f9      	bne.n	80023a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff feee 	bl	8002194 <LL_ADC_IsInternalRegulatorEnabled>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d10d      	bne.n	80023da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c2:	f043 0210 	orr.w	r2, r3, #16
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ce:	f043 0201 	orr.w	r2, r3, #1
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff ff62 	bl	80022a8 <LL_ADC_REG_IsConversionOngoing>
 80023e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ea:	f003 0310 	and.w	r3, r3, #16
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f040 8110 	bne.w	8002614 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f040 810c 	bne.w	8002614 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002400:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002404:	f043 0202 	orr.w	r2, r3, #2
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fefb 	bl	800220c <LL_ADC_IsEnabled>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d111      	bne.n	8002440 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800241c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002420:	f7ff fef4 	bl	800220c <LL_ADC_IsEnabled>
 8002424:	4604      	mov	r4, r0
 8002426:	4878      	ldr	r0, [pc, #480]	; (8002608 <HAL_ADC_Init+0x2ec>)
 8002428:	f7ff fef0 	bl	800220c <LL_ADC_IsEnabled>
 800242c:	4603      	mov	r3, r0
 800242e:	4323      	orrs	r3, r4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d105      	bne.n	8002440 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4619      	mov	r1, r3
 800243a:	4874      	ldr	r0, [pc, #464]	; (800260c <HAL_ADC_Init+0x2f0>)
 800243c:	f7ff fd10 	bl	8001e60 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	7f5b      	ldrb	r3, [r3, #29]
 8002444:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800244a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002450:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002456:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800245e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800246a:	2b01      	cmp	r3, #1
 800246c:	d106      	bne.n	800247c <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002472:	3b01      	subs	r3, #1
 8002474:	045b      	lsls	r3, r3, #17
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002480:	2b00      	cmp	r3, #0
 8002482:	d009      	beq.n	8002498 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002488:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002490:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	4b5c      	ldr	r3, [pc, #368]	; (8002610 <HAL_ADC_Init+0x2f4>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6812      	ldr	r2, [r2, #0]
 80024a6:	69b9      	ldr	r1, [r7, #24]
 80024a8:	430b      	orrs	r3, r1
 80024aa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	430a      	orrs	r2, r1
 80024c0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff feee 	bl	80022a8 <LL_ADC_REG_IsConversionOngoing>
 80024cc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff ff0f 	bl	80022f6 <LL_ADC_INJ_IsConversionOngoing>
 80024d8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d16d      	bne.n	80025bc <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d16a      	bne.n	80025bc <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024ea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024f2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024f4:	4313      	orrs	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002502:	f023 0302 	bic.w	r3, r3, #2
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	6812      	ldr	r2, [r2, #0]
 800250a:	69b9      	ldr	r1, [r7, #24]
 800250c:	430b      	orrs	r3, r1
 800250e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d017      	beq.n	8002548 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	691a      	ldr	r2, [r3, #16]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002526:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002530:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002534:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6911      	ldr	r1, [r2, #16]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6812      	ldr	r2, [r2, #0]
 8002540:	430b      	orrs	r3, r1
 8002542:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002546:	e013      	b.n	8002570 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	691a      	ldr	r2, [r3, #16]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002556:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002568:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800256c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002576:	2b01      	cmp	r3, #1
 8002578:	d118      	bne.n	80025ac <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002584:	f023 0304 	bic.w	r3, r3, #4
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002590:	4311      	orrs	r1, r2
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002596:	4311      	orrs	r1, r2
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800259c:	430a      	orrs	r2, r1
 800259e:	431a      	orrs	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f042 0201 	orr.w	r2, r2, #1
 80025a8:	611a      	str	r2, [r3, #16]
 80025aa:	e007      	b.n	80025bc <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f022 0201 	bic.w	r2, r2, #1
 80025ba:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d10c      	bne.n	80025de <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	f023 010f 	bic.w	r1, r3, #15
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	1e5a      	subs	r2, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	631a      	str	r2, [r3, #48]	; 0x30
 80025dc:	e007      	b.n	80025ee <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 020f 	bic.w	r2, r2, #15
 80025ec:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f2:	f023 0303 	bic.w	r3, r3, #3
 80025f6:	f043 0201 	orr.w	r2, r3, #1
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80025fe:	e011      	b.n	8002624 <HAL_ADC_Init+0x308>
 8002600:	2000002c 	.word	0x2000002c
 8002604:	053e2d63 	.word	0x053e2d63
 8002608:	50000100 	.word	0x50000100
 800260c:	50000300 	.word	0x50000300
 8002610:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002618:	f043 0210 	orr.w	r2, r3, #16
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002624:	7ffb      	ldrb	r3, [r7, #31]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3724      	adds	r7, #36	; 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd90      	pop	{r4, r7, pc}
 800262e:	bf00      	nop

08002630 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002638:	4859      	ldr	r0, [pc, #356]	; (80027a0 <HAL_ADC_Start+0x170>)
 800263a:	f7ff fd63 	bl	8002104 <LL_ADC_GetMultimode>
 800263e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fe2f 	bl	80022a8 <LL_ADC_REG_IsConversionOngoing>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	f040 809f 	bne.w	8002790 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_ADC_Start+0x30>
 800265c:	2302      	movs	r3, #2
 800265e:	e09a      	b.n	8002796 <HAL_ADC_Start+0x166>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f000 fd89 	bl	8003180 <ADC_Enable>
 800266e:	4603      	mov	r3, r0
 8002670:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002672:	7dfb      	ldrb	r3, [r7, #23]
 8002674:	2b00      	cmp	r3, #0
 8002676:	f040 8086 	bne.w	8002786 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800267e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a44      	ldr	r2, [pc, #272]	; (80027a4 <HAL_ADC_Start+0x174>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d002      	beq.n	800269e <HAL_ADC_Start+0x6e>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	e001      	b.n	80026a2 <HAL_ADC_Start+0x72>
 800269e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6812      	ldr	r2, [r2, #0]
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d002      	beq.n	80026b0 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d105      	bne.n	80026bc <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c8:	d106      	bne.n	80026d8 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ce:	f023 0206 	bic.w	r2, r3, #6
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	661a      	str	r2, [r3, #96]	; 0x60
 80026d6:	e002      	b.n	80026de <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	221c      	movs	r2, #28
 80026e4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a2c      	ldr	r2, [pc, #176]	; (80027a4 <HAL_ADC_Start+0x174>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d002      	beq.n	80026fe <HAL_ADC_Start+0xce>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	e001      	b.n	8002702 <HAL_ADC_Start+0xd2>
 80026fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	4293      	cmp	r3, r2
 8002708:	d008      	beq.n	800271c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	2b05      	cmp	r3, #5
 8002714:	d002      	beq.n	800271c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	2b09      	cmp	r3, #9
 800271a:	d114      	bne.n	8002746 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d007      	beq.n	800273a <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800272e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002732:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff fd8a 	bl	8002258 <LL_ADC_REG_StartConversion>
 8002744:	e026      	b.n	8002794 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a13      	ldr	r2, [pc, #76]	; (80027a4 <HAL_ADC_Start+0x174>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d002      	beq.n	8002762 <HAL_ADC_Start+0x132>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	e001      	b.n	8002766 <HAL_ADC_Start+0x136>
 8002762:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002766:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00f      	beq.n	8002794 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002778:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800277c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	65da      	str	r2, [r3, #92]	; 0x5c
 8002784:	e006      	b.n	8002794 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800278e:	e001      	b.n	8002794 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002790:	2302      	movs	r3, #2
 8002792:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002794:	7dfb      	ldrb	r3, [r7, #23]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	50000300 	.word	0x50000300
 80027a4:	50000100 	.word	0x50000100

080027a8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_ADC_Stop+0x16>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e023      	b.n	8002806 <HAL_ADC_Stop+0x5e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80027c6:	2103      	movs	r1, #3
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 fc1d 	bl	8003008 <ADC_ConversionStop>
 80027ce:	4603      	mov	r3, r0
 80027d0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d111      	bne.n	80027fc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f000 fd33 	bl	8003244 <ADC_Disable>
 80027de:	4603      	mov	r3, r0
 80027e0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80027e2:	7bfb      	ldrb	r3, [r7, #15]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d109      	bne.n	80027fc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027f0:	f023 0301 	bic.w	r3, r3, #1
 80027f4:	f043 0201 	orr.w	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002804:	7bfb      	ldrb	r3, [r7, #15]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b0b6      	sub	sp, #216	; 0xd8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002832:	2300      	movs	r3, #0
 8002834:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002842:	2b01      	cmp	r3, #1
 8002844:	d101      	bne.n	800284a <HAL_ADC_ConfigChannel+0x22>
 8002846:	2302      	movs	r3, #2
 8002848:	e3c8      	b.n	8002fdc <HAL_ADC_ConfigChannel+0x7b4>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff fd26 	bl	80022a8 <LL_ADC_REG_IsConversionOngoing>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	f040 83ad 	bne.w	8002fbe <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6818      	ldr	r0, [r3, #0]
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	6859      	ldr	r1, [r3, #4]
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	461a      	mov	r2, r3
 8002872:	f7ff fbc7 	bl	8002004 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fd14 	bl	80022a8 <LL_ADC_REG_IsConversionOngoing>
 8002880:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fd34 	bl	80022f6 <LL_ADC_INJ_IsConversionOngoing>
 800288e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002892:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002896:	2b00      	cmp	r3, #0
 8002898:	f040 81d9 	bne.w	8002c4e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800289c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f040 81d4 	bne.w	8002c4e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028ae:	d10f      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6818      	ldr	r0, [r3, #0]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2200      	movs	r2, #0
 80028ba:	4619      	mov	r1, r3
 80028bc:	f7ff fbce 	bl	800205c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff fb88 	bl	8001fde <LL_ADC_SetSamplingTimeCommonConfig>
 80028ce:	e00e      	b.n	80028ee <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6818      	ldr	r0, [r3, #0]
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	461a      	mov	r2, r3
 80028de:	f7ff fbbd 	bl	800205c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2100      	movs	r1, #0
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff fb78 	bl	8001fde <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	695a      	ldr	r2, [r3, #20]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	08db      	lsrs	r3, r3, #3
 80028fa:	f003 0303 	and.w	r3, r3, #3
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	2b04      	cmp	r3, #4
 800290e:	d022      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6818      	ldr	r0, [r3, #0]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	6919      	ldr	r1, [r3, #16]
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002920:	f7ff fad2 	bl	8001ec8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6818      	ldr	r0, [r3, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	6919      	ldr	r1, [r3, #16]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	461a      	mov	r2, r3
 8002932:	f7ff fb1e 	bl	8001f72 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	6919      	ldr	r1, [r3, #16]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	7f1b      	ldrb	r3, [r3, #28]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d102      	bne.n	800294c <HAL_ADC_ConfigChannel+0x124>
 8002946:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800294a:	e000      	b.n	800294e <HAL_ADC_ConfigChannel+0x126>
 800294c:	2300      	movs	r3, #0
 800294e:	461a      	mov	r2, r3
 8002950:	f7ff fb2a 	bl	8001fa8 <LL_ADC_SetOffsetSaturation>
 8002954:	e17b      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff fad7 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002962:	4603      	mov	r3, r0
 8002964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10a      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x15a>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff facc 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002978:	4603      	mov	r3, r0
 800297a:	0e9b      	lsrs	r3, r3, #26
 800297c:	f003 021f 	and.w	r2, r3, #31
 8002980:	e01e      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x198>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2100      	movs	r1, #0
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff fac1 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 800298e:	4603      	mov	r3, r0
 8002990:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002994:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002998:	fa93 f3a3 	rbit	r3, r3
 800299c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80029a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80029b0:	2320      	movs	r3, #32
 80029b2:	e004      	b.n	80029be <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80029b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029b8:	fab3 f383 	clz	r3, r3
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d105      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x1b0>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	0e9b      	lsrs	r3, r3, #26
 80029d2:	f003 031f 	and.w	r3, r3, #31
 80029d6:	e018      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x1e2>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029e4:	fa93 f3a3 	rbit	r3, r3
 80029e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80029ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80029f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80029fc:	2320      	movs	r3, #32
 80029fe:	e004      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002a00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002a04:	fab3 f383 	clz	r3, r3
 8002a08:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d106      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2200      	movs	r2, #0
 8002a14:	2100      	movs	r1, #0
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff fa90 	bl	8001f3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2101      	movs	r1, #1
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff fa74 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10a      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x220>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2101      	movs	r1, #1
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff fa69 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	0e9b      	lsrs	r3, r3, #26
 8002a42:	f003 021f 	and.w	r2, r3, #31
 8002a46:	e01e      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x25e>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff fa5e 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002a76:	2320      	movs	r3, #32
 8002a78:	e004      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002a7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a7e:	fab3 f383 	clz	r3, r3
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d105      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x276>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0e9b      	lsrs	r3, r3, #26
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	e018      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x2a8>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002aaa:	fa93 f3a3 	rbit	r3, r3
 8002aae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002ab2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002ab6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002aba:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002ac2:	2320      	movs	r3, #32
 8002ac4:	e004      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002ac6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002aca:	fab3 f383 	clz	r3, r3
 8002ace:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d106      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2101      	movs	r1, #1
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff fa2d 	bl	8001f3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff fa11 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d10a      	bne.n	8002b0e <HAL_ADC_ConfigChannel+0x2e6>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2102      	movs	r1, #2
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fa06 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002b04:	4603      	mov	r3, r0
 8002b06:	0e9b      	lsrs	r3, r3, #26
 8002b08:	f003 021f 	and.w	r2, r3, #31
 8002b0c:	e01e      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x324>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2102      	movs	r1, #2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff f9fb 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b24:	fa93 f3a3 	rbit	r3, r3
 8002b28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002b2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b30:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002b34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002b3c:	2320      	movs	r3, #32
 8002b3e:	e004      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002b40:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b44:	fab3 f383 	clz	r3, r3
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x33c>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0e9b      	lsrs	r3, r3, #26
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	e016      	b.n	8002b92 <HAL_ADC_ConfigChannel+0x36a>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b70:	fa93 f3a3 	rbit	r3, r3
 8002b74:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002b84:	2320      	movs	r3, #32
 8002b86:	e004      	b.n	8002b92 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002b88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b8c:	fab3 f383 	clz	r3, r3
 8002b90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d106      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	2102      	movs	r1, #2
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff f9cc 	bl	8001f3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2103      	movs	r1, #3
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff f9b0 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x3a8>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2103      	movs	r1, #3
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff f9a5 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	0e9b      	lsrs	r3, r3, #26
 8002bca:	f003 021f 	and.w	r2, r3, #31
 8002bce:	e017      	b.n	8002c00 <HAL_ADC_ConfigChannel+0x3d8>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2103      	movs	r1, #3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff f99a 	bl	8001f10 <LL_ADC_GetOffsetChannel>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002be2:	fa93 f3a3 	rbit	r3, r3
 8002be6:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002be8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bea:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002bec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002bf2:	2320      	movs	r3, #32
 8002bf4:	e003      	b.n	8002bfe <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002bf6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bf8:	fab3 f383 	clz	r3, r3
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d105      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x3f0>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	0e9b      	lsrs	r3, r3, #26
 8002c12:	f003 031f 	and.w	r3, r3, #31
 8002c16:	e011      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x414>
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002c26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c28:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002c2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002c30:	2320      	movs	r3, #32
 8002c32:	e003      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002c34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c36:	fab3 f383 	clz	r3, r3
 8002c3a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d106      	bne.n	8002c4e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2200      	movs	r2, #0
 8002c46:	2103      	movs	r1, #3
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff f977 	bl	8001f3c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff fada 	bl	800220c <LL_ADC_IsEnabled>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f040 8140 	bne.w	8002ee0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6818      	ldr	r0, [r3, #0]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	6819      	ldr	r1, [r3, #0]
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	f7ff fa21 	bl	80020b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	4a8f      	ldr	r2, [pc, #572]	; (8002eb4 <HAL_ADC_ConfigChannel+0x68c>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	f040 8131 	bne.w	8002ee0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10b      	bne.n	8002ca6 <HAL_ADC_ConfigChannel+0x47e>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	0e9b      	lsrs	r3, r3, #26
 8002c94:	3301      	adds	r3, #1
 8002c96:	f003 031f 	and.w	r3, r3, #31
 8002c9a:	2b09      	cmp	r3, #9
 8002c9c:	bf94      	ite	ls
 8002c9e:	2301      	movls	r3, #1
 8002ca0:	2300      	movhi	r3, #0
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	e019      	b.n	8002cda <HAL_ADC_ConfigChannel+0x4b2>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cae:	fa93 f3a3 	rbit	r3, r3
 8002cb2:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002cb4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cb6:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002cb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002cbe:	2320      	movs	r3, #32
 8002cc0:	e003      	b.n	8002cca <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002cc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002cc4:	fab3 f383 	clz	r3, r3
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	3301      	adds	r3, #1
 8002ccc:	f003 031f 	and.w	r3, r3, #31
 8002cd0:	2b09      	cmp	r3, #9
 8002cd2:	bf94      	ite	ls
 8002cd4:	2301      	movls	r3, #1
 8002cd6:	2300      	movhi	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d079      	beq.n	8002dd2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d107      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x4d2>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	0e9b      	lsrs	r3, r3, #26
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	069b      	lsls	r3, r3, #26
 8002cf4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cf8:	e015      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x4fe>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d02:	fa93 f3a3 	rbit	r3, r3
 8002d06:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002d08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d0a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002d0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002d12:	2320      	movs	r3, #32
 8002d14:	e003      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002d16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d18:	fab3 f383 	clz	r3, r3
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	3301      	adds	r3, #1
 8002d20:	069b      	lsls	r3, r3, #26
 8002d22:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_ADC_ConfigChannel+0x51e>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	0e9b      	lsrs	r3, r3, #26
 8002d38:	3301      	adds	r3, #1
 8002d3a:	f003 031f 	and.w	r3, r3, #31
 8002d3e:	2101      	movs	r1, #1
 8002d40:	fa01 f303 	lsl.w	r3, r1, r3
 8002d44:	e017      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x54e>
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d4e:	fa93 f3a3 	rbit	r3, r3
 8002d52:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d56:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002d5e:	2320      	movs	r3, #32
 8002d60:	e003      	b.n	8002d6a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002d62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d64:	fab3 f383 	clz	r3, r3
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	2101      	movs	r1, #1
 8002d72:	fa01 f303 	lsl.w	r3, r1, r3
 8002d76:	ea42 0103 	orr.w	r1, r2, r3
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10a      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x574>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	0e9b      	lsrs	r3, r3, #26
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	f003 021f 	and.w	r2, r3, #31
 8002d92:	4613      	mov	r3, r2
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	4413      	add	r3, r2
 8002d98:	051b      	lsls	r3, r3, #20
 8002d9a:	e018      	b.n	8002dce <HAL_ADC_ConfigChannel+0x5a6>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002da4:	fa93 f3a3 	rbit	r3, r3
 8002da8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002db4:	2320      	movs	r3, #32
 8002db6:	e003      	b.n	8002dc0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dba:	fab3 f383 	clz	r3, r3
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	f003 021f 	and.w	r2, r3, #31
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	4413      	add	r3, r2
 8002dcc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dce:	430b      	orrs	r3, r1
 8002dd0:	e081      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d107      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x5c6>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	0e9b      	lsrs	r3, r3, #26
 8002de4:	3301      	adds	r3, #1
 8002de6:	069b      	lsls	r3, r3, #26
 8002de8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dec:	e015      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x5f2>
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df6:	fa93 f3a3 	rbit	r3, r3
 8002dfa:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dfe:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002e06:	2320      	movs	r3, #32
 8002e08:	e003      	b.n	8002e12 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0c:	fab3 f383 	clz	r3, r3
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	3301      	adds	r3, #1
 8002e14:	069b      	lsls	r3, r3, #26
 8002e16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d109      	bne.n	8002e3a <HAL_ADC_ConfigChannel+0x612>
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	0e9b      	lsrs	r3, r3, #26
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	f003 031f 	and.w	r3, r3, #31
 8002e32:	2101      	movs	r1, #1
 8002e34:	fa01 f303 	lsl.w	r3, r1, r3
 8002e38:	e017      	b.n	8002e6a <HAL_ADC_ConfigChannel+0x642>
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	fa93 f3a3 	rbit	r3, r3
 8002e46:	61fb      	str	r3, [r7, #28]
  return result;
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002e52:	2320      	movs	r3, #32
 8002e54:	e003      	b.n	8002e5e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e58:	fab3 f383 	clz	r3, r3
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f003 031f 	and.w	r3, r3, #31
 8002e64:	2101      	movs	r1, #1
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	ea42 0103 	orr.w	r1, r2, r3
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10d      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x66e>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	0e9b      	lsrs	r3, r3, #26
 8002e80:	3301      	adds	r3, #1
 8002e82:	f003 021f 	and.w	r2, r3, #31
 8002e86:	4613      	mov	r3, r2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3b1e      	subs	r3, #30
 8002e8e:	051b      	lsls	r3, r3, #20
 8002e90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e94:	e01e      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x6ac>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	fa93 f3a3 	rbit	r3, r3
 8002ea2:	613b      	str	r3, [r7, #16]
  return result;
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d104      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002eae:	2320      	movs	r3, #32
 8002eb0:	e006      	b.n	8002ec0 <HAL_ADC_ConfigChannel+0x698>
 8002eb2:	bf00      	nop
 8002eb4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	fab3 f383 	clz	r3, r3
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	f003 021f 	and.w	r2, r3, #31
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	4413      	add	r3, r2
 8002ecc:	3b1e      	subs	r3, #30
 8002ece:	051b      	lsls	r3, r3, #20
 8002ed0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	6892      	ldr	r2, [r2, #8]
 8002eda:	4619      	mov	r1, r3
 8002edc:	f7ff f8be 	bl	800205c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4b3f      	ldr	r3, [pc, #252]	; (8002fe4 <HAL_ADC_ConfigChannel+0x7bc>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d071      	beq.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002eec:	483e      	ldr	r0, [pc, #248]	; (8002fe8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002eee:	f7fe ffdd 	bl	8001eac <LL_ADC_GetCommonPathInternalCh>
 8002ef2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a3c      	ldr	r2, [pc, #240]	; (8002fec <HAL_ADC_ConfigChannel+0x7c4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d004      	beq.n	8002f0a <HAL_ADC_ConfigChannel+0x6e2>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a3a      	ldr	r2, [pc, #232]	; (8002ff0 <HAL_ADC_ConfigChannel+0x7c8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d127      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d121      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f1e:	d157      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f24:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f28:	4619      	mov	r1, r3
 8002f2a:	482f      	ldr	r0, [pc, #188]	; (8002fe8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002f2c:	f7fe ffab 	bl	8001e86 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f30:	4b30      	ldr	r3, [pc, #192]	; (8002ff4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	099b      	lsrs	r3, r3, #6
 8002f36:	4a30      	ldr	r2, [pc, #192]	; (8002ff8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	099b      	lsrs	r3, r3, #6
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	4613      	mov	r3, r2
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f4a:	e002      	b.n	8002f52 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1f9      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f58:	e03a      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a27      	ldr	r2, [pc, #156]	; (8002ffc <HAL_ADC_ConfigChannel+0x7d4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d113      	bne.n	8002f8c <HAL_ADC_ConfigChannel+0x764>
 8002f64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10d      	bne.n	8002f8c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a22      	ldr	r2, [pc, #136]	; (8003000 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d02a      	beq.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f82:	4619      	mov	r1, r3
 8002f84:	4818      	ldr	r0, [pc, #96]	; (8002fe8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002f86:	f7fe ff7e 	bl	8001e86 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f8a:	e021      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a1c      	ldr	r2, [pc, #112]	; (8003004 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d11c      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d116      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a16      	ldr	r2, [pc, #88]	; (8003000 <HAL_ADC_ConfigChannel+0x7d8>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d011      	beq.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fb0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	480c      	ldr	r0, [pc, #48]	; (8002fe8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002fb8:	f7fe ff65 	bl	8001e86 <LL_ADC_SetCommonPathInternalCh>
 8002fbc:	e008      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc2:	f043 0220 	orr.w	r2, r3, #32
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002fd8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	37d8      	adds	r7, #216	; 0xd8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	80080000 	.word	0x80080000
 8002fe8:	50000300 	.word	0x50000300
 8002fec:	c3210000 	.word	0xc3210000
 8002ff0:	90c00010 	.word	0x90c00010
 8002ff4:	2000002c 	.word	0x2000002c
 8002ff8:	053e2d63 	.word	0x053e2d63
 8002ffc:	c7520000 	.word	0xc7520000
 8003000:	50000100 	.word	0x50000100
 8003004:	cb840000 	.word	0xcb840000

08003008 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b088      	sub	sp, #32
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003012:	2300      	movs	r3, #0
 8003014:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff f942 	bl	80022a8 <LL_ADC_REG_IsConversionOngoing>
 8003024:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff f963 	bl	80022f6 <LL_ADC_INJ_IsConversionOngoing>
 8003030:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d103      	bne.n	8003040 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2b00      	cmp	r3, #0
 800303c:	f000 8098 	beq.w	8003170 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d02a      	beq.n	80030a4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	7f5b      	ldrb	r3, [r3, #29]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d126      	bne.n	80030a4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	7f1b      	ldrb	r3, [r3, #28]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d122      	bne.n	80030a4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800305e:	2301      	movs	r3, #1
 8003060:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003062:	e014      	b.n	800308e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	4a45      	ldr	r2, [pc, #276]	; (800317c <ADC_ConversionStop+0x174>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d90d      	bls.n	8003088 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003070:	f043 0210 	orr.w	r2, r3, #16
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800307c:	f043 0201 	orr.w	r2, r3, #1
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e074      	b.n	8003172 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	3301      	adds	r3, #1
 800308c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003098:	2b40      	cmp	r3, #64	; 0x40
 800309a:	d1e3      	bne.n	8003064 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2240      	movs	r2, #64	; 0x40
 80030a2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d014      	beq.n	80030d4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff f8fa 	bl	80022a8 <LL_ADC_REG_IsConversionOngoing>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00c      	beq.n	80030d4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff f8b7 	bl	8002232 <LL_ADC_IsDisableOngoing>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d104      	bne.n	80030d4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff f8d6 	bl	8002280 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d014      	beq.n	8003104 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff f909 	bl	80022f6 <LL_ADC_INJ_IsConversionOngoing>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00c      	beq.n	8003104 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff f89f 	bl	8002232 <LL_ADC_IsDisableOngoing>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d104      	bne.n	8003104 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4618      	mov	r0, r3
 8003100:	f7ff f8e5 	bl	80022ce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d005      	beq.n	8003116 <ADC_ConversionStop+0x10e>
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d105      	bne.n	800311c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003110:	230c      	movs	r3, #12
 8003112:	617b      	str	r3, [r7, #20]
        break;
 8003114:	e005      	b.n	8003122 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003116:	2308      	movs	r3, #8
 8003118:	617b      	str	r3, [r7, #20]
        break;
 800311a:	e002      	b.n	8003122 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800311c:	2304      	movs	r3, #4
 800311e:	617b      	str	r3, [r7, #20]
        break;
 8003120:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003122:	f7fe fe91 	bl	8001e48 <HAL_GetTick>
 8003126:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003128:	e01b      	b.n	8003162 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800312a:	f7fe fe8d 	bl	8001e48 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b05      	cmp	r3, #5
 8003136:	d914      	bls.n	8003162 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	4013      	ands	r3, r2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00d      	beq.n	8003162 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314a:	f043 0210 	orr.w	r2, r3, #16
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003156:	f043 0201 	orr.w	r2, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e007      	b.n	8003172 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	4013      	ands	r3, r2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1dc      	bne.n	800312a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3720      	adds	r7, #32
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	a33fffff 	.word	0xa33fffff

08003180 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff f83d 	bl	800220c <LL_ADC_IsEnabled>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d14d      	bne.n	8003234 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689a      	ldr	r2, [r3, #8]
 800319e:	4b28      	ldr	r3, [pc, #160]	; (8003240 <ADC_Enable+0xc0>)
 80031a0:	4013      	ands	r3, r2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00d      	beq.n	80031c2 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031aa:	f043 0210 	orr.w	r2, r3, #16
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031b6:	f043 0201 	orr.w	r2, r3, #1
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e039      	b.n	8003236 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fe fff8 	bl	80021bc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80031cc:	f7fe fe3c 	bl	8001e48 <HAL_GetTick>
 80031d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031d2:	e028      	b.n	8003226 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff f817 	bl	800220c <LL_ADC_IsEnabled>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d104      	bne.n	80031ee <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fe ffe7 	bl	80021bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80031ee:	f7fe fe2b 	bl	8001e48 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d914      	bls.n	8003226 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b01      	cmp	r3, #1
 8003208:	d00d      	beq.n	8003226 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800320e:	f043 0210 	orr.w	r2, r3, #16
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800321a:	f043 0201 	orr.w	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e007      	b.n	8003236 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b01      	cmp	r3, #1
 8003232:	d1cf      	bne.n	80031d4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	8000003f 	.word	0x8000003f

08003244 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7fe ffee 	bl	8002232 <LL_ADC_IsDisableOngoing>
 8003256:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f7fe ffd5 	bl	800220c <LL_ADC_IsEnabled>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d047      	beq.n	80032f8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d144      	bne.n	80032f8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 030d 	and.w	r3, r3, #13
 8003278:	2b01      	cmp	r3, #1
 800327a:	d10c      	bne.n	8003296 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7fe ffaf 	bl	80021e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2203      	movs	r2, #3
 800328c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800328e:	f7fe fddb 	bl	8001e48 <HAL_GetTick>
 8003292:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003294:	e029      	b.n	80032ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329a:	f043 0210 	orr.w	r2, r3, #16
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a6:	f043 0201 	orr.w	r2, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e023      	b.n	80032fa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032b2:	f7fe fdc9 	bl	8001e48 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d914      	bls.n	80032ea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00d      	beq.n	80032ea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d2:	f043 0210 	orr.w	r2, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032de:	f043 0201 	orr.w	r2, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e007      	b.n	80032fa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1dc      	bne.n	80032b2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
	...

08003304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003314:	4b0c      	ldr	r3, [pc, #48]	; (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003320:	4013      	ands	r3, r2
 8003322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800332c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003330:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003336:	4a04      	ldr	r2, [pc, #16]	; (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	60d3      	str	r3, [r2, #12]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003350:	4b04      	ldr	r3, [pc, #16]	; (8003364 <__NVIC_GetPriorityGrouping+0x18>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	0a1b      	lsrs	r3, r3, #8
 8003356:	f003 0307 	and.w	r3, r3, #7
}
 800335a:	4618      	mov	r0, r3
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	e000ed00 	.word	0xe000ed00

08003368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003376:	2b00      	cmp	r3, #0
 8003378:	db0b      	blt.n	8003392 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800337a:	79fb      	ldrb	r3, [r7, #7]
 800337c:	f003 021f 	and.w	r2, r3, #31
 8003380:	4907      	ldr	r1, [pc, #28]	; (80033a0 <__NVIC_EnableIRQ+0x38>)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	2001      	movs	r0, #1
 800338a:	fa00 f202 	lsl.w	r2, r0, r2
 800338e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	e000e100 	.word	0xe000e100

080033a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	6039      	str	r1, [r7, #0]
 80033ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	db0a      	blt.n	80033ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	490c      	ldr	r1, [pc, #48]	; (80033f0 <__NVIC_SetPriority+0x4c>)
 80033be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c2:	0112      	lsls	r2, r2, #4
 80033c4:	b2d2      	uxtb	r2, r2
 80033c6:	440b      	add	r3, r1
 80033c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033cc:	e00a      	b.n	80033e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	4908      	ldr	r1, [pc, #32]	; (80033f4 <__NVIC_SetPriority+0x50>)
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	3b04      	subs	r3, #4
 80033dc:	0112      	lsls	r2, r2, #4
 80033de:	b2d2      	uxtb	r2, r2
 80033e0:	440b      	add	r3, r1
 80033e2:	761a      	strb	r2, [r3, #24]
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000e100 	.word	0xe000e100
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b089      	sub	sp, #36	; 0x24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f1c3 0307 	rsb	r3, r3, #7
 8003412:	2b04      	cmp	r3, #4
 8003414:	bf28      	it	cs
 8003416:	2304      	movcs	r3, #4
 8003418:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	3304      	adds	r3, #4
 800341e:	2b06      	cmp	r3, #6
 8003420:	d902      	bls.n	8003428 <NVIC_EncodePriority+0x30>
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	3b03      	subs	r3, #3
 8003426:	e000      	b.n	800342a <NVIC_EncodePriority+0x32>
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800342c:	f04f 32ff 	mov.w	r2, #4294967295
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43da      	mvns	r2, r3
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	401a      	ands	r2, r3
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003440:	f04f 31ff 	mov.w	r1, #4294967295
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	fa01 f303 	lsl.w	r3, r1, r3
 800344a:	43d9      	mvns	r1, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003450:	4313      	orrs	r3, r2
         );
}
 8003452:	4618      	mov	r0, r3
 8003454:	3724      	adds	r7, #36	; 0x24
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
	...

08003460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	3b01      	subs	r3, #1
 800346c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003470:	d301      	bcc.n	8003476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003472:	2301      	movs	r3, #1
 8003474:	e00f      	b.n	8003496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003476:	4a0a      	ldr	r2, [pc, #40]	; (80034a0 <SysTick_Config+0x40>)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3b01      	subs	r3, #1
 800347c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800347e:	210f      	movs	r1, #15
 8003480:	f04f 30ff 	mov.w	r0, #4294967295
 8003484:	f7ff ff8e 	bl	80033a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003488:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <SysTick_Config+0x40>)
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800348e:	4b04      	ldr	r3, [pc, #16]	; (80034a0 <SysTick_Config+0x40>)
 8003490:	2207      	movs	r2, #7
 8003492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	e000e010 	.word	0xe000e010

080034a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7ff ff29 	bl	8003304 <__NVIC_SetPriorityGrouping>
}
 80034b2:	bf00      	nop
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b086      	sub	sp, #24
 80034be:	af00      	add	r7, sp, #0
 80034c0:	4603      	mov	r3, r0
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	607a      	str	r2, [r7, #4]
 80034c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80034c8:	f7ff ff40 	bl	800334c <__NVIC_GetPriorityGrouping>
 80034cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	68b9      	ldr	r1, [r7, #8]
 80034d2:	6978      	ldr	r0, [r7, #20]
 80034d4:	f7ff ff90 	bl	80033f8 <NVIC_EncodePriority>
 80034d8:	4602      	mov	r2, r0
 80034da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034de:	4611      	mov	r1, r2
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff ff5f 	bl	80033a4 <__NVIC_SetPriority>
}
 80034e6:	bf00      	nop
 80034e8:	3718      	adds	r7, #24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b082      	sub	sp, #8
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	4603      	mov	r3, r0
 80034f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff ff33 	bl	8003368 <__NVIC_EnableIRQ>
}
 8003502:	bf00      	nop
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}

0800350a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b082      	sub	sp, #8
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7ff ffa4 	bl	8003460 <SysTick_Config>
 8003518:	4603      	mov	r3, r0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800352e:	2300      	movs	r3, #0
 8003530:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003532:	e15a      	b.n	80037ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	2101      	movs	r1, #1
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	fa01 f303 	lsl.w	r3, r1, r3
 8003540:	4013      	ands	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 814c 	beq.w	80037e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b01      	cmp	r3, #1
 8003556:	d005      	beq.n	8003564 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003560:	2b02      	cmp	r3, #2
 8003562:	d130      	bne.n	80035c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	2203      	movs	r2, #3
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4013      	ands	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4313      	orrs	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800359a:	2201      	movs	r2, #1
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	091b      	lsrs	r3, r3, #4
 80035b0:	f003 0201 	and.w	r2, r3, #1
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	2b03      	cmp	r3, #3
 80035d0:	d017      	beq.n	8003602 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	2203      	movs	r2, #3
 80035de:	fa02 f303 	lsl.w	r3, r2, r3
 80035e2:	43db      	mvns	r3, r3
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	4013      	ands	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d123      	bne.n	8003656 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	08da      	lsrs	r2, r3, #3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3208      	adds	r2, #8
 8003616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800361a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f003 0307 	and.w	r3, r3, #7
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	220f      	movs	r2, #15
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	43db      	mvns	r3, r3
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4013      	ands	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	691a      	ldr	r2, [r3, #16]
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f003 0307 	and.w	r3, r3, #7
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	08da      	lsrs	r2, r3, #3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3208      	adds	r2, #8
 8003650:	6939      	ldr	r1, [r7, #16]
 8003652:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	2203      	movs	r2, #3
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	43db      	mvns	r3, r3
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	4013      	ands	r3, r2
 800366c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f003 0203 	and.w	r2, r3, #3
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	693a      	ldr	r2, [r7, #16]
 8003688:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 80a6 	beq.w	80037e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003698:	4b5b      	ldr	r3, [pc, #364]	; (8003808 <HAL_GPIO_Init+0x2e4>)
 800369a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800369c:	4a5a      	ldr	r2, [pc, #360]	; (8003808 <HAL_GPIO_Init+0x2e4>)
 800369e:	f043 0301 	orr.w	r3, r3, #1
 80036a2:	6613      	str	r3, [r2, #96]	; 0x60
 80036a4:	4b58      	ldr	r3, [pc, #352]	; (8003808 <HAL_GPIO_Init+0x2e4>)
 80036a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	60bb      	str	r3, [r7, #8]
 80036ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036b0:	4a56      	ldr	r2, [pc, #344]	; (800380c <HAL_GPIO_Init+0x2e8>)
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	089b      	lsrs	r3, r3, #2
 80036b6:	3302      	adds	r3, #2
 80036b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f003 0303 	and.w	r3, r3, #3
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	220f      	movs	r2, #15
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	43db      	mvns	r3, r3
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	4013      	ands	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80036da:	d01f      	beq.n	800371c <HAL_GPIO_Init+0x1f8>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a4c      	ldr	r2, [pc, #304]	; (8003810 <HAL_GPIO_Init+0x2ec>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d019      	beq.n	8003718 <HAL_GPIO_Init+0x1f4>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a4b      	ldr	r2, [pc, #300]	; (8003814 <HAL_GPIO_Init+0x2f0>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d013      	beq.n	8003714 <HAL_GPIO_Init+0x1f0>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a4a      	ldr	r2, [pc, #296]	; (8003818 <HAL_GPIO_Init+0x2f4>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00d      	beq.n	8003710 <HAL_GPIO_Init+0x1ec>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a49      	ldr	r2, [pc, #292]	; (800381c <HAL_GPIO_Init+0x2f8>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d007      	beq.n	800370c <HAL_GPIO_Init+0x1e8>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a48      	ldr	r2, [pc, #288]	; (8003820 <HAL_GPIO_Init+0x2fc>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d101      	bne.n	8003708 <HAL_GPIO_Init+0x1e4>
 8003704:	2305      	movs	r3, #5
 8003706:	e00a      	b.n	800371e <HAL_GPIO_Init+0x1fa>
 8003708:	2306      	movs	r3, #6
 800370a:	e008      	b.n	800371e <HAL_GPIO_Init+0x1fa>
 800370c:	2304      	movs	r3, #4
 800370e:	e006      	b.n	800371e <HAL_GPIO_Init+0x1fa>
 8003710:	2303      	movs	r3, #3
 8003712:	e004      	b.n	800371e <HAL_GPIO_Init+0x1fa>
 8003714:	2302      	movs	r3, #2
 8003716:	e002      	b.n	800371e <HAL_GPIO_Init+0x1fa>
 8003718:	2301      	movs	r3, #1
 800371a:	e000      	b.n	800371e <HAL_GPIO_Init+0x1fa>
 800371c:	2300      	movs	r3, #0
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	f002 0203 	and.w	r2, r2, #3
 8003724:	0092      	lsls	r2, r2, #2
 8003726:	4093      	lsls	r3, r2
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	4313      	orrs	r3, r2
 800372c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800372e:	4937      	ldr	r1, [pc, #220]	; (800380c <HAL_GPIO_Init+0x2e8>)
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	089b      	lsrs	r3, r3, #2
 8003734:	3302      	adds	r3, #2
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800373c:	4b39      	ldr	r3, [pc, #228]	; (8003824 <HAL_GPIO_Init+0x300>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	43db      	mvns	r3, r3
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	4013      	ands	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d003      	beq.n	8003760 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	4313      	orrs	r3, r2
 800375e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003760:	4a30      	ldr	r2, [pc, #192]	; (8003824 <HAL_GPIO_Init+0x300>)
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003766:	4b2f      	ldr	r3, [pc, #188]	; (8003824 <HAL_GPIO_Init+0x300>)
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	43db      	mvns	r3, r3
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	4013      	ands	r3, r2
 8003774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800378a:	4a26      	ldr	r2, [pc, #152]	; (8003824 <HAL_GPIO_Init+0x300>)
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003790:	4b24      	ldr	r3, [pc, #144]	; (8003824 <HAL_GPIO_Init+0x300>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	43db      	mvns	r3, r3
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4013      	ands	r3, r2
 800379e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d003      	beq.n	80037b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037b4:	4a1b      	ldr	r2, [pc, #108]	; (8003824 <HAL_GPIO_Init+0x300>)
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80037ba:	4b1a      	ldr	r3, [pc, #104]	; (8003824 <HAL_GPIO_Init+0x300>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	43db      	mvns	r3, r3
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4013      	ands	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	4313      	orrs	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037de:	4a11      	ldr	r2, [pc, #68]	; (8003824 <HAL_GPIO_Init+0x300>)
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	3301      	adds	r3, #1
 80037e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	fa22 f303 	lsr.w	r3, r2, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f47f ae9d 	bne.w	8003534 <HAL_GPIO_Init+0x10>
  }
}
 80037fa:	bf00      	nop
 80037fc:	bf00      	nop
 80037fe:	371c      	adds	r7, #28
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	40021000 	.word	0x40021000
 800380c:	40010000 	.word	0x40010000
 8003810:	48000400 	.word	0x48000400
 8003814:	48000800 	.word	0x48000800
 8003818:	48000c00 	.word	0x48000c00
 800381c:	48001000 	.word	0x48001000
 8003820:	48001400 	.word	0x48001400
 8003824:	40010400 	.word	0x40010400

08003828 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	460b      	mov	r3, r1
 8003832:	807b      	strh	r3, [r7, #2]
 8003834:	4613      	mov	r3, r2
 8003836:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003838:	787b      	ldrb	r3, [r7, #1]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800383e:	887a      	ldrh	r2, [r7, #2]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003844:	e002      	b.n	800384c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003846:	887a      	ldrh	r2, [r7, #2]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d141      	bne.n	80038ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003866:	4b4b      	ldr	r3, [pc, #300]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800386e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003872:	d131      	bne.n	80038d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003874:	4b47      	ldr	r3, [pc, #284]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003876:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800387a:	4a46      	ldr	r2, [pc, #280]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800387c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003880:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003884:	4b43      	ldr	r3, [pc, #268]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800388c:	4a41      	ldr	r2, [pc, #260]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800388e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003892:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003894:	4b40      	ldr	r3, [pc, #256]	; (8003998 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2232      	movs	r2, #50	; 0x32
 800389a:	fb02 f303 	mul.w	r3, r2, r3
 800389e:	4a3f      	ldr	r2, [pc, #252]	; (800399c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80038a0:	fba2 2303 	umull	r2, r3, r2, r3
 80038a4:	0c9b      	lsrs	r3, r3, #18
 80038a6:	3301      	adds	r3, #1
 80038a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038aa:	e002      	b.n	80038b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	3b01      	subs	r3, #1
 80038b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038b2:	4b38      	ldr	r3, [pc, #224]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038be:	d102      	bne.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1f2      	bne.n	80038ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038c6:	4b33      	ldr	r3, [pc, #204]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038d2:	d158      	bne.n	8003986 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e057      	b.n	8003988 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038d8:	4b2e      	ldr	r3, [pc, #184]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038de:	4a2d      	ldr	r2, [pc, #180]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80038e8:	e04d      	b.n	8003986 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038f0:	d141      	bne.n	8003976 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80038f2:	4b28      	ldr	r3, [pc, #160]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80038fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038fe:	d131      	bne.n	8003964 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003900:	4b24      	ldr	r3, [pc, #144]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003902:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003906:	4a23      	ldr	r2, [pc, #140]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003910:	4b20      	ldr	r3, [pc, #128]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003918:	4a1e      	ldr	r2, [pc, #120]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800391a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800391e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003920:	4b1d      	ldr	r3, [pc, #116]	; (8003998 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2232      	movs	r2, #50	; 0x32
 8003926:	fb02 f303 	mul.w	r3, r2, r3
 800392a:	4a1c      	ldr	r2, [pc, #112]	; (800399c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800392c:	fba2 2303 	umull	r2, r3, r2, r3
 8003930:	0c9b      	lsrs	r3, r3, #18
 8003932:	3301      	adds	r3, #1
 8003934:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003936:	e002      	b.n	800393e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	3b01      	subs	r3, #1
 800393c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800393e:	4b15      	ldr	r3, [pc, #84]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003940:	695b      	ldr	r3, [r3, #20]
 8003942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003946:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800394a:	d102      	bne.n	8003952 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f2      	bne.n	8003938 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003952:	4b10      	ldr	r3, [pc, #64]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800395a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800395e:	d112      	bne.n	8003986 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e011      	b.n	8003988 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003964:	4b0b      	ldr	r3, [pc, #44]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003966:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800396a:	4a0a      	ldr	r2, [pc, #40]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800396c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003970:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003974:	e007      	b.n	8003986 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003976:	4b07      	ldr	r3, [pc, #28]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800397e:	4a05      	ldr	r2, [pc, #20]	; (8003994 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003980:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003984:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	40007000 	.word	0x40007000
 8003998:	2000002c 	.word	0x2000002c
 800399c:	431bde83 	.word	0x431bde83

080039a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b088      	sub	sp, #32
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e306      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d075      	beq.n	8003aaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039be:	4b97      	ldr	r3, [pc, #604]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f003 030c 	and.w	r3, r3, #12
 80039c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039c8:	4b94      	ldr	r3, [pc, #592]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	2b0c      	cmp	r3, #12
 80039d6:	d102      	bne.n	80039de <HAL_RCC_OscConfig+0x3e>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b03      	cmp	r3, #3
 80039dc:	d002      	beq.n	80039e4 <HAL_RCC_OscConfig+0x44>
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d10b      	bne.n	80039fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e4:	4b8d      	ldr	r3, [pc, #564]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d05b      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x108>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d157      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e2e1      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a04:	d106      	bne.n	8003a14 <HAL_RCC_OscConfig+0x74>
 8003a06:	4b85      	ldr	r3, [pc, #532]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a84      	ldr	r2, [pc, #528]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e01d      	b.n	8003a50 <HAL_RCC_OscConfig+0xb0>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0x98>
 8003a1e:	4b7f      	ldr	r3, [pc, #508]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a7e      	ldr	r2, [pc, #504]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b7c      	ldr	r3, [pc, #496]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a7b      	ldr	r2, [pc, #492]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e00b      	b.n	8003a50 <HAL_RCC_OscConfig+0xb0>
 8003a38:	4b78      	ldr	r3, [pc, #480]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a77      	ldr	r2, [pc, #476]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b75      	ldr	r3, [pc, #468]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a74      	ldr	r2, [pc, #464]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fe f9f6 	bl	8001e48 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a60:	f7fe f9f2 	bl	8001e48 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e2a6      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a72:	4b6a      	ldr	r3, [pc, #424]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0xc0>
 8003a7e:	e014      	b.n	8003aaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7fe f9e2 	bl	8001e48 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a88:	f7fe f9de 	bl	8001e48 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e292      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a9a:	4b60      	ldr	r3, [pc, #384]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0xe8>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d075      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ab6:	4b59      	ldr	r3, [pc, #356]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ac0:	4b56      	ldr	r3, [pc, #344]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f003 0303 	and.w	r3, r3, #3
 8003ac8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	2b0c      	cmp	r3, #12
 8003ace:	d102      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x136>
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d002      	beq.n	8003adc <HAL_RCC_OscConfig+0x13c>
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d11f      	bne.n	8003b1c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003adc:	4b4f      	ldr	r3, [pc, #316]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_RCC_OscConfig+0x154>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e265      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af4:	4b49      	ldr	r3, [pc, #292]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	061b      	lsls	r3, r3, #24
 8003b02:	4946      	ldr	r1, [pc, #280]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b08:	4b45      	ldr	r3, [pc, #276]	; (8003c20 <HAL_RCC_OscConfig+0x280>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7fe f94f 	bl	8001db0 <HAL_InitTick>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d043      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e251      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d023      	beq.n	8003b6c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b24:	4b3d      	ldr	r3, [pc, #244]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a3c      	ldr	r2, [pc, #240]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b30:	f7fe f98a 	bl	8001e48 <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b38:	f7fe f986 	bl	8001e48 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e23a      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b4a:	4b34      	ldr	r3, [pc, #208]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d0f0      	beq.n	8003b38 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b56:	4b31      	ldr	r3, [pc, #196]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	061b      	lsls	r3, r3, #24
 8003b64:	492d      	ldr	r1, [pc, #180]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	604b      	str	r3, [r1, #4]
 8003b6a:	e01a      	b.n	8003ba2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b6c:	4b2b      	ldr	r3, [pc, #172]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a2a      	ldr	r2, [pc, #168]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b78:	f7fe f966 	bl	8001e48 <HAL_GetTick>
 8003b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b80:	f7fe f962 	bl	8001e48 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e216      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b92:	4b22      	ldr	r3, [pc, #136]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1f0      	bne.n	8003b80 <HAL_RCC_OscConfig+0x1e0>
 8003b9e:	e000      	b.n	8003ba2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ba0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0308 	and.w	r3, r3, #8
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d041      	beq.n	8003c32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01c      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bb6:	4b19      	ldr	r3, [pc, #100]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003bb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bbc:	4a17      	ldr	r2, [pc, #92]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc6:	f7fe f93f 	bl	8001e48 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bce:	f7fe f93b 	bl	8001e48 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e1ef      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003be0:	4b0e      	ldr	r3, [pc, #56]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0ef      	beq.n	8003bce <HAL_RCC_OscConfig+0x22e>
 8003bee:	e020      	b.n	8003c32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bf0:	4b0a      	ldr	r3, [pc, #40]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bf6:	4a09      	ldr	r2, [pc, #36]	; (8003c1c <HAL_RCC_OscConfig+0x27c>)
 8003bf8:	f023 0301 	bic.w	r3, r3, #1
 8003bfc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fe f922 	bl	8001e48 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c06:	e00d      	b.n	8003c24 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fe f91e 	bl	8001e48 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d906      	bls.n	8003c24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e1d2      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
 8003c1a:	bf00      	nop
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	20000030 	.word	0x20000030
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c24:	4b8c      	ldr	r3, [pc, #560]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003c26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1ea      	bne.n	8003c08 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0304 	and.w	r3, r3, #4
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	f000 80a6 	beq.w	8003d8c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c40:	2300      	movs	r3, #0
 8003c42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c44:	4b84      	ldr	r3, [pc, #528]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <HAL_RCC_OscConfig+0x2b4>
 8003c50:	2301      	movs	r3, #1
 8003c52:	e000      	b.n	8003c56 <HAL_RCC_OscConfig+0x2b6>
 8003c54:	2300      	movs	r3, #0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00d      	beq.n	8003c76 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c5a:	4b7f      	ldr	r3, [pc, #508]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5e:	4a7e      	ldr	r2, [pc, #504]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c64:	6593      	str	r3, [r2, #88]	; 0x58
 8003c66:	4b7c      	ldr	r3, [pc, #496]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c72:	2301      	movs	r3, #1
 8003c74:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c76:	4b79      	ldr	r3, [pc, #484]	; (8003e5c <HAL_RCC_OscConfig+0x4bc>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d118      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c82:	4b76      	ldr	r3, [pc, #472]	; (8003e5c <HAL_RCC_OscConfig+0x4bc>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a75      	ldr	r2, [pc, #468]	; (8003e5c <HAL_RCC_OscConfig+0x4bc>)
 8003c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c8e:	f7fe f8db 	bl	8001e48 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c96:	f7fe f8d7 	bl	8001e48 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e18b      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ca8:	4b6c      	ldr	r3, [pc, #432]	; (8003e5c <HAL_RCC_OscConfig+0x4bc>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0f0      	beq.n	8003c96 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d108      	bne.n	8003cce <HAL_RCC_OscConfig+0x32e>
 8003cbc:	4b66      	ldr	r3, [pc, #408]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc2:	4a65      	ldr	r2, [pc, #404]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ccc:	e024      	b.n	8003d18 <HAL_RCC_OscConfig+0x378>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	2b05      	cmp	r3, #5
 8003cd4:	d110      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x358>
 8003cd6:	4b60      	ldr	r3, [pc, #384]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cdc:	4a5e      	ldr	r2, [pc, #376]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003cde:	f043 0304 	orr.w	r3, r3, #4
 8003ce2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ce6:	4b5c      	ldr	r3, [pc, #368]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cec:	4a5a      	ldr	r2, [pc, #360]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003cee:	f043 0301 	orr.w	r3, r3, #1
 8003cf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003cf6:	e00f      	b.n	8003d18 <HAL_RCC_OscConfig+0x378>
 8003cf8:	4b57      	ldr	r3, [pc, #348]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cfe:	4a56      	ldr	r2, [pc, #344]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003d00:	f023 0301 	bic.w	r3, r3, #1
 8003d04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d08:	4b53      	ldr	r3, [pc, #332]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0e:	4a52      	ldr	r2, [pc, #328]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003d10:	f023 0304 	bic.w	r3, r3, #4
 8003d14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d016      	beq.n	8003d4e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d20:	f7fe f892 	bl	8001e48 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d26:	e00a      	b.n	8003d3e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d28:	f7fe f88e 	bl	8001e48 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e140      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d3e:	4b46      	ldr	r3, [pc, #280]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d0ed      	beq.n	8003d28 <HAL_RCC_OscConfig+0x388>
 8003d4c:	e015      	b.n	8003d7a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4e:	f7fe f87b 	bl	8001e48 <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d54:	e00a      	b.n	8003d6c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d56:	f7fe f877 	bl	8001e48 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e129      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d6c:	4b3a      	ldr	r3, [pc, #232]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1ed      	bne.n	8003d56 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d7a:	7ffb      	ldrb	r3, [r7, #31]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d105      	bne.n	8003d8c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d80:	4b35      	ldr	r3, [pc, #212]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d84:	4a34      	ldr	r2, [pc, #208]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003d86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d8a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0320 	and.w	r3, r3, #32
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d03c      	beq.n	8003e12 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d01c      	beq.n	8003dda <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003da0:	4b2d      	ldr	r3, [pc, #180]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003da2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003da6:	4a2c      	ldr	r2, [pc, #176]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db0:	f7fe f84a 	bl	8001e48 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003db8:	f7fe f846 	bl	8001e48 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e0fa      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003dca:	4b23      	ldr	r3, [pc, #140]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003dcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0ef      	beq.n	8003db8 <HAL_RCC_OscConfig+0x418>
 8003dd8:	e01b      	b.n	8003e12 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003dda:	4b1f      	ldr	r3, [pc, #124]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003ddc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003de0:	4a1d      	ldr	r2, [pc, #116]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003de2:	f023 0301 	bic.w	r3, r3, #1
 8003de6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dea:	f7fe f82d 	bl	8001e48 <HAL_GetTick>
 8003dee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003df0:	e008      	b.n	8003e04 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003df2:	f7fe f829 	bl	8001e48 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d901      	bls.n	8003e04 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e0dd      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e04:	4b14      	ldr	r3, [pc, #80]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003e06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1ef      	bne.n	8003df2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f000 80d1 	beq.w	8003fbe <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e1c:	4b0e      	ldr	r3, [pc, #56]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f003 030c 	and.w	r3, r3, #12
 8003e24:	2b0c      	cmp	r3, #12
 8003e26:	f000 808b 	beq.w	8003f40 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d15e      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e32:	4b09      	ldr	r3, [pc, #36]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a08      	ldr	r2, [pc, #32]	; (8003e58 <HAL_RCC_OscConfig+0x4b8>)
 8003e38:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3e:	f7fe f803 	bl	8001e48 <HAL_GetTick>
 8003e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e44:	e00c      	b.n	8003e60 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e46:	f7fd ffff 	bl	8001e48 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d905      	bls.n	8003e60 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e0b3      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e60:	4b59      	ldr	r3, [pc, #356]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1ec      	bne.n	8003e46 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e6c:	4b56      	ldr	r3, [pc, #344]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003e6e:	68da      	ldr	r2, [r3, #12]
 8003e70:	4b56      	ldr	r3, [pc, #344]	; (8003fcc <HAL_RCC_OscConfig+0x62c>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6a11      	ldr	r1, [r2, #32]
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e7c:	3a01      	subs	r2, #1
 8003e7e:	0112      	lsls	r2, r2, #4
 8003e80:	4311      	orrs	r1, r2
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003e86:	0212      	lsls	r2, r2, #8
 8003e88:	4311      	orrs	r1, r2
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e8e:	0852      	lsrs	r2, r2, #1
 8003e90:	3a01      	subs	r2, #1
 8003e92:	0552      	lsls	r2, r2, #21
 8003e94:	4311      	orrs	r1, r2
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e9a:	0852      	lsrs	r2, r2, #1
 8003e9c:	3a01      	subs	r2, #1
 8003e9e:	0652      	lsls	r2, r2, #25
 8003ea0:	4311      	orrs	r1, r2
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003ea6:	06d2      	lsls	r2, r2, #27
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	4947      	ldr	r1, [pc, #284]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eb0:	4b45      	ldr	r3, [pc, #276]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a44      	ldr	r2, [pc, #272]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003eb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ebc:	4b42      	ldr	r3, [pc, #264]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	4a41      	ldr	r2, [pc, #260]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003ec2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ec6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec8:	f7fd ffbe 	bl	8001e48 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ed0:	f7fd ffba 	bl	8001e48 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e06e      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ee2:	4b39      	ldr	r3, [pc, #228]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f0      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x530>
 8003eee:	e066      	b.n	8003fbe <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef0:	4b35      	ldr	r3, [pc, #212]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a34      	ldr	r2, [pc, #208]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003ef6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003efa:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003efc:	4b32      	ldr	r3, [pc, #200]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	4a31      	ldr	r2, [pc, #196]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003f02:	f023 0303 	bic.w	r3, r3, #3
 8003f06:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003f08:	4b2f      	ldr	r3, [pc, #188]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	4a2e      	ldr	r2, [pc, #184]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003f0e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f16:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f18:	f7fd ff96 	bl	8001e48 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f20:	f7fd ff92 	bl	8001e48 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e046      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f32:	4b25      	ldr	r3, [pc, #148]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f0      	bne.n	8003f20 <HAL_RCC_OscConfig+0x580>
 8003f3e:	e03e      	b.n	8003fbe <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e039      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003f4c:	4b1e      	ldr	r3, [pc, #120]	; (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f003 0203 	and.w	r2, r3, #3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d12c      	bne.n	8003fba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d123      	bne.n	8003fba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f7c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d11b      	bne.n	8003fba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d113      	bne.n	8003fba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9c:	085b      	lsrs	r3, r3, #1
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d109      	bne.n	8003fba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb0:	085b      	lsrs	r3, r3, #1
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d001      	beq.n	8003fbe <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e000      	b.n	8003fc0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3720      	adds	r7, #32
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	019f800c 	.word	0x019f800c

08003fd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e11e      	b.n	8004226 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe8:	4b91      	ldr	r3, [pc, #580]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 030f 	and.w	r3, r3, #15
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d910      	bls.n	8004018 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff6:	4b8e      	ldr	r3, [pc, #568]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 020f 	bic.w	r2, r3, #15
 8003ffe:	498c      	ldr	r1, [pc, #560]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	4313      	orrs	r3, r2
 8004004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004006:	4b8a      	ldr	r3, [pc, #552]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 030f 	and.w	r3, r3, #15
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	429a      	cmp	r2, r3
 8004012:	d001      	beq.n	8004018 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e106      	b.n	8004226 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b00      	cmp	r3, #0
 8004022:	d073      	beq.n	800410c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	2b03      	cmp	r3, #3
 800402a:	d129      	bne.n	8004080 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800402c:	4b81      	ldr	r3, [pc, #516]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e0f4      	b.n	8004226 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800403c:	f000 f99e 	bl	800437c <RCC_GetSysClockFreqFromPLLSource>
 8004040:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	4a7c      	ldr	r2, [pc, #496]	; (8004238 <HAL_RCC_ClockConfig+0x268>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d93f      	bls.n	80040ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800404a:	4b7a      	ldr	r3, [pc, #488]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d009      	beq.n	800406a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800405e:	2b00      	cmp	r3, #0
 8004060:	d033      	beq.n	80040ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004066:	2b00      	cmp	r3, #0
 8004068:	d12f      	bne.n	80040ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800406a:	4b72      	ldr	r3, [pc, #456]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004072:	4a70      	ldr	r2, [pc, #448]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 8004074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004078:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800407a:	2380      	movs	r3, #128	; 0x80
 800407c:	617b      	str	r3, [r7, #20]
 800407e:	e024      	b.n	80040ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	2b02      	cmp	r3, #2
 8004086:	d107      	bne.n	8004098 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004088:	4b6a      	ldr	r3, [pc, #424]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d109      	bne.n	80040a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0c6      	b.n	8004226 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004098:	4b66      	ldr	r3, [pc, #408]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d101      	bne.n	80040a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e0be      	b.n	8004226 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80040a8:	f000 f8ce 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 80040ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	4a61      	ldr	r2, [pc, #388]	; (8004238 <HAL_RCC_ClockConfig+0x268>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d909      	bls.n	80040ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80040b6:	4b5f      	ldr	r3, [pc, #380]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040be:	4a5d      	ldr	r2, [pc, #372]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80040c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80040c6:	2380      	movs	r3, #128	; 0x80
 80040c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040ca:	4b5a      	ldr	r3, [pc, #360]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f023 0203 	bic.w	r2, r3, #3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	4957      	ldr	r1, [pc, #348]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040dc:	f7fd feb4 	bl	8001e48 <HAL_GetTick>
 80040e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e2:	e00a      	b.n	80040fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040e4:	f7fd feb0 	bl	8001e48 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e095      	b.n	8004226 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040fa:	4b4e      	ldr	r3, [pc, #312]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 020c 	and.w	r2, r3, #12
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	429a      	cmp	r2, r3
 800410a:	d1eb      	bne.n	80040e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d023      	beq.n	8004160 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b00      	cmp	r3, #0
 8004122:	d005      	beq.n	8004130 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004124:	4b43      	ldr	r3, [pc, #268]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	4a42      	ldr	r2, [pc, #264]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800412a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800412e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0308 	and.w	r3, r3, #8
 8004138:	2b00      	cmp	r3, #0
 800413a:	d007      	beq.n	800414c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800413c:	4b3d      	ldr	r3, [pc, #244]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004144:	4a3b      	ldr	r2, [pc, #236]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 8004146:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800414a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800414c:	4b39      	ldr	r3, [pc, #228]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	4936      	ldr	r1, [pc, #216]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800415a:	4313      	orrs	r3, r2
 800415c:	608b      	str	r3, [r1, #8]
 800415e:	e008      	b.n	8004172 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	2b80      	cmp	r3, #128	; 0x80
 8004164:	d105      	bne.n	8004172 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004166:	4b33      	ldr	r3, [pc, #204]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	4a32      	ldr	r2, [pc, #200]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 800416c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004170:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004172:	4b2f      	ldr	r3, [pc, #188]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	429a      	cmp	r2, r3
 800417e:	d21d      	bcs.n	80041bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004180:	4b2b      	ldr	r3, [pc, #172]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f023 020f 	bic.w	r2, r3, #15
 8004188:	4929      	ldr	r1, [pc, #164]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	4313      	orrs	r3, r2
 800418e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004190:	f7fd fe5a 	bl	8001e48 <HAL_GetTick>
 8004194:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004196:	e00a      	b.n	80041ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004198:	f7fd fe56 	bl	8001e48 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e03b      	b.n	8004226 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ae:	4b20      	ldr	r3, [pc, #128]	; (8004230 <HAL_RCC_ClockConfig+0x260>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	683a      	ldr	r2, [r7, #0]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d1ed      	bne.n	8004198 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d008      	beq.n	80041da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041c8:	4b1a      	ldr	r3, [pc, #104]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	4917      	ldr	r1, [pc, #92]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80041d6:	4313      	orrs	r3, r2
 80041d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d009      	beq.n	80041fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041e6:	4b13      	ldr	r3, [pc, #76]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	00db      	lsls	r3, r3, #3
 80041f4:	490f      	ldr	r1, [pc, #60]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041fa:	f000 f825 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 80041fe:	4602      	mov	r2, r0
 8004200:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <HAL_RCC_ClockConfig+0x264>)
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	490c      	ldr	r1, [pc, #48]	; (800423c <HAL_RCC_ClockConfig+0x26c>)
 800420c:	5ccb      	ldrb	r3, [r1, r3]
 800420e:	f003 031f 	and.w	r3, r3, #31
 8004212:	fa22 f303 	lsr.w	r3, r2, r3
 8004216:	4a0a      	ldr	r2, [pc, #40]	; (8004240 <HAL_RCC_ClockConfig+0x270>)
 8004218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800421a:	4b0a      	ldr	r3, [pc, #40]	; (8004244 <HAL_RCC_ClockConfig+0x274>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f7fd fdc6 	bl	8001db0 <HAL_InitTick>
 8004224:	4603      	mov	r3, r0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	40022000 	.word	0x40022000
 8004234:	40021000 	.word	0x40021000
 8004238:	04c4b400 	.word	0x04c4b400
 800423c:	08009948 	.word	0x08009948
 8004240:	2000002c 	.word	0x2000002c
 8004244:	20000030 	.word	0x20000030

08004248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004248:	b480      	push	{r7}
 800424a:	b087      	sub	sp, #28
 800424c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800424e:	4b2c      	ldr	r3, [pc, #176]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 030c 	and.w	r3, r3, #12
 8004256:	2b04      	cmp	r3, #4
 8004258:	d102      	bne.n	8004260 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800425a:	4b2a      	ldr	r3, [pc, #168]	; (8004304 <HAL_RCC_GetSysClockFreq+0xbc>)
 800425c:	613b      	str	r3, [r7, #16]
 800425e:	e047      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004260:	4b27      	ldr	r3, [pc, #156]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f003 030c 	and.w	r3, r3, #12
 8004268:	2b08      	cmp	r3, #8
 800426a:	d102      	bne.n	8004272 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800426c:	4b26      	ldr	r3, [pc, #152]	; (8004308 <HAL_RCC_GetSysClockFreq+0xc0>)
 800426e:	613b      	str	r3, [r7, #16]
 8004270:	e03e      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004272:	4b23      	ldr	r3, [pc, #140]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 030c 	and.w	r3, r3, #12
 800427a:	2b0c      	cmp	r3, #12
 800427c:	d136      	bne.n	80042ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800427e:	4b20      	ldr	r3, [pc, #128]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004288:	4b1d      	ldr	r3, [pc, #116]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	091b      	lsrs	r3, r3, #4
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	3301      	adds	r3, #1
 8004294:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2b03      	cmp	r3, #3
 800429a:	d10c      	bne.n	80042b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800429c:	4a1a      	ldr	r2, [pc, #104]	; (8004308 <HAL_RCC_GetSysClockFreq+0xc0>)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a4:	4a16      	ldr	r2, [pc, #88]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042a6:	68d2      	ldr	r2, [r2, #12]
 80042a8:	0a12      	lsrs	r2, r2, #8
 80042aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80042ae:	fb02 f303 	mul.w	r3, r2, r3
 80042b2:	617b      	str	r3, [r7, #20]
      break;
 80042b4:	e00c      	b.n	80042d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042b6:	4a13      	ldr	r2, [pc, #76]	; (8004304 <HAL_RCC_GetSysClockFreq+0xbc>)
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80042be:	4a10      	ldr	r2, [pc, #64]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042c0:	68d2      	ldr	r2, [r2, #12]
 80042c2:	0a12      	lsrs	r2, r2, #8
 80042c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80042c8:	fb02 f303 	mul.w	r3, r2, r3
 80042cc:	617b      	str	r3, [r7, #20]
      break;
 80042ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80042d0:	4b0b      	ldr	r3, [pc, #44]	; (8004300 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	0e5b      	lsrs	r3, r3, #25
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	3301      	adds	r3, #1
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e8:	613b      	str	r3, [r7, #16]
 80042ea:	e001      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80042f0:	693b      	ldr	r3, [r7, #16]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	371c      	adds	r7, #28
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40021000 	.word	0x40021000
 8004304:	00f42400 	.word	0x00f42400
 8004308:	007a1200 	.word	0x007a1200

0800430c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004310:	4b03      	ldr	r3, [pc, #12]	; (8004320 <HAL_RCC_GetHCLKFreq+0x14>)
 8004312:	681b      	ldr	r3, [r3, #0]
}
 8004314:	4618      	mov	r0, r3
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	2000002c 	.word	0x2000002c

08004324 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004328:	f7ff fff0 	bl	800430c <HAL_RCC_GetHCLKFreq>
 800432c:	4602      	mov	r2, r0
 800432e:	4b06      	ldr	r3, [pc, #24]	; (8004348 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	0a1b      	lsrs	r3, r3, #8
 8004334:	f003 0307 	and.w	r3, r3, #7
 8004338:	4904      	ldr	r1, [pc, #16]	; (800434c <HAL_RCC_GetPCLK1Freq+0x28>)
 800433a:	5ccb      	ldrb	r3, [r1, r3]
 800433c:	f003 031f 	and.w	r3, r3, #31
 8004340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004344:	4618      	mov	r0, r3
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40021000 	.word	0x40021000
 800434c:	08009958 	.word	0x08009958

08004350 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004354:	f7ff ffda 	bl	800430c <HAL_RCC_GetHCLKFreq>
 8004358:	4602      	mov	r2, r0
 800435a:	4b06      	ldr	r3, [pc, #24]	; (8004374 <HAL_RCC_GetPCLK2Freq+0x24>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	0adb      	lsrs	r3, r3, #11
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	4904      	ldr	r1, [pc, #16]	; (8004378 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004366:	5ccb      	ldrb	r3, [r1, r3]
 8004368:	f003 031f 	and.w	r3, r3, #31
 800436c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004370:	4618      	mov	r0, r3
 8004372:	bd80      	pop	{r7, pc}
 8004374:	40021000 	.word	0x40021000
 8004378:	08009958 	.word	0x08009958

0800437c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800437c:	b480      	push	{r7}
 800437e:	b087      	sub	sp, #28
 8004380:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004382:	4b1e      	ldr	r3, [pc, #120]	; (80043fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800438c:	4b1b      	ldr	r3, [pc, #108]	; (80043fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	091b      	lsrs	r3, r3, #4
 8004392:	f003 030f 	and.w	r3, r3, #15
 8004396:	3301      	adds	r3, #1
 8004398:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	2b03      	cmp	r3, #3
 800439e:	d10c      	bne.n	80043ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043a0:	4a17      	ldr	r2, [pc, #92]	; (8004400 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a8:	4a14      	ldr	r2, [pc, #80]	; (80043fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043aa:	68d2      	ldr	r2, [r2, #12]
 80043ac:	0a12      	lsrs	r2, r2, #8
 80043ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80043b2:	fb02 f303 	mul.w	r3, r2, r3
 80043b6:	617b      	str	r3, [r7, #20]
    break;
 80043b8:	e00c      	b.n	80043d4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043ba:	4a12      	ldr	r2, [pc, #72]	; (8004404 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c2:	4a0e      	ldr	r2, [pc, #56]	; (80043fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043c4:	68d2      	ldr	r2, [r2, #12]
 80043c6:	0a12      	lsrs	r2, r2, #8
 80043c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80043cc:	fb02 f303 	mul.w	r3, r2, r3
 80043d0:	617b      	str	r3, [r7, #20]
    break;
 80043d2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043d4:	4b09      	ldr	r3, [pc, #36]	; (80043fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	0e5b      	lsrs	r3, r3, #25
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	3301      	adds	r3, #1
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80043ee:	687b      	ldr	r3, [r7, #4]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	371c      	adds	r7, #28
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr
 80043fc:	40021000 	.word	0x40021000
 8004400:	007a1200 	.word	0x007a1200
 8004404:	00f42400 	.word	0x00f42400

08004408 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004410:	2300      	movs	r3, #0
 8004412:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004414:	2300      	movs	r3, #0
 8004416:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 8098 	beq.w	8004556 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004426:	2300      	movs	r3, #0
 8004428:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800442a:	4b43      	ldr	r3, [pc, #268]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800442c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800442e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10d      	bne.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004436:	4b40      	ldr	r3, [pc, #256]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800443a:	4a3f      	ldr	r2, [pc, #252]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800443c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004440:	6593      	str	r3, [r2, #88]	; 0x58
 8004442:	4b3d      	ldr	r3, [pc, #244]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800444a:	60bb      	str	r3, [r7, #8]
 800444c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800444e:	2301      	movs	r3, #1
 8004450:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004452:	4b3a      	ldr	r3, [pc, #232]	; (800453c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a39      	ldr	r2, [pc, #228]	; (800453c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800445c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800445e:	f7fd fcf3 	bl	8001e48 <HAL_GetTick>
 8004462:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004464:	e009      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004466:	f7fd fcef 	bl	8001e48 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d902      	bls.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	74fb      	strb	r3, [r7, #19]
        break;
 8004478:	e005      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800447a:	4b30      	ldr	r3, [pc, #192]	; (800453c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004482:	2b00      	cmp	r3, #0
 8004484:	d0ef      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004486:	7cfb      	ldrb	r3, [r7, #19]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d159      	bne.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800448c:	4b2a      	ldr	r3, [pc, #168]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800448e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004492:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004496:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d01e      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d019      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80044a8:	4b23      	ldr	r3, [pc, #140]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044b4:	4b20      	ldr	r3, [pc, #128]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ba:	4a1f      	ldr	r2, [pc, #124]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044c4:	4b1c      	ldr	r3, [pc, #112]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ca:	4a1b      	ldr	r2, [pc, #108]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044d4:	4a18      	ldr	r2, [pc, #96]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d016      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e6:	f7fd fcaf 	bl	8001e48 <HAL_GetTick>
 80044ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044ec:	e00b      	b.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ee:	f7fd fcab 	bl	8001e48 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d902      	bls.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	74fb      	strb	r3, [r7, #19]
            break;
 8004504:	e006      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004506:	4b0c      	ldr	r3, [pc, #48]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800450c:	f003 0302 	and.w	r3, r3, #2
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0ec      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004514:	7cfb      	ldrb	r3, [r7, #19]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10b      	bne.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800451a:	4b07      	ldr	r3, [pc, #28]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800451c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004520:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004528:	4903      	ldr	r1, [pc, #12]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800452a:	4313      	orrs	r3, r2
 800452c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004530:	e008      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004532:	7cfb      	ldrb	r3, [r7, #19]
 8004534:	74bb      	strb	r3, [r7, #18]
 8004536:	e005      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004538:	40021000 	.word	0x40021000
 800453c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004540:	7cfb      	ldrb	r3, [r7, #19]
 8004542:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004544:	7c7b      	ldrb	r3, [r7, #17]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d105      	bne.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800454a:	4ba6      	ldr	r3, [pc, #664]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800454c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800454e:	4aa5      	ldr	r2, [pc, #660]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004550:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004554:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004562:	4ba0      	ldr	r3, [pc, #640]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004568:	f023 0203 	bic.w	r2, r3, #3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	499c      	ldr	r1, [pc, #624]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004572:	4313      	orrs	r3, r2
 8004574:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00a      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004584:	4b97      	ldr	r3, [pc, #604]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800458a:	f023 020c 	bic.w	r2, r3, #12
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	4994      	ldr	r1, [pc, #592]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004594:	4313      	orrs	r3, r2
 8004596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0304 	and.w	r3, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045a6:	4b8f      	ldr	r3, [pc, #572]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	498b      	ldr	r1, [pc, #556]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d00a      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045c8:	4b86      	ldr	r3, [pc, #536]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	4983      	ldr	r1, [pc, #524]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0320 	and.w	r3, r3, #32
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00a      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045ea:	4b7e      	ldr	r3, [pc, #504]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	497a      	ldr	r1, [pc, #488]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00a      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800460c:	4b75      	ldr	r3, [pc, #468]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004612:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	4972      	ldr	r1, [pc, #456]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00a      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800462e:	4b6d      	ldr	r3, [pc, #436]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004630:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004634:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	4969      	ldr	r1, [pc, #420]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800463e:	4313      	orrs	r3, r2
 8004640:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00a      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004650:	4b64      	ldr	r3, [pc, #400]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004656:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	4961      	ldr	r1, [pc, #388]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004660:	4313      	orrs	r3, r2
 8004662:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00a      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004672:	4b5c      	ldr	r3, [pc, #368]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004678:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	4958      	ldr	r1, [pc, #352]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004682:	4313      	orrs	r3, r2
 8004684:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004690:	2b00      	cmp	r3, #0
 8004692:	d015      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004694:	4b53      	ldr	r3, [pc, #332]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800469a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a2:	4950      	ldr	r1, [pc, #320]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046b2:	d105      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046b4:	4b4b      	ldr	r3, [pc, #300]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	4a4a      	ldr	r2, [pc, #296]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d015      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80046cc:	4b45      	ldr	r3, [pc, #276]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046d2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046da:	4942      	ldr	r1, [pc, #264]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046ea:	d105      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ec:	4b3d      	ldr	r3, [pc, #244]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	4a3c      	ldr	r2, [pc, #240]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046f6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d015      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004704:	4b37      	ldr	r3, [pc, #220]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800470a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004712:	4934      	ldr	r1, [pc, #208]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004722:	d105      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004724:	4b2f      	ldr	r3, [pc, #188]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	4a2e      	ldr	r2, [pc, #184]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800472a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800472e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d015      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800473c:	4b29      	ldr	r3, [pc, #164]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004742:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800474a:	4926      	ldr	r1, [pc, #152]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800474c:	4313      	orrs	r3, r2
 800474e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004756:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800475a:	d105      	bne.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800475c:	4b21      	ldr	r3, [pc, #132]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	4a20      	ldr	r2, [pc, #128]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004762:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004766:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d015      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004774:	4b1b      	ldr	r3, [pc, #108]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800477a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004782:	4918      	ldr	r1, [pc, #96]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004784:	4313      	orrs	r3, r2
 8004786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004792:	d105      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004794:	4b13      	ldr	r3, [pc, #76]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	4a12      	ldr	r2, [pc, #72]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800479a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800479e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d015      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80047ac:	4b0d      	ldr	r3, [pc, #52]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ba:	490a      	ldr	r1, [pc, #40]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047ca:	d105      	bne.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80047cc:	4b05      	ldr	r3, [pc, #20]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	4a04      	ldr	r2, [pc, #16]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80047d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40021000 	.word	0x40021000

080047e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e049      	b.n	800488e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d106      	bne.n	8004814 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fd f8b6 	bl	8001980 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3304      	adds	r3, #4
 8004824:	4619      	mov	r1, r3
 8004826:	4610      	mov	r0, r2
 8004828:	f000 fdb8 	bl	800539c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d001      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e04a      	b.n	8004946 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0201 	orr.w	r2, r2, #1
 80048c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a21      	ldr	r2, [pc, #132]	; (8004954 <HAL_TIM_Base_Start_IT+0xbc>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d018      	beq.n	8004904 <HAL_TIM_Base_Start_IT+0x6c>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048da:	d013      	beq.n	8004904 <HAL_TIM_Base_Start_IT+0x6c>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a1d      	ldr	r2, [pc, #116]	; (8004958 <HAL_TIM_Base_Start_IT+0xc0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d00e      	beq.n	8004904 <HAL_TIM_Base_Start_IT+0x6c>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a1c      	ldr	r2, [pc, #112]	; (800495c <HAL_TIM_Base_Start_IT+0xc4>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d009      	beq.n	8004904 <HAL_TIM_Base_Start_IT+0x6c>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1a      	ldr	r2, [pc, #104]	; (8004960 <HAL_TIM_Base_Start_IT+0xc8>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d004      	beq.n	8004904 <HAL_TIM_Base_Start_IT+0x6c>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a19      	ldr	r2, [pc, #100]	; (8004964 <HAL_TIM_Base_Start_IT+0xcc>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d115      	bne.n	8004930 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	4b17      	ldr	r3, [pc, #92]	; (8004968 <HAL_TIM_Base_Start_IT+0xd0>)
 800490c:	4013      	ands	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b06      	cmp	r3, #6
 8004914:	d015      	beq.n	8004942 <HAL_TIM_Base_Start_IT+0xaa>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800491c:	d011      	beq.n	8004942 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f042 0201 	orr.w	r2, r2, #1
 800492c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800492e:	e008      	b.n	8004942 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0201 	orr.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]
 8004940:	e000      	b.n	8004944 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004942:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	40012c00 	.word	0x40012c00
 8004958:	40000400 	.word	0x40000400
 800495c:	40000800 	.word	0x40000800
 8004960:	40013400 	.word	0x40013400
 8004964:	40014000 	.word	0x40014000
 8004968:	00010007 	.word	0x00010007

0800496c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e049      	b.n	8004a12 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d106      	bne.n	8004998 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f841 	bl	8004a1a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	3304      	adds	r3, #4
 80049a8:	4619      	mov	r1, r3
 80049aa:	4610      	mov	r0, r2
 80049ac:	f000 fcf6 	bl	800539c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b083      	sub	sp, #12
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a22:	bf00      	nop
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
	...

08004a30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d109      	bne.n	8004a54 <HAL_TIM_PWM_Start+0x24>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	bf14      	ite	ne
 8004a4c:	2301      	movne	r3, #1
 8004a4e:	2300      	moveq	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	e03c      	b.n	8004ace <HAL_TIM_PWM_Start+0x9e>
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d109      	bne.n	8004a6e <HAL_TIM_PWM_Start+0x3e>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	bf14      	ite	ne
 8004a66:	2301      	movne	r3, #1
 8004a68:	2300      	moveq	r3, #0
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	e02f      	b.n	8004ace <HAL_TIM_PWM_Start+0x9e>
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d109      	bne.n	8004a88 <HAL_TIM_PWM_Start+0x58>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	bf14      	ite	ne
 8004a80:	2301      	movne	r3, #1
 8004a82:	2300      	moveq	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	e022      	b.n	8004ace <HAL_TIM_PWM_Start+0x9e>
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	2b0c      	cmp	r3, #12
 8004a8c:	d109      	bne.n	8004aa2 <HAL_TIM_PWM_Start+0x72>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	bf14      	ite	ne
 8004a9a:	2301      	movne	r3, #1
 8004a9c:	2300      	moveq	r3, #0
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	e015      	b.n	8004ace <HAL_TIM_PWM_Start+0x9e>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2b10      	cmp	r3, #16
 8004aa6:	d109      	bne.n	8004abc <HAL_TIM_PWM_Start+0x8c>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	bf14      	ite	ne
 8004ab4:	2301      	movne	r3, #1
 8004ab6:	2300      	moveq	r3, #0
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	e008      	b.n	8004ace <HAL_TIM_PWM_Start+0x9e>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	bf14      	ite	ne
 8004ac8:	2301      	movne	r3, #1
 8004aca:	2300      	moveq	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e097      	b.n	8004c06 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d104      	bne.n	8004ae6 <HAL_TIM_PWM_Start+0xb6>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ae4:	e023      	b.n	8004b2e <HAL_TIM_PWM_Start+0xfe>
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d104      	bne.n	8004af6 <HAL_TIM_PWM_Start+0xc6>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2202      	movs	r2, #2
 8004af0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004af4:	e01b      	b.n	8004b2e <HAL_TIM_PWM_Start+0xfe>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d104      	bne.n	8004b06 <HAL_TIM_PWM_Start+0xd6>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b04:	e013      	b.n	8004b2e <HAL_TIM_PWM_Start+0xfe>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b0c      	cmp	r3, #12
 8004b0a:	d104      	bne.n	8004b16 <HAL_TIM_PWM_Start+0xe6>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b14:	e00b      	b.n	8004b2e <HAL_TIM_PWM_Start+0xfe>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	2b10      	cmp	r3, #16
 8004b1a:	d104      	bne.n	8004b26 <HAL_TIM_PWM_Start+0xf6>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2202      	movs	r2, #2
 8004b20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b24:	e003      	b.n	8004b2e <HAL_TIM_PWM_Start+0xfe>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2202      	movs	r2, #2
 8004b2a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2201      	movs	r2, #1
 8004b34:	6839      	ldr	r1, [r7, #0]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f001 f852 	bl	8005be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a33      	ldr	r2, [pc, #204]	; (8004c10 <HAL_TIM_PWM_Start+0x1e0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d013      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x13e>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a32      	ldr	r2, [pc, #200]	; (8004c14 <HAL_TIM_PWM_Start+0x1e4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00e      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x13e>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a30      	ldr	r2, [pc, #192]	; (8004c18 <HAL_TIM_PWM_Start+0x1e8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d009      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x13e>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a2f      	ldr	r2, [pc, #188]	; (8004c1c <HAL_TIM_PWM_Start+0x1ec>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d004      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x13e>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a2d      	ldr	r2, [pc, #180]	; (8004c20 <HAL_TIM_PWM_Start+0x1f0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d101      	bne.n	8004b72 <HAL_TIM_PWM_Start+0x142>
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e000      	b.n	8004b74 <HAL_TIM_PWM_Start+0x144>
 8004b72:	2300      	movs	r3, #0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d007      	beq.n	8004b88 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b86:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a20      	ldr	r2, [pc, #128]	; (8004c10 <HAL_TIM_PWM_Start+0x1e0>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d018      	beq.n	8004bc4 <HAL_TIM_PWM_Start+0x194>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b9a:	d013      	beq.n	8004bc4 <HAL_TIM_PWM_Start+0x194>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a20      	ldr	r2, [pc, #128]	; (8004c24 <HAL_TIM_PWM_Start+0x1f4>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d00e      	beq.n	8004bc4 <HAL_TIM_PWM_Start+0x194>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a1f      	ldr	r2, [pc, #124]	; (8004c28 <HAL_TIM_PWM_Start+0x1f8>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d009      	beq.n	8004bc4 <HAL_TIM_PWM_Start+0x194>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a17      	ldr	r2, [pc, #92]	; (8004c14 <HAL_TIM_PWM_Start+0x1e4>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d004      	beq.n	8004bc4 <HAL_TIM_PWM_Start+0x194>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a16      	ldr	r2, [pc, #88]	; (8004c18 <HAL_TIM_PWM_Start+0x1e8>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d115      	bne.n	8004bf0 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689a      	ldr	r2, [r3, #8]
 8004bca:	4b18      	ldr	r3, [pc, #96]	; (8004c2c <HAL_TIM_PWM_Start+0x1fc>)
 8004bcc:	4013      	ands	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b06      	cmp	r3, #6
 8004bd4:	d015      	beq.n	8004c02 <HAL_TIM_PWM_Start+0x1d2>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bdc:	d011      	beq.n	8004c02 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f042 0201 	orr.w	r2, r2, #1
 8004bec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bee:	e008      	b.n	8004c02 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0201 	orr.w	r2, r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	e000      	b.n	8004c04 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40012c00 	.word	0x40012c00
 8004c14:	40013400 	.word	0x40013400
 8004c18:	40014000 	.word	0x40014000
 8004c1c:	40014400 	.word	0x40014400
 8004c20:	40014800 	.word	0x40014800
 8004c24:	40000400 	.word	0x40000400
 8004c28:	40000800 	.word	0x40000800
 8004c2c:	00010007 	.word	0x00010007

08004c30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d122      	bne.n	8004c8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d11b      	bne.n	8004c8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0202 	mvn.w	r2, #2
 8004c5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 fb74 	bl	8005360 <HAL_TIM_IC_CaptureCallback>
 8004c78:	e005      	b.n	8004c86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 fb66 	bl	800534c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 fb77 	bl	8005374 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f003 0304 	and.w	r3, r3, #4
 8004c96:	2b04      	cmp	r3, #4
 8004c98:	d122      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	2b04      	cmp	r3, #4
 8004ca6:	d11b      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f06f 0204 	mvn.w	r2, #4
 8004cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 fb4a 	bl	8005360 <HAL_TIM_IC_CaptureCallback>
 8004ccc:	e005      	b.n	8004cda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 fb3c 	bl	800534c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 fb4d 	bl	8005374 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	f003 0308 	and.w	r3, r3, #8
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d122      	bne.n	8004d34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f003 0308 	and.w	r3, r3, #8
 8004cf8:	2b08      	cmp	r3, #8
 8004cfa:	d11b      	bne.n	8004d34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f06f 0208 	mvn.w	r2, #8
 8004d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2204      	movs	r2, #4
 8004d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	69db      	ldr	r3, [r3, #28]
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 fb20 	bl	8005360 <HAL_TIM_IC_CaptureCallback>
 8004d20:	e005      	b.n	8004d2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 fb12 	bl	800534c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 fb23 	bl	8005374 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	f003 0310 	and.w	r3, r3, #16
 8004d3e:	2b10      	cmp	r3, #16
 8004d40:	d122      	bne.n	8004d88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	f003 0310 	and.w	r3, r3, #16
 8004d4c:	2b10      	cmp	r3, #16
 8004d4e:	d11b      	bne.n	8004d88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f06f 0210 	mvn.w	r2, #16
 8004d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2208      	movs	r2, #8
 8004d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	69db      	ldr	r3, [r3, #28]
 8004d66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 faf6 	bl	8005360 <HAL_TIM_IC_CaptureCallback>
 8004d74:	e005      	b.n	8004d82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 fae8 	bl	800534c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 faf9 	bl	8005374 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d10e      	bne.n	8004db4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d107      	bne.n	8004db4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f06f 0201 	mvn.w	r2, #1
 8004dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7fc f906 	bl	8000fc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dbe:	2b80      	cmp	r3, #128	; 0x80
 8004dc0:	d10e      	bne.n	8004de0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dcc:	2b80      	cmp	r3, #128	; 0x80
 8004dce:	d107      	bne.n	8004de0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f001 f852 	bl	8005e84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dee:	d10e      	bne.n	8004e0e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dfa:	2b80      	cmp	r3, #128	; 0x80
 8004dfc:	d107      	bne.n	8004e0e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f001 f845 	bl	8005e98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e18:	2b40      	cmp	r3, #64	; 0x40
 8004e1a:	d10e      	bne.n	8004e3a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e26:	2b40      	cmp	r3, #64	; 0x40
 8004e28:	d107      	bne.n	8004e3a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 faa7 	bl	8005388 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	f003 0320 	and.w	r3, r3, #32
 8004e44:	2b20      	cmp	r3, #32
 8004e46:	d10e      	bne.n	8004e66 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f003 0320 	and.w	r3, r3, #32
 8004e52:	2b20      	cmp	r3, #32
 8004e54:	d107      	bne.n	8004e66 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f06f 0220 	mvn.w	r2, #32
 8004e5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f001 f805 	bl	8005e70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e74:	d10f      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e84:	d107      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f001 f80b 	bl	8005eac <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ea0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ea4:	d10f      	bne.n	8004ec6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004eb0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004eb4:	d107      	bne.n	8004ec6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 fffd 	bl	8005ec0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ed0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ed4:	d10f      	bne.n	8004ef6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ee0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ee4:	d107      	bne.n	8004ef6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004eee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 ffef 	bl	8005ed4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f04:	d10f      	bne.n	8004f26 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f10:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f14:	d107      	bne.n	8004f26 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004f1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 ffe1 	bl	8005ee8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f26:	bf00      	nop
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d101      	bne.n	8004f4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	e0ff      	b.n	800514e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b14      	cmp	r3, #20
 8004f5a:	f200 80f0 	bhi.w	800513e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004f5e:	a201      	add	r2, pc, #4	; (adr r2, 8004f64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f64:	08004fb9 	.word	0x08004fb9
 8004f68:	0800513f 	.word	0x0800513f
 8004f6c:	0800513f 	.word	0x0800513f
 8004f70:	0800513f 	.word	0x0800513f
 8004f74:	08004ff9 	.word	0x08004ff9
 8004f78:	0800513f 	.word	0x0800513f
 8004f7c:	0800513f 	.word	0x0800513f
 8004f80:	0800513f 	.word	0x0800513f
 8004f84:	0800503b 	.word	0x0800503b
 8004f88:	0800513f 	.word	0x0800513f
 8004f8c:	0800513f 	.word	0x0800513f
 8004f90:	0800513f 	.word	0x0800513f
 8004f94:	0800507b 	.word	0x0800507b
 8004f98:	0800513f 	.word	0x0800513f
 8004f9c:	0800513f 	.word	0x0800513f
 8004fa0:	0800513f 	.word	0x0800513f
 8004fa4:	080050bd 	.word	0x080050bd
 8004fa8:	0800513f 	.word	0x0800513f
 8004fac:	0800513f 	.word	0x0800513f
 8004fb0:	0800513f 	.word	0x0800513f
 8004fb4:	080050fd 	.word	0x080050fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68b9      	ldr	r1, [r7, #8]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fa7c 	bl	80054bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699a      	ldr	r2, [r3, #24]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0208 	orr.w	r2, r2, #8
 8004fd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	699a      	ldr	r2, [r3, #24]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 0204 	bic.w	r2, r2, #4
 8004fe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6999      	ldr	r1, [r3, #24]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	691a      	ldr	r2, [r3, #16]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	619a      	str	r2, [r3, #24]
      break;
 8004ff6:	e0a5      	b.n	8005144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68b9      	ldr	r1, [r7, #8]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f000 faec 	bl	80055dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	699a      	ldr	r2, [r3, #24]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	699a      	ldr	r2, [r3, #24]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	6999      	ldr	r1, [r3, #24]
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	021a      	lsls	r2, r3, #8
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	430a      	orrs	r2, r1
 8005036:	619a      	str	r2, [r3, #24]
      break;
 8005038:	e084      	b.n	8005144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68b9      	ldr	r1, [r7, #8]
 8005040:	4618      	mov	r0, r3
 8005042:	f000 fb55 	bl	80056f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	69da      	ldr	r2, [r3, #28]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f042 0208 	orr.w	r2, r2, #8
 8005054:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	69da      	ldr	r2, [r3, #28]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f022 0204 	bic.w	r2, r2, #4
 8005064:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	69d9      	ldr	r1, [r3, #28]
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	691a      	ldr	r2, [r3, #16]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	430a      	orrs	r2, r1
 8005076:	61da      	str	r2, [r3, #28]
      break;
 8005078:	e064      	b.n	8005144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68b9      	ldr	r1, [r7, #8]
 8005080:	4618      	mov	r0, r3
 8005082:	f000 fbbd 	bl	8005800 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	69da      	ldr	r2, [r3, #28]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005094:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	69da      	ldr	r2, [r3, #28]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	69d9      	ldr	r1, [r3, #28]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	021a      	lsls	r2, r3, #8
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	430a      	orrs	r2, r1
 80050b8:	61da      	str	r2, [r3, #28]
      break;
 80050ba:	e043      	b.n	8005144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68b9      	ldr	r1, [r7, #8]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f000 fc26 	bl	8005914 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0208 	orr.w	r2, r2, #8
 80050d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f022 0204 	bic.w	r2, r2, #4
 80050e6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	691a      	ldr	r2, [r3, #16]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80050fa:	e023      	b.n	8005144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68b9      	ldr	r1, [r7, #8]
 8005102:	4618      	mov	r0, r3
 8005104:	f000 fc6a 	bl	80059dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005116:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005126:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	021a      	lsls	r2, r3, #8
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800513c:	e002      	b.n	8005144 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	75fb      	strb	r3, [r7, #23]
      break;
 8005142:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800514c:	7dfb      	ldrb	r3, [r7, #23]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop

08005158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005162:	2300      	movs	r3, #0
 8005164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800516c:	2b01      	cmp	r3, #1
 800516e:	d101      	bne.n	8005174 <HAL_TIM_ConfigClockSource+0x1c>
 8005170:	2302      	movs	r3, #2
 8005172:	e0de      	b.n	8005332 <HAL_TIM_ConfigClockSource+0x1da>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005192:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800519e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a63      	ldr	r2, [pc, #396]	; (800533c <HAL_TIM_ConfigClockSource+0x1e4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	f000 80a9 	beq.w	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 80051b4:	4a61      	ldr	r2, [pc, #388]	; (800533c <HAL_TIM_ConfigClockSource+0x1e4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	f200 80ae 	bhi.w	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 80051bc:	4a60      	ldr	r2, [pc, #384]	; (8005340 <HAL_TIM_ConfigClockSource+0x1e8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	f000 80a1 	beq.w	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 80051c4:	4a5e      	ldr	r2, [pc, #376]	; (8005340 <HAL_TIM_ConfigClockSource+0x1e8>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	f200 80a6 	bhi.w	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 80051cc:	4a5d      	ldr	r2, [pc, #372]	; (8005344 <HAL_TIM_ConfigClockSource+0x1ec>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	f000 8099 	beq.w	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 80051d4:	4a5b      	ldr	r2, [pc, #364]	; (8005344 <HAL_TIM_ConfigClockSource+0x1ec>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	f200 809e 	bhi.w	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 80051dc:	4a5a      	ldr	r2, [pc, #360]	; (8005348 <HAL_TIM_ConfigClockSource+0x1f0>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	f000 8091 	beq.w	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 80051e4:	4a58      	ldr	r2, [pc, #352]	; (8005348 <HAL_TIM_ConfigClockSource+0x1f0>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	f200 8096 	bhi.w	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 80051ec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80051f0:	f000 8089 	beq.w	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 80051f4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80051f8:	f200 808e 	bhi.w	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 80051fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005200:	d03e      	beq.n	8005280 <HAL_TIM_ConfigClockSource+0x128>
 8005202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005206:	f200 8087 	bhi.w	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 800520a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800520e:	f000 8086 	beq.w	800531e <HAL_TIM_ConfigClockSource+0x1c6>
 8005212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005216:	d87f      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 8005218:	2b70      	cmp	r3, #112	; 0x70
 800521a:	d01a      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0xfa>
 800521c:	2b70      	cmp	r3, #112	; 0x70
 800521e:	d87b      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 8005220:	2b60      	cmp	r3, #96	; 0x60
 8005222:	d050      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x16e>
 8005224:	2b60      	cmp	r3, #96	; 0x60
 8005226:	d877      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 8005228:	2b50      	cmp	r3, #80	; 0x50
 800522a:	d03c      	beq.n	80052a6 <HAL_TIM_ConfigClockSource+0x14e>
 800522c:	2b50      	cmp	r3, #80	; 0x50
 800522e:	d873      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 8005230:	2b40      	cmp	r3, #64	; 0x40
 8005232:	d058      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x18e>
 8005234:	2b40      	cmp	r3, #64	; 0x40
 8005236:	d86f      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 8005238:	2b30      	cmp	r3, #48	; 0x30
 800523a:	d064      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 800523c:	2b30      	cmp	r3, #48	; 0x30
 800523e:	d86b      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 8005240:	2b20      	cmp	r3, #32
 8005242:	d060      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 8005244:	2b20      	cmp	r3, #32
 8005246:	d867      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
 8005248:	2b00      	cmp	r3, #0
 800524a:	d05c      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 800524c:	2b10      	cmp	r3, #16
 800524e:	d05a      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x1ae>
 8005250:	e062      	b.n	8005318 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6818      	ldr	r0, [r3, #0]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	6899      	ldr	r1, [r3, #8]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f000 fc9d 	bl	8005ba0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005274:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	609a      	str	r2, [r3, #8]
      break;
 800527e:	e04f      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6818      	ldr	r0, [r3, #0]
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	6899      	ldr	r1, [r3, #8]
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f000 fc86 	bl	8005ba0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689a      	ldr	r2, [r3, #8]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052a2:	609a      	str	r2, [r3, #8]
      break;
 80052a4:	e03c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6818      	ldr	r0, [r3, #0]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6859      	ldr	r1, [r3, #4]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	461a      	mov	r2, r3
 80052b4:	f000 fbf8 	bl	8005aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2150      	movs	r1, #80	; 0x50
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fc51 	bl	8005b66 <TIM_ITRx_SetConfig>
      break;
 80052c4:	e02c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6818      	ldr	r0, [r3, #0]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	6859      	ldr	r1, [r3, #4]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	461a      	mov	r2, r3
 80052d4:	f000 fc17 	bl	8005b06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2160      	movs	r1, #96	; 0x60
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fc41 	bl	8005b66 <TIM_ITRx_SetConfig>
      break;
 80052e4:	e01c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6859      	ldr	r1, [r3, #4]
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	461a      	mov	r2, r3
 80052f4:	f000 fbd8 	bl	8005aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2140      	movs	r1, #64	; 0x40
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fc31 	bl	8005b66 <TIM_ITRx_SetConfig>
      break;
 8005304:	e00c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4619      	mov	r1, r3
 8005310:	4610      	mov	r0, r2
 8005312:	f000 fc28 	bl	8005b66 <TIM_ITRx_SetConfig>
      break;
 8005316:	e003      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
      break;
 800531c:	e000      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800531e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005330:	7bfb      	ldrb	r3, [r7, #15]
}
 8005332:	4618      	mov	r0, r3
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	00100070 	.word	0x00100070
 8005340:	00100040 	.word	0x00100040
 8005344:	00100030 	.word	0x00100030
 8005348:	00100020 	.word	0x00100020

0800534c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a3c      	ldr	r2, [pc, #240]	; (80054a0 <TIM_Base_SetConfig+0x104>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d00f      	beq.n	80053d4 <TIM_Base_SetConfig+0x38>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053ba:	d00b      	beq.n	80053d4 <TIM_Base_SetConfig+0x38>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a39      	ldr	r2, [pc, #228]	; (80054a4 <TIM_Base_SetConfig+0x108>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d007      	beq.n	80053d4 <TIM_Base_SetConfig+0x38>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a38      	ldr	r2, [pc, #224]	; (80054a8 <TIM_Base_SetConfig+0x10c>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d003      	beq.n	80053d4 <TIM_Base_SetConfig+0x38>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a37      	ldr	r2, [pc, #220]	; (80054ac <TIM_Base_SetConfig+0x110>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d108      	bne.n	80053e6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a2d      	ldr	r2, [pc, #180]	; (80054a0 <TIM_Base_SetConfig+0x104>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d01b      	beq.n	8005426 <TIM_Base_SetConfig+0x8a>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053f4:	d017      	beq.n	8005426 <TIM_Base_SetConfig+0x8a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a2a      	ldr	r2, [pc, #168]	; (80054a4 <TIM_Base_SetConfig+0x108>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d013      	beq.n	8005426 <TIM_Base_SetConfig+0x8a>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a29      	ldr	r2, [pc, #164]	; (80054a8 <TIM_Base_SetConfig+0x10c>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d00f      	beq.n	8005426 <TIM_Base_SetConfig+0x8a>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a28      	ldr	r2, [pc, #160]	; (80054ac <TIM_Base_SetConfig+0x110>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d00b      	beq.n	8005426 <TIM_Base_SetConfig+0x8a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a27      	ldr	r2, [pc, #156]	; (80054b0 <TIM_Base_SetConfig+0x114>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d007      	beq.n	8005426 <TIM_Base_SetConfig+0x8a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a26      	ldr	r2, [pc, #152]	; (80054b4 <TIM_Base_SetConfig+0x118>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d003      	beq.n	8005426 <TIM_Base_SetConfig+0x8a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a25      	ldr	r2, [pc, #148]	; (80054b8 <TIM_Base_SetConfig+0x11c>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d108      	bne.n	8005438 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800542c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a10      	ldr	r2, [pc, #64]	; (80054a0 <TIM_Base_SetConfig+0x104>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d00f      	beq.n	8005484 <TIM_Base_SetConfig+0xe8>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a11      	ldr	r2, [pc, #68]	; (80054ac <TIM_Base_SetConfig+0x110>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d00b      	beq.n	8005484 <TIM_Base_SetConfig+0xe8>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a10      	ldr	r2, [pc, #64]	; (80054b0 <TIM_Base_SetConfig+0x114>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d007      	beq.n	8005484 <TIM_Base_SetConfig+0xe8>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a0f      	ldr	r2, [pc, #60]	; (80054b4 <TIM_Base_SetConfig+0x118>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d003      	beq.n	8005484 <TIM_Base_SetConfig+0xe8>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a0e      	ldr	r2, [pc, #56]	; (80054b8 <TIM_Base_SetConfig+0x11c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d103      	bne.n	800548c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	691a      	ldr	r2, [r3, #16]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	615a      	str	r2, [r3, #20]
}
 8005492:	bf00      	nop
 8005494:	3714      	adds	r7, #20
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	40012c00 	.word	0x40012c00
 80054a4:	40000400 	.word	0x40000400
 80054a8:	40000800 	.word	0x40000800
 80054ac:	40013400 	.word	0x40013400
 80054b0:	40014000 	.word	0x40014000
 80054b4:	40014400 	.word	0x40014400
 80054b8:	40014800 	.word	0x40014800

080054bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	f023 0201 	bic.w	r2, r3, #1
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0303 	bic.w	r3, r3, #3
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f023 0302 	bic.w	r3, r3, #2
 8005508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a2c      	ldr	r2, [pc, #176]	; (80055c8 <TIM_OC1_SetConfig+0x10c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d00f      	beq.n	800553c <TIM_OC1_SetConfig+0x80>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a2b      	ldr	r2, [pc, #172]	; (80055cc <TIM_OC1_SetConfig+0x110>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d00b      	beq.n	800553c <TIM_OC1_SetConfig+0x80>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a2a      	ldr	r2, [pc, #168]	; (80055d0 <TIM_OC1_SetConfig+0x114>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d007      	beq.n	800553c <TIM_OC1_SetConfig+0x80>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a29      	ldr	r2, [pc, #164]	; (80055d4 <TIM_OC1_SetConfig+0x118>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d003      	beq.n	800553c <TIM_OC1_SetConfig+0x80>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a28      	ldr	r2, [pc, #160]	; (80055d8 <TIM_OC1_SetConfig+0x11c>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d10c      	bne.n	8005556 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	f023 0308 	bic.w	r3, r3, #8
 8005542:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f023 0304 	bic.w	r3, r3, #4
 8005554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a1b      	ldr	r2, [pc, #108]	; (80055c8 <TIM_OC1_SetConfig+0x10c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d00f      	beq.n	800557e <TIM_OC1_SetConfig+0xc2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a1a      	ldr	r2, [pc, #104]	; (80055cc <TIM_OC1_SetConfig+0x110>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00b      	beq.n	800557e <TIM_OC1_SetConfig+0xc2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a19      	ldr	r2, [pc, #100]	; (80055d0 <TIM_OC1_SetConfig+0x114>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d007      	beq.n	800557e <TIM_OC1_SetConfig+0xc2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a18      	ldr	r2, [pc, #96]	; (80055d4 <TIM_OC1_SetConfig+0x118>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d003      	beq.n	800557e <TIM_OC1_SetConfig+0xc2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a17      	ldr	r2, [pc, #92]	; (80055d8 <TIM_OC1_SetConfig+0x11c>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d111      	bne.n	80055a2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005584:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800558c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	4313      	orrs	r3, r2
 8005596:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	4313      	orrs	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	697a      	ldr	r2, [r7, #20]
 80055ba:	621a      	str	r2, [r3, #32]
}
 80055bc:	bf00      	nop
 80055be:	371c      	adds	r7, #28
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr
 80055c8:	40012c00 	.word	0x40012c00
 80055cc:	40013400 	.word	0x40013400
 80055d0:	40014000 	.word	0x40014000
 80055d4:	40014400 	.word	0x40014400
 80055d8:	40014800 	.word	0x40014800

080055dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055dc:	b480      	push	{r7}
 80055de:	b087      	sub	sp, #28
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a1b      	ldr	r3, [r3, #32]
 80055ea:	f023 0210 	bic.w	r2, r3, #16
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800560a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800560e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005616:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	021b      	lsls	r3, r3, #8
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	4313      	orrs	r3, r2
 8005622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f023 0320 	bic.w	r3, r3, #32
 800562a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a28      	ldr	r2, [pc, #160]	; (80056dc <TIM_OC2_SetConfig+0x100>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d003      	beq.n	8005648 <TIM_OC2_SetConfig+0x6c>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a27      	ldr	r2, [pc, #156]	; (80056e0 <TIM_OC2_SetConfig+0x104>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d10d      	bne.n	8005664 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800564e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	011b      	lsls	r3, r3, #4
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	4313      	orrs	r3, r2
 800565a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005662:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a1d      	ldr	r2, [pc, #116]	; (80056dc <TIM_OC2_SetConfig+0x100>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d00f      	beq.n	800568c <TIM_OC2_SetConfig+0xb0>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a1c      	ldr	r2, [pc, #112]	; (80056e0 <TIM_OC2_SetConfig+0x104>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d00b      	beq.n	800568c <TIM_OC2_SetConfig+0xb0>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a1b      	ldr	r2, [pc, #108]	; (80056e4 <TIM_OC2_SetConfig+0x108>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d007      	beq.n	800568c <TIM_OC2_SetConfig+0xb0>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a1a      	ldr	r2, [pc, #104]	; (80056e8 <TIM_OC2_SetConfig+0x10c>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d003      	beq.n	800568c <TIM_OC2_SetConfig+0xb0>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a19      	ldr	r2, [pc, #100]	; (80056ec <TIM_OC2_SetConfig+0x110>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d113      	bne.n	80056b4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005692:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800569a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	695b      	ldr	r3, [r3, #20]
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	621a      	str	r2, [r3, #32]
}
 80056ce:	bf00      	nop
 80056d0:	371c      	adds	r7, #28
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	40012c00 	.word	0x40012c00
 80056e0:	40013400 	.word	0x40013400
 80056e4:	40014000 	.word	0x40014000
 80056e8:	40014400 	.word	0x40014400
 80056ec:	40014800 	.word	0x40014800

080056f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a1b      	ldr	r3, [r3, #32]
 80056fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	69db      	ldr	r3, [r3, #28]
 8005716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800571e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f023 0303 	bic.w	r3, r3, #3
 800572a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	4313      	orrs	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800573c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	021b      	lsls	r3, r3, #8
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a27      	ldr	r2, [pc, #156]	; (80057ec <TIM_OC3_SetConfig+0xfc>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d003      	beq.n	800575a <TIM_OC3_SetConfig+0x6a>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a26      	ldr	r2, [pc, #152]	; (80057f0 <TIM_OC3_SetConfig+0x100>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d10d      	bne.n	8005776 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005760:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	021b      	lsls	r3, r3, #8
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	4313      	orrs	r3, r2
 800576c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005774:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a1c      	ldr	r2, [pc, #112]	; (80057ec <TIM_OC3_SetConfig+0xfc>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d00f      	beq.n	800579e <TIM_OC3_SetConfig+0xae>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a1b      	ldr	r2, [pc, #108]	; (80057f0 <TIM_OC3_SetConfig+0x100>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00b      	beq.n	800579e <TIM_OC3_SetConfig+0xae>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a1a      	ldr	r2, [pc, #104]	; (80057f4 <TIM_OC3_SetConfig+0x104>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d007      	beq.n	800579e <TIM_OC3_SetConfig+0xae>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a19      	ldr	r2, [pc, #100]	; (80057f8 <TIM_OC3_SetConfig+0x108>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d003      	beq.n	800579e <TIM_OC3_SetConfig+0xae>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a18      	ldr	r2, [pc, #96]	; (80057fc <TIM_OC3_SetConfig+0x10c>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d113      	bne.n	80057c6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	011b      	lsls	r3, r3, #4
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	697a      	ldr	r2, [r7, #20]
 80057de:	621a      	str	r2, [r3, #32]
}
 80057e0:	bf00      	nop
 80057e2:	371c      	adds	r7, #28
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	40012c00 	.word	0x40012c00
 80057f0:	40013400 	.word	0x40013400
 80057f4:	40014000 	.word	0x40014000
 80057f8:	40014400 	.word	0x40014400
 80057fc:	40014800 	.word	0x40014800

08005800 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005800:	b480      	push	{r7}
 8005802:	b087      	sub	sp, #28
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800582e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800583a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	021b      	lsls	r3, r3, #8
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	4313      	orrs	r3, r2
 8005846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800584e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	031b      	lsls	r3, r3, #12
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	4313      	orrs	r3, r2
 800585a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a28      	ldr	r2, [pc, #160]	; (8005900 <TIM_OC4_SetConfig+0x100>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d003      	beq.n	800586c <TIM_OC4_SetConfig+0x6c>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a27      	ldr	r2, [pc, #156]	; (8005904 <TIM_OC4_SetConfig+0x104>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d10d      	bne.n	8005888 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	031b      	lsls	r3, r3, #12
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	4313      	orrs	r3, r2
 800587e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005886:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a1d      	ldr	r2, [pc, #116]	; (8005900 <TIM_OC4_SetConfig+0x100>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00f      	beq.n	80058b0 <TIM_OC4_SetConfig+0xb0>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a1c      	ldr	r2, [pc, #112]	; (8005904 <TIM_OC4_SetConfig+0x104>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d00b      	beq.n	80058b0 <TIM_OC4_SetConfig+0xb0>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a1b      	ldr	r2, [pc, #108]	; (8005908 <TIM_OC4_SetConfig+0x108>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d007      	beq.n	80058b0 <TIM_OC4_SetConfig+0xb0>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a1a      	ldr	r2, [pc, #104]	; (800590c <TIM_OC4_SetConfig+0x10c>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d003      	beq.n	80058b0 <TIM_OC4_SetConfig+0xb0>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a19      	ldr	r2, [pc, #100]	; (8005910 <TIM_OC4_SetConfig+0x110>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d113      	bne.n	80058d8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058b6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80058be:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	695b      	ldr	r3, [r3, #20]
 80058c4:	019b      	lsls	r3, r3, #6
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	019b      	lsls	r3, r3, #6
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	621a      	str	r2, [r3, #32]
}
 80058f2:	bf00      	nop
 80058f4:	371c      	adds	r7, #28
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40013400 	.word	0x40013400
 8005908:	40014000 	.word	0x40014000
 800590c:	40014400 	.word	0x40014400
 8005910:	40014800 	.word	0x40014800

08005914 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800593a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	4313      	orrs	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005958:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	041b      	lsls	r3, r3, #16
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	4313      	orrs	r3, r2
 8005964:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a17      	ldr	r2, [pc, #92]	; (80059c8 <TIM_OC5_SetConfig+0xb4>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d00f      	beq.n	800598e <TIM_OC5_SetConfig+0x7a>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a16      	ldr	r2, [pc, #88]	; (80059cc <TIM_OC5_SetConfig+0xb8>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d00b      	beq.n	800598e <TIM_OC5_SetConfig+0x7a>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a15      	ldr	r2, [pc, #84]	; (80059d0 <TIM_OC5_SetConfig+0xbc>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d007      	beq.n	800598e <TIM_OC5_SetConfig+0x7a>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a14      	ldr	r2, [pc, #80]	; (80059d4 <TIM_OC5_SetConfig+0xc0>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d003      	beq.n	800598e <TIM_OC5_SetConfig+0x7a>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a13      	ldr	r2, [pc, #76]	; (80059d8 <TIM_OC5_SetConfig+0xc4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d109      	bne.n	80059a2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005994:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	021b      	lsls	r3, r3, #8
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	685a      	ldr	r2, [r3, #4]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	621a      	str	r2, [r3, #32]
}
 80059bc:	bf00      	nop
 80059be:	371c      	adds	r7, #28
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr
 80059c8:	40012c00 	.word	0x40012c00
 80059cc:	40013400 	.word	0x40013400
 80059d0:	40014000 	.word	0x40014000
 80059d4:	40014400 	.word	0x40014400
 80059d8:	40014800 	.word	0x40014800

080059dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80059dc:	b480      	push	{r7}
 80059de:	b087      	sub	sp, #28
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a1b      	ldr	r3, [r3, #32]
 80059ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	021b      	lsls	r3, r3, #8
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	051b      	lsls	r3, r3, #20
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a18      	ldr	r2, [pc, #96]	; (8005a94 <TIM_OC6_SetConfig+0xb8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00f      	beq.n	8005a58 <TIM_OC6_SetConfig+0x7c>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a17      	ldr	r2, [pc, #92]	; (8005a98 <TIM_OC6_SetConfig+0xbc>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d00b      	beq.n	8005a58 <TIM_OC6_SetConfig+0x7c>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a16      	ldr	r2, [pc, #88]	; (8005a9c <TIM_OC6_SetConfig+0xc0>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d007      	beq.n	8005a58 <TIM_OC6_SetConfig+0x7c>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a15      	ldr	r2, [pc, #84]	; (8005aa0 <TIM_OC6_SetConfig+0xc4>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d003      	beq.n	8005a58 <TIM_OC6_SetConfig+0x7c>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a14      	ldr	r2, [pc, #80]	; (8005aa4 <TIM_OC6_SetConfig+0xc8>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d109      	bne.n	8005a6c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	695b      	ldr	r3, [r3, #20]
 8005a64:	029b      	lsls	r3, r3, #10
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	621a      	str	r2, [r3, #32]
}
 8005a86:	bf00      	nop
 8005a88:	371c      	adds	r7, #28
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	40012c00 	.word	0x40012c00
 8005a98:	40013400 	.word	0x40013400
 8005a9c:	40014000 	.word	0x40014000
 8005aa0:	40014400 	.word	0x40014400
 8005aa4:	40014800 	.word	0x40014800

08005aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	f023 0201 	bic.w	r2, r3, #1
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f023 030a 	bic.w	r3, r3, #10
 8005ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	621a      	str	r2, [r3, #32]
}
 8005afa:	bf00      	nop
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b087      	sub	sp, #28
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	60f8      	str	r0, [r7, #12]
 8005b0e:	60b9      	str	r1, [r7, #8]
 8005b10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	f023 0210 	bic.w	r2, r3, #16
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a1b      	ldr	r3, [r3, #32]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	031b      	lsls	r3, r3, #12
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	011b      	lsls	r3, r3, #4
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	621a      	str	r2, [r3, #32]
}
 8005b5a:	bf00      	nop
 8005b5c:	371c      	adds	r7, #28
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b66:	b480      	push	{r7}
 8005b68:	b085      	sub	sp, #20
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
 8005b6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005b7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b82:	683a      	ldr	r2, [r7, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f043 0307 	orr.w	r3, r3, #7
 8005b8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	609a      	str	r2, [r3, #8]
}
 8005b94:	bf00      	nop
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	021a      	lsls	r2, r3, #8
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	371c      	adds	r7, #28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f003 031f 	and.w	r3, r3, #31
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a1a      	ldr	r2, [r3, #32]
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	43db      	mvns	r3, r3
 8005c02:	401a      	ands	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a1a      	ldr	r2, [r3, #32]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	f003 031f 	and.w	r3, r3, #31
 8005c12:	6879      	ldr	r1, [r7, #4]
 8005c14:	fa01 f303 	lsl.w	r3, r1, r3
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	621a      	str	r2, [r3, #32]
}
 8005c1e:	bf00      	nop
 8005c20:	371c      	adds	r7, #28
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
	...

08005c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d101      	bne.n	8005c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c40:	2302      	movs	r3, #2
 8005c42:	e065      	b.n	8005d10 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a2c      	ldr	r2, [pc, #176]	; (8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d004      	beq.n	8005c78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a2b      	ldr	r2, [pc, #172]	; (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d108      	bne.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005c90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68fa      	ldr	r2, [r7, #12]
 8005ca6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a1b      	ldr	r2, [pc, #108]	; (8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d018      	beq.n	8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cba:	d013      	beq.n	8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a18      	ldr	r2, [pc, #96]	; (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d00e      	beq.n	8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a17      	ldr	r2, [pc, #92]	; (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d009      	beq.n	8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a12      	ldr	r2, [pc, #72]	; (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d004      	beq.n	8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a13      	ldr	r2, [pc, #76]	; (8005d2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d10c      	bne.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr
 8005d1c:	40012c00 	.word	0x40012c00
 8005d20:	40013400 	.word	0x40013400
 8005d24:	40000400 	.word	0x40000400
 8005d28:	40000800 	.word	0x40000800
 8005d2c:	40014000 	.word	0x40014000

08005d30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b085      	sub	sp, #20
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d101      	bne.n	8005d4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	e087      	b.n	8005e5c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db2:	4313      	orrs	r3, r2
 8005db4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	041b      	lsls	r3, r3, #16
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a27      	ldr	r2, [pc, #156]	; (8005e68 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d004      	beq.n	8005dda <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a25      	ldr	r2, [pc, #148]	; (8005e6c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d106      	bne.n	8005de8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	69db      	ldr	r3, [r3, #28]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a1e      	ldr	r2, [pc, #120]	; (8005e68 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d004      	beq.n	8005dfc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a1d      	ldr	r2, [pc, #116]	; (8005e6c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d126      	bne.n	8005e4a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e06:	051b      	lsls	r3, r3, #20
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e24:	4313      	orrs	r3, r2
 8005e26:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a0e      	ldr	r2, [pc, #56]	; (8005e68 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d004      	beq.n	8005e3c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a0d      	ldr	r2, [pc, #52]	; (8005e6c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d106      	bne.n	8005e4a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e46:	4313      	orrs	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	40012c00 	.word	0x40012c00
 8005e6c:	40013400 	.word	0x40013400

08005e70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e042      	b.n	8005f94 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d106      	bne.n	8005f26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7fb fd9f 	bl	8001a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2224      	movs	r2, #36	; 0x24
 8005f2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f022 0201 	bic.w	r2, r2, #1
 8005f3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f8c2 	bl	80060c8 <UART_SetConfig>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d101      	bne.n	8005f4e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e022      	b.n	8005f94 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 fb82 	bl	8006660 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689a      	ldr	r2, [r3, #8]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0201 	orr.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fc09 	bl	80067a4 <UART_CheckIdleState>
 8005f92:	4603      	mov	r3, r0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3708      	adds	r7, #8
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08a      	sub	sp, #40	; 0x28
 8005fa0:	af02      	add	r7, sp, #8
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	603b      	str	r3, [r7, #0]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fb2:	2b20      	cmp	r3, #32
 8005fb4:	f040 8083 	bne.w	80060be <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d002      	beq.n	8005fc4 <HAL_UART_Transmit+0x28>
 8005fbe:	88fb      	ldrh	r3, [r7, #6]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e07b      	b.n	80060c0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d101      	bne.n	8005fd6 <HAL_UART_Transmit+0x3a>
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	e074      	b.n	80060c0 <HAL_UART_Transmit+0x124>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2221      	movs	r2, #33	; 0x21
 8005fea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fee:	f7fb ff2b 	bl	8001e48 <HAL_GetTick>
 8005ff2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	88fa      	ldrh	r2, [r7, #6]
 8005ff8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	88fa      	ldrh	r2, [r7, #6]
 8006000:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800600c:	d108      	bne.n	8006020 <HAL_UART_Transmit+0x84>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d104      	bne.n	8006020 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006016:	2300      	movs	r3, #0
 8006018:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	61bb      	str	r3, [r7, #24]
 800601e:	e003      	b.n	8006028 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006024:	2300      	movs	r3, #0
 8006026:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006030:	e02c      	b.n	800608c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	2200      	movs	r2, #0
 800603a:	2180      	movs	r1, #128	; 0x80
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 fbfc 	bl	800683a <UART_WaitOnFlagUntilTimeout>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e039      	b.n	80060c0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10b      	bne.n	800606a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	881b      	ldrh	r3, [r3, #0]
 8006056:	461a      	mov	r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006060:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	3302      	adds	r3, #2
 8006066:	61bb      	str	r3, [r7, #24]
 8006068:	e007      	b.n	800607a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	781a      	ldrb	r2, [r3, #0]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	3301      	adds	r3, #1
 8006078:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006092:	b29b      	uxth	r3, r3
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1cc      	bne.n	8006032 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	9300      	str	r3, [sp, #0]
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	2200      	movs	r2, #0
 80060a0:	2140      	movs	r1, #64	; 0x40
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 fbc9 	bl	800683a <UART_WaitOnFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e006      	b.n	80060c0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e000      	b.n	80060c0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80060be:	2302      	movs	r3, #2
  }
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3720      	adds	r7, #32
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060cc:	b08c      	sub	sp, #48	; 0x30
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060d2:	2300      	movs	r3, #0
 80060d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	689a      	ldr	r2, [r3, #8]
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	431a      	orrs	r2, r3
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	431a      	orrs	r2, r3
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	69db      	ldr	r3, [r3, #28]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	4bab      	ldr	r3, [pc, #684]	; (80063a4 <UART_SetConfig+0x2dc>)
 80060f8:	4013      	ands	r3, r2
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	6812      	ldr	r2, [r2, #0]
 80060fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006100:	430b      	orrs	r3, r1
 8006102:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	430a      	orrs	r2, r1
 8006118:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4aa0      	ldr	r2, [pc, #640]	; (80063a8 <UART_SetConfig+0x2e0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d004      	beq.n	8006134 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006130:	4313      	orrs	r3, r2
 8006132:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800613e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	6812      	ldr	r2, [r2, #0]
 8006146:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006148:	430b      	orrs	r3, r1
 800614a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006152:	f023 010f 	bic.w	r1, r3, #15
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	430a      	orrs	r2, r1
 8006160:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a91      	ldr	r2, [pc, #580]	; (80063ac <UART_SetConfig+0x2e4>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d125      	bne.n	80061b8 <UART_SetConfig+0xf0>
 800616c:	4b90      	ldr	r3, [pc, #576]	; (80063b0 <UART_SetConfig+0x2e8>)
 800616e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006172:	f003 0303 	and.w	r3, r3, #3
 8006176:	2b03      	cmp	r3, #3
 8006178:	d81a      	bhi.n	80061b0 <UART_SetConfig+0xe8>
 800617a:	a201      	add	r2, pc, #4	; (adr r2, 8006180 <UART_SetConfig+0xb8>)
 800617c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006180:	08006191 	.word	0x08006191
 8006184:	080061a1 	.word	0x080061a1
 8006188:	08006199 	.word	0x08006199
 800618c:	080061a9 	.word	0x080061a9
 8006190:	2301      	movs	r3, #1
 8006192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006196:	e0d6      	b.n	8006346 <UART_SetConfig+0x27e>
 8006198:	2302      	movs	r3, #2
 800619a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800619e:	e0d2      	b.n	8006346 <UART_SetConfig+0x27e>
 80061a0:	2304      	movs	r3, #4
 80061a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061a6:	e0ce      	b.n	8006346 <UART_SetConfig+0x27e>
 80061a8:	2308      	movs	r3, #8
 80061aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061ae:	e0ca      	b.n	8006346 <UART_SetConfig+0x27e>
 80061b0:	2310      	movs	r3, #16
 80061b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061b6:	e0c6      	b.n	8006346 <UART_SetConfig+0x27e>
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a7d      	ldr	r2, [pc, #500]	; (80063b4 <UART_SetConfig+0x2ec>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d138      	bne.n	8006234 <UART_SetConfig+0x16c>
 80061c2:	4b7b      	ldr	r3, [pc, #492]	; (80063b0 <UART_SetConfig+0x2e8>)
 80061c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c8:	f003 030c 	and.w	r3, r3, #12
 80061cc:	2b0c      	cmp	r3, #12
 80061ce:	d82d      	bhi.n	800622c <UART_SetConfig+0x164>
 80061d0:	a201      	add	r2, pc, #4	; (adr r2, 80061d8 <UART_SetConfig+0x110>)
 80061d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d6:	bf00      	nop
 80061d8:	0800620d 	.word	0x0800620d
 80061dc:	0800622d 	.word	0x0800622d
 80061e0:	0800622d 	.word	0x0800622d
 80061e4:	0800622d 	.word	0x0800622d
 80061e8:	0800621d 	.word	0x0800621d
 80061ec:	0800622d 	.word	0x0800622d
 80061f0:	0800622d 	.word	0x0800622d
 80061f4:	0800622d 	.word	0x0800622d
 80061f8:	08006215 	.word	0x08006215
 80061fc:	0800622d 	.word	0x0800622d
 8006200:	0800622d 	.word	0x0800622d
 8006204:	0800622d 	.word	0x0800622d
 8006208:	08006225 	.word	0x08006225
 800620c:	2300      	movs	r3, #0
 800620e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006212:	e098      	b.n	8006346 <UART_SetConfig+0x27e>
 8006214:	2302      	movs	r3, #2
 8006216:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800621a:	e094      	b.n	8006346 <UART_SetConfig+0x27e>
 800621c:	2304      	movs	r3, #4
 800621e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006222:	e090      	b.n	8006346 <UART_SetConfig+0x27e>
 8006224:	2308      	movs	r3, #8
 8006226:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800622a:	e08c      	b.n	8006346 <UART_SetConfig+0x27e>
 800622c:	2310      	movs	r3, #16
 800622e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006232:	e088      	b.n	8006346 <UART_SetConfig+0x27e>
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a5f      	ldr	r2, [pc, #380]	; (80063b8 <UART_SetConfig+0x2f0>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d125      	bne.n	800628a <UART_SetConfig+0x1c2>
 800623e:	4b5c      	ldr	r3, [pc, #368]	; (80063b0 <UART_SetConfig+0x2e8>)
 8006240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006244:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006248:	2b30      	cmp	r3, #48	; 0x30
 800624a:	d016      	beq.n	800627a <UART_SetConfig+0x1b2>
 800624c:	2b30      	cmp	r3, #48	; 0x30
 800624e:	d818      	bhi.n	8006282 <UART_SetConfig+0x1ba>
 8006250:	2b20      	cmp	r3, #32
 8006252:	d00a      	beq.n	800626a <UART_SetConfig+0x1a2>
 8006254:	2b20      	cmp	r3, #32
 8006256:	d814      	bhi.n	8006282 <UART_SetConfig+0x1ba>
 8006258:	2b00      	cmp	r3, #0
 800625a:	d002      	beq.n	8006262 <UART_SetConfig+0x19a>
 800625c:	2b10      	cmp	r3, #16
 800625e:	d008      	beq.n	8006272 <UART_SetConfig+0x1aa>
 8006260:	e00f      	b.n	8006282 <UART_SetConfig+0x1ba>
 8006262:	2300      	movs	r3, #0
 8006264:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006268:	e06d      	b.n	8006346 <UART_SetConfig+0x27e>
 800626a:	2302      	movs	r3, #2
 800626c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006270:	e069      	b.n	8006346 <UART_SetConfig+0x27e>
 8006272:	2304      	movs	r3, #4
 8006274:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006278:	e065      	b.n	8006346 <UART_SetConfig+0x27e>
 800627a:	2308      	movs	r3, #8
 800627c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006280:	e061      	b.n	8006346 <UART_SetConfig+0x27e>
 8006282:	2310      	movs	r3, #16
 8006284:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006288:	e05d      	b.n	8006346 <UART_SetConfig+0x27e>
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a4b      	ldr	r2, [pc, #300]	; (80063bc <UART_SetConfig+0x2f4>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d125      	bne.n	80062e0 <UART_SetConfig+0x218>
 8006294:	4b46      	ldr	r3, [pc, #280]	; (80063b0 <UART_SetConfig+0x2e8>)
 8006296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800629a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800629e:	2bc0      	cmp	r3, #192	; 0xc0
 80062a0:	d016      	beq.n	80062d0 <UART_SetConfig+0x208>
 80062a2:	2bc0      	cmp	r3, #192	; 0xc0
 80062a4:	d818      	bhi.n	80062d8 <UART_SetConfig+0x210>
 80062a6:	2b80      	cmp	r3, #128	; 0x80
 80062a8:	d00a      	beq.n	80062c0 <UART_SetConfig+0x1f8>
 80062aa:	2b80      	cmp	r3, #128	; 0x80
 80062ac:	d814      	bhi.n	80062d8 <UART_SetConfig+0x210>
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d002      	beq.n	80062b8 <UART_SetConfig+0x1f0>
 80062b2:	2b40      	cmp	r3, #64	; 0x40
 80062b4:	d008      	beq.n	80062c8 <UART_SetConfig+0x200>
 80062b6:	e00f      	b.n	80062d8 <UART_SetConfig+0x210>
 80062b8:	2300      	movs	r3, #0
 80062ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80062be:	e042      	b.n	8006346 <UART_SetConfig+0x27e>
 80062c0:	2302      	movs	r3, #2
 80062c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80062c6:	e03e      	b.n	8006346 <UART_SetConfig+0x27e>
 80062c8:	2304      	movs	r3, #4
 80062ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80062ce:	e03a      	b.n	8006346 <UART_SetConfig+0x27e>
 80062d0:	2308      	movs	r3, #8
 80062d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80062d6:	e036      	b.n	8006346 <UART_SetConfig+0x27e>
 80062d8:	2310      	movs	r3, #16
 80062da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80062de:	e032      	b.n	8006346 <UART_SetConfig+0x27e>
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a30      	ldr	r2, [pc, #192]	; (80063a8 <UART_SetConfig+0x2e0>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d12a      	bne.n	8006340 <UART_SetConfig+0x278>
 80062ea:	4b31      	ldr	r3, [pc, #196]	; (80063b0 <UART_SetConfig+0x2e8>)
 80062ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80062f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80062f8:	d01a      	beq.n	8006330 <UART_SetConfig+0x268>
 80062fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80062fe:	d81b      	bhi.n	8006338 <UART_SetConfig+0x270>
 8006300:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006304:	d00c      	beq.n	8006320 <UART_SetConfig+0x258>
 8006306:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800630a:	d815      	bhi.n	8006338 <UART_SetConfig+0x270>
 800630c:	2b00      	cmp	r3, #0
 800630e:	d003      	beq.n	8006318 <UART_SetConfig+0x250>
 8006310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006314:	d008      	beq.n	8006328 <UART_SetConfig+0x260>
 8006316:	e00f      	b.n	8006338 <UART_SetConfig+0x270>
 8006318:	2300      	movs	r3, #0
 800631a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800631e:	e012      	b.n	8006346 <UART_SetConfig+0x27e>
 8006320:	2302      	movs	r3, #2
 8006322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006326:	e00e      	b.n	8006346 <UART_SetConfig+0x27e>
 8006328:	2304      	movs	r3, #4
 800632a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800632e:	e00a      	b.n	8006346 <UART_SetConfig+0x27e>
 8006330:	2308      	movs	r3, #8
 8006332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006336:	e006      	b.n	8006346 <UART_SetConfig+0x27e>
 8006338:	2310      	movs	r3, #16
 800633a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800633e:	e002      	b.n	8006346 <UART_SetConfig+0x27e>
 8006340:	2310      	movs	r3, #16
 8006342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a17      	ldr	r2, [pc, #92]	; (80063a8 <UART_SetConfig+0x2e0>)
 800634c:	4293      	cmp	r3, r2
 800634e:	f040 80a8 	bne.w	80064a2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006352:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006356:	2b08      	cmp	r3, #8
 8006358:	d834      	bhi.n	80063c4 <UART_SetConfig+0x2fc>
 800635a:	a201      	add	r2, pc, #4	; (adr r2, 8006360 <UART_SetConfig+0x298>)
 800635c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006360:	08006385 	.word	0x08006385
 8006364:	080063c5 	.word	0x080063c5
 8006368:	0800638d 	.word	0x0800638d
 800636c:	080063c5 	.word	0x080063c5
 8006370:	08006393 	.word	0x08006393
 8006374:	080063c5 	.word	0x080063c5
 8006378:	080063c5 	.word	0x080063c5
 800637c:	080063c5 	.word	0x080063c5
 8006380:	0800639b 	.word	0x0800639b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006384:	f7fd ffce 	bl	8004324 <HAL_RCC_GetPCLK1Freq>
 8006388:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800638a:	e021      	b.n	80063d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800638c:	4b0c      	ldr	r3, [pc, #48]	; (80063c0 <UART_SetConfig+0x2f8>)
 800638e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006390:	e01e      	b.n	80063d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006392:	f7fd ff59 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 8006396:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006398:	e01a      	b.n	80063d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800639a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800639e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80063a0:	e016      	b.n	80063d0 <UART_SetConfig+0x308>
 80063a2:	bf00      	nop
 80063a4:	cfff69f3 	.word	0xcfff69f3
 80063a8:	40008000 	.word	0x40008000
 80063ac:	40013800 	.word	0x40013800
 80063b0:	40021000 	.word	0x40021000
 80063b4:	40004400 	.word	0x40004400
 80063b8:	40004800 	.word	0x40004800
 80063bc:	40004c00 	.word	0x40004c00
 80063c0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80063ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 812a 	beq.w	800662c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063dc:	4a9e      	ldr	r2, [pc, #632]	; (8006658 <UART_SetConfig+0x590>)
 80063de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063e2:	461a      	mov	r2, r3
 80063e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80063ea:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	685a      	ldr	r2, [r3, #4]
 80063f0:	4613      	mov	r3, r2
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	4413      	add	r3, r2
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d305      	bcc.n	8006408 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006402:	69ba      	ldr	r2, [r7, #24]
 8006404:	429a      	cmp	r2, r3
 8006406:	d903      	bls.n	8006410 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800640e:	e10d      	b.n	800662c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006412:	2200      	movs	r2, #0
 8006414:	60bb      	str	r3, [r7, #8]
 8006416:	60fa      	str	r2, [r7, #12]
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641c:	4a8e      	ldr	r2, [pc, #568]	; (8006658 <UART_SetConfig+0x590>)
 800641e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006422:	b29b      	uxth	r3, r3
 8006424:	2200      	movs	r2, #0
 8006426:	603b      	str	r3, [r7, #0]
 8006428:	607a      	str	r2, [r7, #4]
 800642a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800642e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006432:	f7fa fc31 	bl	8000c98 <__aeabi_uldivmod>
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	4610      	mov	r0, r2
 800643c:	4619      	mov	r1, r3
 800643e:	f04f 0200 	mov.w	r2, #0
 8006442:	f04f 0300 	mov.w	r3, #0
 8006446:	020b      	lsls	r3, r1, #8
 8006448:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800644c:	0202      	lsls	r2, r0, #8
 800644e:	6979      	ldr	r1, [r7, #20]
 8006450:	6849      	ldr	r1, [r1, #4]
 8006452:	0849      	lsrs	r1, r1, #1
 8006454:	2000      	movs	r0, #0
 8006456:	460c      	mov	r4, r1
 8006458:	4605      	mov	r5, r0
 800645a:	eb12 0804 	adds.w	r8, r2, r4
 800645e:	eb43 0905 	adc.w	r9, r3, r5
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	469a      	mov	sl, r3
 800646a:	4693      	mov	fp, r2
 800646c:	4652      	mov	r2, sl
 800646e:	465b      	mov	r3, fp
 8006470:	4640      	mov	r0, r8
 8006472:	4649      	mov	r1, r9
 8006474:	f7fa fc10 	bl	8000c98 <__aeabi_uldivmod>
 8006478:	4602      	mov	r2, r0
 800647a:	460b      	mov	r3, r1
 800647c:	4613      	mov	r3, r2
 800647e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006480:	6a3b      	ldr	r3, [r7, #32]
 8006482:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006486:	d308      	bcc.n	800649a <UART_SetConfig+0x3d2>
 8006488:	6a3b      	ldr	r3, [r7, #32]
 800648a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800648e:	d204      	bcs.n	800649a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	6a3a      	ldr	r2, [r7, #32]
 8006496:	60da      	str	r2, [r3, #12]
 8006498:	e0c8      	b.n	800662c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80064a0:	e0c4      	b.n	800662c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064aa:	d167      	bne.n	800657c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80064ac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d828      	bhi.n	8006506 <UART_SetConfig+0x43e>
 80064b4:	a201      	add	r2, pc, #4	; (adr r2, 80064bc <UART_SetConfig+0x3f4>)
 80064b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ba:	bf00      	nop
 80064bc:	080064e1 	.word	0x080064e1
 80064c0:	080064e9 	.word	0x080064e9
 80064c4:	080064f1 	.word	0x080064f1
 80064c8:	08006507 	.word	0x08006507
 80064cc:	080064f7 	.word	0x080064f7
 80064d0:	08006507 	.word	0x08006507
 80064d4:	08006507 	.word	0x08006507
 80064d8:	08006507 	.word	0x08006507
 80064dc:	080064ff 	.word	0x080064ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064e0:	f7fd ff20 	bl	8004324 <HAL_RCC_GetPCLK1Freq>
 80064e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80064e6:	e014      	b.n	8006512 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064e8:	f7fd ff32 	bl	8004350 <HAL_RCC_GetPCLK2Freq>
 80064ec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80064ee:	e010      	b.n	8006512 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064f0:	4b5a      	ldr	r3, [pc, #360]	; (800665c <UART_SetConfig+0x594>)
 80064f2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80064f4:	e00d      	b.n	8006512 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064f6:	f7fd fea7 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 80064fa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80064fc:	e009      	b.n	8006512 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006502:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006504:	e005      	b.n	8006512 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006506:	2300      	movs	r3, #0
 8006508:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006510:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 8089 	beq.w	800662c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651e:	4a4e      	ldr	r2, [pc, #312]	; (8006658 <UART_SetConfig+0x590>)
 8006520:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006524:	461a      	mov	r2, r3
 8006526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006528:	fbb3 f3f2 	udiv	r3, r3, r2
 800652c:	005a      	lsls	r2, r3, #1
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	085b      	lsrs	r3, r3, #1
 8006534:	441a      	add	r2, r3
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	fbb2 f3f3 	udiv	r3, r2, r3
 800653e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006540:	6a3b      	ldr	r3, [r7, #32]
 8006542:	2b0f      	cmp	r3, #15
 8006544:	d916      	bls.n	8006574 <UART_SetConfig+0x4ac>
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800654c:	d212      	bcs.n	8006574 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	b29b      	uxth	r3, r3
 8006552:	f023 030f 	bic.w	r3, r3, #15
 8006556:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006558:	6a3b      	ldr	r3, [r7, #32]
 800655a:	085b      	lsrs	r3, r3, #1
 800655c:	b29b      	uxth	r3, r3
 800655e:	f003 0307 	and.w	r3, r3, #7
 8006562:	b29a      	uxth	r2, r3
 8006564:	8bfb      	ldrh	r3, [r7, #30]
 8006566:	4313      	orrs	r3, r2
 8006568:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	8bfa      	ldrh	r2, [r7, #30]
 8006570:	60da      	str	r2, [r3, #12]
 8006572:	e05b      	b.n	800662c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800657a:	e057      	b.n	800662c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800657c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006580:	2b08      	cmp	r3, #8
 8006582:	d828      	bhi.n	80065d6 <UART_SetConfig+0x50e>
 8006584:	a201      	add	r2, pc, #4	; (adr r2, 800658c <UART_SetConfig+0x4c4>)
 8006586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658a:	bf00      	nop
 800658c:	080065b1 	.word	0x080065b1
 8006590:	080065b9 	.word	0x080065b9
 8006594:	080065c1 	.word	0x080065c1
 8006598:	080065d7 	.word	0x080065d7
 800659c:	080065c7 	.word	0x080065c7
 80065a0:	080065d7 	.word	0x080065d7
 80065a4:	080065d7 	.word	0x080065d7
 80065a8:	080065d7 	.word	0x080065d7
 80065ac:	080065cf 	.word	0x080065cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b0:	f7fd feb8 	bl	8004324 <HAL_RCC_GetPCLK1Freq>
 80065b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80065b6:	e014      	b.n	80065e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065b8:	f7fd feca 	bl	8004350 <HAL_RCC_GetPCLK2Freq>
 80065bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80065be:	e010      	b.n	80065e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065c0:	4b26      	ldr	r3, [pc, #152]	; (800665c <UART_SetConfig+0x594>)
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80065c4:	e00d      	b.n	80065e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065c6:	f7fd fe3f 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 80065ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80065cc:	e009      	b.n	80065e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80065d4:	e005      	b.n	80065e2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80065e0:	bf00      	nop
    }

    if (pclk != 0U)
 80065e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d021      	beq.n	800662c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ec:	4a1a      	ldr	r2, [pc, #104]	; (8006658 <UART_SetConfig+0x590>)
 80065ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065f2:	461a      	mov	r2, r3
 80065f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	085b      	lsrs	r3, r3, #1
 8006600:	441a      	add	r2, r3
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	fbb2 f3f3 	udiv	r3, r2, r3
 800660a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800660c:	6a3b      	ldr	r3, [r7, #32]
 800660e:	2b0f      	cmp	r3, #15
 8006610:	d909      	bls.n	8006626 <UART_SetConfig+0x55e>
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006618:	d205      	bcs.n	8006626 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	b29a      	uxth	r2, r3
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	60da      	str	r2, [r3, #12]
 8006624:	e002      	b.n	800662c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	2201      	movs	r2, #1
 8006630:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	2201      	movs	r2, #1
 8006638:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	2200      	movs	r2, #0
 8006640:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2200      	movs	r2, #0
 8006646:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006648:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800664c:	4618      	mov	r0, r3
 800664e:	3730      	adds	r7, #48	; 0x30
 8006650:	46bd      	mov	sp, r7
 8006652:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006656:	bf00      	nop
 8006658:	08009960 	.word	0x08009960
 800665c:	00f42400 	.word	0x00f42400

08006660 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800666c:	f003 0301 	and.w	r3, r3, #1
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00a      	beq.n	800668a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00a      	beq.n	80066ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	430a      	orrs	r2, r1
 80066aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b0:	f003 0304 	and.w	r3, r3, #4
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00a      	beq.n	80066ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d2:	f003 0308 	and.w	r3, r3, #8
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00a      	beq.n	80066f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	430a      	orrs	r2, r1
 80066ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066f4:	f003 0310 	and.w	r3, r3, #16
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00a      	beq.n	8006712 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	430a      	orrs	r2, r1
 8006710:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006716:	f003 0320 	and.w	r3, r3, #32
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00a      	beq.n	8006734 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	430a      	orrs	r2, r1
 8006732:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673c:	2b00      	cmp	r3, #0
 800673e:	d01a      	beq.n	8006776 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800675a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800675e:	d10a      	bne.n	8006776 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800677a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00a      	beq.n	8006798 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	605a      	str	r2, [r3, #4]
  }
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af02      	add	r7, sp, #8
 80067aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067b4:	f7fb fb48 	bl	8001e48 <HAL_GetTick>
 80067b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0308 	and.w	r3, r3, #8
 80067c4:	2b08      	cmp	r3, #8
 80067c6:	d10e      	bne.n	80067e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f82f 	bl	800683a <UART_WaitOnFlagUntilTimeout>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d001      	beq.n	80067e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e025      	b.n	8006832 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0304 	and.w	r3, r3, #4
 80067f0:	2b04      	cmp	r3, #4
 80067f2:	d10e      	bne.n	8006812 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067f8:	9300      	str	r3, [sp, #0]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f819 	bl	800683a <UART_WaitOnFlagUntilTimeout>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d001      	beq.n	8006812 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e00f      	b.n	8006832 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2220      	movs	r2, #32
 8006816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2220      	movs	r2, #32
 800681e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006830:	2300      	movs	r3, #0
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b09c      	sub	sp, #112	; 0x70
 800683e:	af00      	add	r7, sp, #0
 8006840:	60f8      	str	r0, [r7, #12]
 8006842:	60b9      	str	r1, [r7, #8]
 8006844:	603b      	str	r3, [r7, #0]
 8006846:	4613      	mov	r3, r2
 8006848:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800684a:	e0a9      	b.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800684c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800684e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006852:	f000 80a5 	beq.w	80069a0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006856:	f7fb faf7 	bl	8001e48 <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006862:	429a      	cmp	r2, r3
 8006864:	d302      	bcc.n	800686c <UART_WaitOnFlagUntilTimeout+0x32>
 8006866:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006868:	2b00      	cmp	r3, #0
 800686a:	d140      	bne.n	80068ee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006872:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006874:	e853 3f00 	ldrex	r3, [r3]
 8006878:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800687a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800687c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006880:	667b      	str	r3, [r7, #100]	; 0x64
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800688a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800688c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006890:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006892:	e841 2300 	strex	r3, r2, [r1]
 8006896:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006898:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1e6      	bne.n	800686c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	3308      	adds	r3, #8
 80068a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068a8:	e853 3f00 	ldrex	r3, [r3]
 80068ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b0:	f023 0301 	bic.w	r3, r3, #1
 80068b4:	663b      	str	r3, [r7, #96]	; 0x60
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3308      	adds	r3, #8
 80068bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80068be:	64ba      	str	r2, [r7, #72]	; 0x48
 80068c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80068c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068c6:	e841 2300 	strex	r3, r2, [r1]
 80068ca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80068cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1e5      	bne.n	800689e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2220      	movs	r2, #32
 80068d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2220      	movs	r2, #32
 80068de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80068ea:	2303      	movs	r3, #3
 80068ec:	e069      	b.n	80069c2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0304 	and.w	r3, r3, #4
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d051      	beq.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006906:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800690a:	d149      	bne.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006914:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800691e:	e853 3f00 	ldrex	r3, [r3]
 8006922:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006926:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800692a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	461a      	mov	r2, r3
 8006932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006934:	637b      	str	r3, [r7, #52]	; 0x34
 8006936:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006938:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800693a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800693c:	e841 2300 	strex	r3, r2, [r1]
 8006940:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006944:	2b00      	cmp	r3, #0
 8006946:	d1e6      	bne.n	8006916 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3308      	adds	r3, #8
 800694e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	e853 3f00 	ldrex	r3, [r3]
 8006956:	613b      	str	r3, [r7, #16]
   return(result);
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	f023 0301 	bic.w	r3, r3, #1
 800695e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3308      	adds	r3, #8
 8006966:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006968:	623a      	str	r2, [r7, #32]
 800696a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696c:	69f9      	ldr	r1, [r7, #28]
 800696e:	6a3a      	ldr	r2, [r7, #32]
 8006970:	e841 2300 	strex	r3, r2, [r1]
 8006974:	61bb      	str	r3, [r7, #24]
   return(result);
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1e5      	bne.n	8006948 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2220      	movs	r2, #32
 8006980:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2220      	movs	r2, #32
 8006988:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2220      	movs	r2, #32
 8006990:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e010      	b.n	80069c2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	69da      	ldr	r2, [r3, #28]
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	4013      	ands	r3, r2
 80069aa:	68ba      	ldr	r2, [r7, #8]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	bf0c      	ite	eq
 80069b0:	2301      	moveq	r3, #1
 80069b2:	2300      	movne	r3, #0
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	461a      	mov	r2, r3
 80069b8:	79fb      	ldrb	r3, [r7, #7]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	f43f af46 	beq.w	800684c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3770      	adds	r7, #112	; 0x70
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80069ca:	b480      	push	{r7}
 80069cc:	b085      	sub	sp, #20
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d101      	bne.n	80069e0 <HAL_UARTEx_DisableFifoMode+0x16>
 80069dc:	2302      	movs	r3, #2
 80069de:	e027      	b.n	8006a30 <HAL_UARTEx_DisableFifoMode+0x66>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2224      	movs	r2, #36	; 0x24
 80069ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f022 0201 	bic.w	r2, r2, #1
 8006a06:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006a0e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2220      	movs	r2, #32
 8006a22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3714      	adds	r7, #20
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006a50:	2302      	movs	r3, #2
 8006a52:	e02d      	b.n	8006ab0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2224      	movs	r2, #36	; 0x24
 8006a60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0201 	bic.w	r2, r2, #1
 8006a7a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	683a      	ldr	r2, [r7, #0]
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 f84f 	bl	8006b34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2220      	movs	r2, #32
 8006aa2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006aae:	2300      	movs	r3, #0
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d101      	bne.n	8006ad0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006acc:	2302      	movs	r3, #2
 8006ace:	e02d      	b.n	8006b2c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2224      	movs	r2, #36	; 0x24
 8006adc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f022 0201 	bic.w	r2, r2, #1
 8006af6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	683a      	ldr	r2, [r7, #0]
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 f811 	bl	8006b34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2220      	movs	r2, #32
 8006b1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d108      	bne.n	8006b56 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006b54:	e031      	b.n	8006bba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006b56:	2308      	movs	r3, #8
 8006b58:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006b5a:	2308      	movs	r3, #8
 8006b5c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	0e5b      	lsrs	r3, r3, #25
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	f003 0307 	and.w	r3, r3, #7
 8006b6c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	0f5b      	lsrs	r3, r3, #29
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	f003 0307 	and.w	r3, r3, #7
 8006b7c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b7e:	7bbb      	ldrb	r3, [r7, #14]
 8006b80:	7b3a      	ldrb	r2, [r7, #12]
 8006b82:	4911      	ldr	r1, [pc, #68]	; (8006bc8 <UARTEx_SetNbDataToProcess+0x94>)
 8006b84:	5c8a      	ldrb	r2, [r1, r2]
 8006b86:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b8a:	7b3a      	ldrb	r2, [r7, #12]
 8006b8c:	490f      	ldr	r1, [pc, #60]	; (8006bcc <UARTEx_SetNbDataToProcess+0x98>)
 8006b8e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b90:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
 8006b9e:	7b7a      	ldrb	r2, [r7, #13]
 8006ba0:	4909      	ldr	r1, [pc, #36]	; (8006bc8 <UARTEx_SetNbDataToProcess+0x94>)
 8006ba2:	5c8a      	ldrb	r2, [r1, r2]
 8006ba4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ba8:	7b7a      	ldrb	r2, [r7, #13]
 8006baa:	4908      	ldr	r1, [pc, #32]	; (8006bcc <UARTEx_SetNbDataToProcess+0x98>)
 8006bac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006bae:	fb93 f3f2 	sdiv	r3, r3, r2
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006bba:	bf00      	nop
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop
 8006bc8:	08009978 	.word	0x08009978
 8006bcc:	08009980 	.word	0x08009980

08006bd0 <__errno>:
 8006bd0:	4b01      	ldr	r3, [pc, #4]	; (8006bd8 <__errno+0x8>)
 8006bd2:	6818      	ldr	r0, [r3, #0]
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	20000038 	.word	0x20000038

08006bdc <__libc_init_array>:
 8006bdc:	b570      	push	{r4, r5, r6, lr}
 8006bde:	4d0d      	ldr	r5, [pc, #52]	; (8006c14 <__libc_init_array+0x38>)
 8006be0:	4c0d      	ldr	r4, [pc, #52]	; (8006c18 <__libc_init_array+0x3c>)
 8006be2:	1b64      	subs	r4, r4, r5
 8006be4:	10a4      	asrs	r4, r4, #2
 8006be6:	2600      	movs	r6, #0
 8006be8:	42a6      	cmp	r6, r4
 8006bea:	d109      	bne.n	8006c00 <__libc_init_array+0x24>
 8006bec:	4d0b      	ldr	r5, [pc, #44]	; (8006c1c <__libc_init_array+0x40>)
 8006bee:	4c0c      	ldr	r4, [pc, #48]	; (8006c20 <__libc_init_array+0x44>)
 8006bf0:	f002 fe90 	bl	8009914 <_init>
 8006bf4:	1b64      	subs	r4, r4, r5
 8006bf6:	10a4      	asrs	r4, r4, #2
 8006bf8:	2600      	movs	r6, #0
 8006bfa:	42a6      	cmp	r6, r4
 8006bfc:	d105      	bne.n	8006c0a <__libc_init_array+0x2e>
 8006bfe:	bd70      	pop	{r4, r5, r6, pc}
 8006c00:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c04:	4798      	blx	r3
 8006c06:	3601      	adds	r6, #1
 8006c08:	e7ee      	b.n	8006be8 <__libc_init_array+0xc>
 8006c0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c0e:	4798      	blx	r3
 8006c10:	3601      	adds	r6, #1
 8006c12:	e7f2      	b.n	8006bfa <__libc_init_array+0x1e>
 8006c14:	08009d6c 	.word	0x08009d6c
 8006c18:	08009d6c 	.word	0x08009d6c
 8006c1c:	08009d6c 	.word	0x08009d6c
 8006c20:	08009d70 	.word	0x08009d70

08006c24 <memset>:
 8006c24:	4402      	add	r2, r0
 8006c26:	4603      	mov	r3, r0
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d100      	bne.n	8006c2e <memset+0xa>
 8006c2c:	4770      	bx	lr
 8006c2e:	f803 1b01 	strb.w	r1, [r3], #1
 8006c32:	e7f9      	b.n	8006c28 <memset+0x4>

08006c34 <__cvt>:
 8006c34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c38:	ec55 4b10 	vmov	r4, r5, d0
 8006c3c:	2d00      	cmp	r5, #0
 8006c3e:	460e      	mov	r6, r1
 8006c40:	4619      	mov	r1, r3
 8006c42:	462b      	mov	r3, r5
 8006c44:	bfbb      	ittet	lt
 8006c46:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006c4a:	461d      	movlt	r5, r3
 8006c4c:	2300      	movge	r3, #0
 8006c4e:	232d      	movlt	r3, #45	; 0x2d
 8006c50:	700b      	strb	r3, [r1, #0]
 8006c52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c54:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006c58:	4691      	mov	r9, r2
 8006c5a:	f023 0820 	bic.w	r8, r3, #32
 8006c5e:	bfbc      	itt	lt
 8006c60:	4622      	movlt	r2, r4
 8006c62:	4614      	movlt	r4, r2
 8006c64:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c68:	d005      	beq.n	8006c76 <__cvt+0x42>
 8006c6a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c6e:	d100      	bne.n	8006c72 <__cvt+0x3e>
 8006c70:	3601      	adds	r6, #1
 8006c72:	2102      	movs	r1, #2
 8006c74:	e000      	b.n	8006c78 <__cvt+0x44>
 8006c76:	2103      	movs	r1, #3
 8006c78:	ab03      	add	r3, sp, #12
 8006c7a:	9301      	str	r3, [sp, #4]
 8006c7c:	ab02      	add	r3, sp, #8
 8006c7e:	9300      	str	r3, [sp, #0]
 8006c80:	ec45 4b10 	vmov	d0, r4, r5
 8006c84:	4653      	mov	r3, sl
 8006c86:	4632      	mov	r2, r6
 8006c88:	f000 fee6 	bl	8007a58 <_dtoa_r>
 8006c8c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c90:	4607      	mov	r7, r0
 8006c92:	d102      	bne.n	8006c9a <__cvt+0x66>
 8006c94:	f019 0f01 	tst.w	r9, #1
 8006c98:	d022      	beq.n	8006ce0 <__cvt+0xac>
 8006c9a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c9e:	eb07 0906 	add.w	r9, r7, r6
 8006ca2:	d110      	bne.n	8006cc6 <__cvt+0x92>
 8006ca4:	783b      	ldrb	r3, [r7, #0]
 8006ca6:	2b30      	cmp	r3, #48	; 0x30
 8006ca8:	d10a      	bne.n	8006cc0 <__cvt+0x8c>
 8006caa:	2200      	movs	r2, #0
 8006cac:	2300      	movs	r3, #0
 8006cae:	4620      	mov	r0, r4
 8006cb0:	4629      	mov	r1, r5
 8006cb2:	f7f9 ff31 	bl	8000b18 <__aeabi_dcmpeq>
 8006cb6:	b918      	cbnz	r0, 8006cc0 <__cvt+0x8c>
 8006cb8:	f1c6 0601 	rsb	r6, r6, #1
 8006cbc:	f8ca 6000 	str.w	r6, [sl]
 8006cc0:	f8da 3000 	ldr.w	r3, [sl]
 8006cc4:	4499      	add	r9, r3
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	2300      	movs	r3, #0
 8006cca:	4620      	mov	r0, r4
 8006ccc:	4629      	mov	r1, r5
 8006cce:	f7f9 ff23 	bl	8000b18 <__aeabi_dcmpeq>
 8006cd2:	b108      	cbz	r0, 8006cd8 <__cvt+0xa4>
 8006cd4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006cd8:	2230      	movs	r2, #48	; 0x30
 8006cda:	9b03      	ldr	r3, [sp, #12]
 8006cdc:	454b      	cmp	r3, r9
 8006cde:	d307      	bcc.n	8006cf0 <__cvt+0xbc>
 8006ce0:	9b03      	ldr	r3, [sp, #12]
 8006ce2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ce4:	1bdb      	subs	r3, r3, r7
 8006ce6:	4638      	mov	r0, r7
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	b004      	add	sp, #16
 8006cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf0:	1c59      	adds	r1, r3, #1
 8006cf2:	9103      	str	r1, [sp, #12]
 8006cf4:	701a      	strb	r2, [r3, #0]
 8006cf6:	e7f0      	b.n	8006cda <__cvt+0xa6>

08006cf8 <__exponent>:
 8006cf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2900      	cmp	r1, #0
 8006cfe:	bfb8      	it	lt
 8006d00:	4249      	neglt	r1, r1
 8006d02:	f803 2b02 	strb.w	r2, [r3], #2
 8006d06:	bfb4      	ite	lt
 8006d08:	222d      	movlt	r2, #45	; 0x2d
 8006d0a:	222b      	movge	r2, #43	; 0x2b
 8006d0c:	2909      	cmp	r1, #9
 8006d0e:	7042      	strb	r2, [r0, #1]
 8006d10:	dd2a      	ble.n	8006d68 <__exponent+0x70>
 8006d12:	f10d 0407 	add.w	r4, sp, #7
 8006d16:	46a4      	mov	ip, r4
 8006d18:	270a      	movs	r7, #10
 8006d1a:	46a6      	mov	lr, r4
 8006d1c:	460a      	mov	r2, r1
 8006d1e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006d22:	fb07 1516 	mls	r5, r7, r6, r1
 8006d26:	3530      	adds	r5, #48	; 0x30
 8006d28:	2a63      	cmp	r2, #99	; 0x63
 8006d2a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006d2e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006d32:	4631      	mov	r1, r6
 8006d34:	dcf1      	bgt.n	8006d1a <__exponent+0x22>
 8006d36:	3130      	adds	r1, #48	; 0x30
 8006d38:	f1ae 0502 	sub.w	r5, lr, #2
 8006d3c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006d40:	1c44      	adds	r4, r0, #1
 8006d42:	4629      	mov	r1, r5
 8006d44:	4561      	cmp	r1, ip
 8006d46:	d30a      	bcc.n	8006d5e <__exponent+0x66>
 8006d48:	f10d 0209 	add.w	r2, sp, #9
 8006d4c:	eba2 020e 	sub.w	r2, r2, lr
 8006d50:	4565      	cmp	r5, ip
 8006d52:	bf88      	it	hi
 8006d54:	2200      	movhi	r2, #0
 8006d56:	4413      	add	r3, r2
 8006d58:	1a18      	subs	r0, r3, r0
 8006d5a:	b003      	add	sp, #12
 8006d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d62:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d66:	e7ed      	b.n	8006d44 <__exponent+0x4c>
 8006d68:	2330      	movs	r3, #48	; 0x30
 8006d6a:	3130      	adds	r1, #48	; 0x30
 8006d6c:	7083      	strb	r3, [r0, #2]
 8006d6e:	70c1      	strb	r1, [r0, #3]
 8006d70:	1d03      	adds	r3, r0, #4
 8006d72:	e7f1      	b.n	8006d58 <__exponent+0x60>

08006d74 <_printf_float>:
 8006d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d78:	ed2d 8b02 	vpush	{d8}
 8006d7c:	b08d      	sub	sp, #52	; 0x34
 8006d7e:	460c      	mov	r4, r1
 8006d80:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d84:	4616      	mov	r6, r2
 8006d86:	461f      	mov	r7, r3
 8006d88:	4605      	mov	r5, r0
 8006d8a:	f001 fe0b 	bl	80089a4 <_localeconv_r>
 8006d8e:	f8d0 a000 	ldr.w	sl, [r0]
 8006d92:	4650      	mov	r0, sl
 8006d94:	f7f9 fa44 	bl	8000220 <strlen>
 8006d98:	2300      	movs	r3, #0
 8006d9a:	930a      	str	r3, [sp, #40]	; 0x28
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	9305      	str	r3, [sp, #20]
 8006da0:	f8d8 3000 	ldr.w	r3, [r8]
 8006da4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006da8:	3307      	adds	r3, #7
 8006daa:	f023 0307 	bic.w	r3, r3, #7
 8006dae:	f103 0208 	add.w	r2, r3, #8
 8006db2:	f8c8 2000 	str.w	r2, [r8]
 8006db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006dbe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006dc2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006dc6:	9307      	str	r3, [sp, #28]
 8006dc8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006dcc:	ee08 0a10 	vmov	s16, r0
 8006dd0:	4b9f      	ldr	r3, [pc, #636]	; (8007050 <_printf_float+0x2dc>)
 8006dd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dda:	f7f9 fecf 	bl	8000b7c <__aeabi_dcmpun>
 8006dde:	bb88      	cbnz	r0, 8006e44 <_printf_float+0xd0>
 8006de0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006de4:	4b9a      	ldr	r3, [pc, #616]	; (8007050 <_printf_float+0x2dc>)
 8006de6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dea:	f7f9 fea9 	bl	8000b40 <__aeabi_dcmple>
 8006dee:	bb48      	cbnz	r0, 8006e44 <_printf_float+0xd0>
 8006df0:	2200      	movs	r2, #0
 8006df2:	2300      	movs	r3, #0
 8006df4:	4640      	mov	r0, r8
 8006df6:	4649      	mov	r1, r9
 8006df8:	f7f9 fe98 	bl	8000b2c <__aeabi_dcmplt>
 8006dfc:	b110      	cbz	r0, 8006e04 <_printf_float+0x90>
 8006dfe:	232d      	movs	r3, #45	; 0x2d
 8006e00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e04:	4b93      	ldr	r3, [pc, #588]	; (8007054 <_printf_float+0x2e0>)
 8006e06:	4894      	ldr	r0, [pc, #592]	; (8007058 <_printf_float+0x2e4>)
 8006e08:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006e0c:	bf94      	ite	ls
 8006e0e:	4698      	movls	r8, r3
 8006e10:	4680      	movhi	r8, r0
 8006e12:	2303      	movs	r3, #3
 8006e14:	6123      	str	r3, [r4, #16]
 8006e16:	9b05      	ldr	r3, [sp, #20]
 8006e18:	f023 0204 	bic.w	r2, r3, #4
 8006e1c:	6022      	str	r2, [r4, #0]
 8006e1e:	f04f 0900 	mov.w	r9, #0
 8006e22:	9700      	str	r7, [sp, #0]
 8006e24:	4633      	mov	r3, r6
 8006e26:	aa0b      	add	r2, sp, #44	; 0x2c
 8006e28:	4621      	mov	r1, r4
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f000 f9d8 	bl	80071e0 <_printf_common>
 8006e30:	3001      	adds	r0, #1
 8006e32:	f040 8090 	bne.w	8006f56 <_printf_float+0x1e2>
 8006e36:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3a:	b00d      	add	sp, #52	; 0x34
 8006e3c:	ecbd 8b02 	vpop	{d8}
 8006e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e44:	4642      	mov	r2, r8
 8006e46:	464b      	mov	r3, r9
 8006e48:	4640      	mov	r0, r8
 8006e4a:	4649      	mov	r1, r9
 8006e4c:	f7f9 fe96 	bl	8000b7c <__aeabi_dcmpun>
 8006e50:	b140      	cbz	r0, 8006e64 <_printf_float+0xf0>
 8006e52:	464b      	mov	r3, r9
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	bfbc      	itt	lt
 8006e58:	232d      	movlt	r3, #45	; 0x2d
 8006e5a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006e5e:	487f      	ldr	r0, [pc, #508]	; (800705c <_printf_float+0x2e8>)
 8006e60:	4b7f      	ldr	r3, [pc, #508]	; (8007060 <_printf_float+0x2ec>)
 8006e62:	e7d1      	b.n	8006e08 <_printf_float+0x94>
 8006e64:	6863      	ldr	r3, [r4, #4]
 8006e66:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006e6a:	9206      	str	r2, [sp, #24]
 8006e6c:	1c5a      	adds	r2, r3, #1
 8006e6e:	d13f      	bne.n	8006ef0 <_printf_float+0x17c>
 8006e70:	2306      	movs	r3, #6
 8006e72:	6063      	str	r3, [r4, #4]
 8006e74:	9b05      	ldr	r3, [sp, #20]
 8006e76:	6861      	ldr	r1, [r4, #4]
 8006e78:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	9303      	str	r3, [sp, #12]
 8006e80:	ab0a      	add	r3, sp, #40	; 0x28
 8006e82:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006e86:	ab09      	add	r3, sp, #36	; 0x24
 8006e88:	ec49 8b10 	vmov	d0, r8, r9
 8006e8c:	9300      	str	r3, [sp, #0]
 8006e8e:	6022      	str	r2, [r4, #0]
 8006e90:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e94:	4628      	mov	r0, r5
 8006e96:	f7ff fecd 	bl	8006c34 <__cvt>
 8006e9a:	9b06      	ldr	r3, [sp, #24]
 8006e9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e9e:	2b47      	cmp	r3, #71	; 0x47
 8006ea0:	4680      	mov	r8, r0
 8006ea2:	d108      	bne.n	8006eb6 <_printf_float+0x142>
 8006ea4:	1cc8      	adds	r0, r1, #3
 8006ea6:	db02      	blt.n	8006eae <_printf_float+0x13a>
 8006ea8:	6863      	ldr	r3, [r4, #4]
 8006eaa:	4299      	cmp	r1, r3
 8006eac:	dd41      	ble.n	8006f32 <_printf_float+0x1be>
 8006eae:	f1ab 0b02 	sub.w	fp, fp, #2
 8006eb2:	fa5f fb8b 	uxtb.w	fp, fp
 8006eb6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006eba:	d820      	bhi.n	8006efe <_printf_float+0x18a>
 8006ebc:	3901      	subs	r1, #1
 8006ebe:	465a      	mov	r2, fp
 8006ec0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ec4:	9109      	str	r1, [sp, #36]	; 0x24
 8006ec6:	f7ff ff17 	bl	8006cf8 <__exponent>
 8006eca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ecc:	1813      	adds	r3, r2, r0
 8006ece:	2a01      	cmp	r2, #1
 8006ed0:	4681      	mov	r9, r0
 8006ed2:	6123      	str	r3, [r4, #16]
 8006ed4:	dc02      	bgt.n	8006edc <_printf_float+0x168>
 8006ed6:	6822      	ldr	r2, [r4, #0]
 8006ed8:	07d2      	lsls	r2, r2, #31
 8006eda:	d501      	bpl.n	8006ee0 <_printf_float+0x16c>
 8006edc:	3301      	adds	r3, #1
 8006ede:	6123      	str	r3, [r4, #16]
 8006ee0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d09c      	beq.n	8006e22 <_printf_float+0xae>
 8006ee8:	232d      	movs	r3, #45	; 0x2d
 8006eea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eee:	e798      	b.n	8006e22 <_printf_float+0xae>
 8006ef0:	9a06      	ldr	r2, [sp, #24]
 8006ef2:	2a47      	cmp	r2, #71	; 0x47
 8006ef4:	d1be      	bne.n	8006e74 <_printf_float+0x100>
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1bc      	bne.n	8006e74 <_printf_float+0x100>
 8006efa:	2301      	movs	r3, #1
 8006efc:	e7b9      	b.n	8006e72 <_printf_float+0xfe>
 8006efe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006f02:	d118      	bne.n	8006f36 <_printf_float+0x1c2>
 8006f04:	2900      	cmp	r1, #0
 8006f06:	6863      	ldr	r3, [r4, #4]
 8006f08:	dd0b      	ble.n	8006f22 <_printf_float+0x1ae>
 8006f0a:	6121      	str	r1, [r4, #16]
 8006f0c:	b913      	cbnz	r3, 8006f14 <_printf_float+0x1a0>
 8006f0e:	6822      	ldr	r2, [r4, #0]
 8006f10:	07d0      	lsls	r0, r2, #31
 8006f12:	d502      	bpl.n	8006f1a <_printf_float+0x1a6>
 8006f14:	3301      	adds	r3, #1
 8006f16:	440b      	add	r3, r1
 8006f18:	6123      	str	r3, [r4, #16]
 8006f1a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006f1c:	f04f 0900 	mov.w	r9, #0
 8006f20:	e7de      	b.n	8006ee0 <_printf_float+0x16c>
 8006f22:	b913      	cbnz	r3, 8006f2a <_printf_float+0x1b6>
 8006f24:	6822      	ldr	r2, [r4, #0]
 8006f26:	07d2      	lsls	r2, r2, #31
 8006f28:	d501      	bpl.n	8006f2e <_printf_float+0x1ba>
 8006f2a:	3302      	adds	r3, #2
 8006f2c:	e7f4      	b.n	8006f18 <_printf_float+0x1a4>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e7f2      	b.n	8006f18 <_printf_float+0x1a4>
 8006f32:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f38:	4299      	cmp	r1, r3
 8006f3a:	db05      	blt.n	8006f48 <_printf_float+0x1d4>
 8006f3c:	6823      	ldr	r3, [r4, #0]
 8006f3e:	6121      	str	r1, [r4, #16]
 8006f40:	07d8      	lsls	r0, r3, #31
 8006f42:	d5ea      	bpl.n	8006f1a <_printf_float+0x1a6>
 8006f44:	1c4b      	adds	r3, r1, #1
 8006f46:	e7e7      	b.n	8006f18 <_printf_float+0x1a4>
 8006f48:	2900      	cmp	r1, #0
 8006f4a:	bfd4      	ite	le
 8006f4c:	f1c1 0202 	rsble	r2, r1, #2
 8006f50:	2201      	movgt	r2, #1
 8006f52:	4413      	add	r3, r2
 8006f54:	e7e0      	b.n	8006f18 <_printf_float+0x1a4>
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	055a      	lsls	r2, r3, #21
 8006f5a:	d407      	bmi.n	8006f6c <_printf_float+0x1f8>
 8006f5c:	6923      	ldr	r3, [r4, #16]
 8006f5e:	4642      	mov	r2, r8
 8006f60:	4631      	mov	r1, r6
 8006f62:	4628      	mov	r0, r5
 8006f64:	47b8      	blx	r7
 8006f66:	3001      	adds	r0, #1
 8006f68:	d12c      	bne.n	8006fc4 <_printf_float+0x250>
 8006f6a:	e764      	b.n	8006e36 <_printf_float+0xc2>
 8006f6c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f70:	f240 80e0 	bls.w	8007134 <_printf_float+0x3c0>
 8006f74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	f7f9 fdcc 	bl	8000b18 <__aeabi_dcmpeq>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	d034      	beq.n	8006fee <_printf_float+0x27a>
 8006f84:	4a37      	ldr	r2, [pc, #220]	; (8007064 <_printf_float+0x2f0>)
 8006f86:	2301      	movs	r3, #1
 8006f88:	4631      	mov	r1, r6
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	47b8      	blx	r7
 8006f8e:	3001      	adds	r0, #1
 8006f90:	f43f af51 	beq.w	8006e36 <_printf_float+0xc2>
 8006f94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	db02      	blt.n	8006fa2 <_printf_float+0x22e>
 8006f9c:	6823      	ldr	r3, [r4, #0]
 8006f9e:	07d8      	lsls	r0, r3, #31
 8006fa0:	d510      	bpl.n	8006fc4 <_printf_float+0x250>
 8006fa2:	ee18 3a10 	vmov	r3, s16
 8006fa6:	4652      	mov	r2, sl
 8006fa8:	4631      	mov	r1, r6
 8006faa:	4628      	mov	r0, r5
 8006fac:	47b8      	blx	r7
 8006fae:	3001      	adds	r0, #1
 8006fb0:	f43f af41 	beq.w	8006e36 <_printf_float+0xc2>
 8006fb4:	f04f 0800 	mov.w	r8, #0
 8006fb8:	f104 091a 	add.w	r9, r4, #26
 8006fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	4543      	cmp	r3, r8
 8006fc2:	dc09      	bgt.n	8006fd8 <_printf_float+0x264>
 8006fc4:	6823      	ldr	r3, [r4, #0]
 8006fc6:	079b      	lsls	r3, r3, #30
 8006fc8:	f100 8105 	bmi.w	80071d6 <_printf_float+0x462>
 8006fcc:	68e0      	ldr	r0, [r4, #12]
 8006fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fd0:	4298      	cmp	r0, r3
 8006fd2:	bfb8      	it	lt
 8006fd4:	4618      	movlt	r0, r3
 8006fd6:	e730      	b.n	8006e3a <_printf_float+0xc6>
 8006fd8:	2301      	movs	r3, #1
 8006fda:	464a      	mov	r2, r9
 8006fdc:	4631      	mov	r1, r6
 8006fde:	4628      	mov	r0, r5
 8006fe0:	47b8      	blx	r7
 8006fe2:	3001      	adds	r0, #1
 8006fe4:	f43f af27 	beq.w	8006e36 <_printf_float+0xc2>
 8006fe8:	f108 0801 	add.w	r8, r8, #1
 8006fec:	e7e6      	b.n	8006fbc <_printf_float+0x248>
 8006fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	dc39      	bgt.n	8007068 <_printf_float+0x2f4>
 8006ff4:	4a1b      	ldr	r2, [pc, #108]	; (8007064 <_printf_float+0x2f0>)
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	4631      	mov	r1, r6
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	47b8      	blx	r7
 8006ffe:	3001      	adds	r0, #1
 8007000:	f43f af19 	beq.w	8006e36 <_printf_float+0xc2>
 8007004:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007008:	4313      	orrs	r3, r2
 800700a:	d102      	bne.n	8007012 <_printf_float+0x29e>
 800700c:	6823      	ldr	r3, [r4, #0]
 800700e:	07d9      	lsls	r1, r3, #31
 8007010:	d5d8      	bpl.n	8006fc4 <_printf_float+0x250>
 8007012:	ee18 3a10 	vmov	r3, s16
 8007016:	4652      	mov	r2, sl
 8007018:	4631      	mov	r1, r6
 800701a:	4628      	mov	r0, r5
 800701c:	47b8      	blx	r7
 800701e:	3001      	adds	r0, #1
 8007020:	f43f af09 	beq.w	8006e36 <_printf_float+0xc2>
 8007024:	f04f 0900 	mov.w	r9, #0
 8007028:	f104 0a1a 	add.w	sl, r4, #26
 800702c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800702e:	425b      	negs	r3, r3
 8007030:	454b      	cmp	r3, r9
 8007032:	dc01      	bgt.n	8007038 <_printf_float+0x2c4>
 8007034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007036:	e792      	b.n	8006f5e <_printf_float+0x1ea>
 8007038:	2301      	movs	r3, #1
 800703a:	4652      	mov	r2, sl
 800703c:	4631      	mov	r1, r6
 800703e:	4628      	mov	r0, r5
 8007040:	47b8      	blx	r7
 8007042:	3001      	adds	r0, #1
 8007044:	f43f aef7 	beq.w	8006e36 <_printf_float+0xc2>
 8007048:	f109 0901 	add.w	r9, r9, #1
 800704c:	e7ee      	b.n	800702c <_printf_float+0x2b8>
 800704e:	bf00      	nop
 8007050:	7fefffff 	.word	0x7fefffff
 8007054:	0800998c 	.word	0x0800998c
 8007058:	08009990 	.word	0x08009990
 800705c:	08009998 	.word	0x08009998
 8007060:	08009994 	.word	0x08009994
 8007064:	0800999c 	.word	0x0800999c
 8007068:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800706a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800706c:	429a      	cmp	r2, r3
 800706e:	bfa8      	it	ge
 8007070:	461a      	movge	r2, r3
 8007072:	2a00      	cmp	r2, #0
 8007074:	4691      	mov	r9, r2
 8007076:	dc37      	bgt.n	80070e8 <_printf_float+0x374>
 8007078:	f04f 0b00 	mov.w	fp, #0
 800707c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007080:	f104 021a 	add.w	r2, r4, #26
 8007084:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007086:	9305      	str	r3, [sp, #20]
 8007088:	eba3 0309 	sub.w	r3, r3, r9
 800708c:	455b      	cmp	r3, fp
 800708e:	dc33      	bgt.n	80070f8 <_printf_float+0x384>
 8007090:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007094:	429a      	cmp	r2, r3
 8007096:	db3b      	blt.n	8007110 <_printf_float+0x39c>
 8007098:	6823      	ldr	r3, [r4, #0]
 800709a:	07da      	lsls	r2, r3, #31
 800709c:	d438      	bmi.n	8007110 <_printf_float+0x39c>
 800709e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070a0:	9a05      	ldr	r2, [sp, #20]
 80070a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070a4:	1a9a      	subs	r2, r3, r2
 80070a6:	eba3 0901 	sub.w	r9, r3, r1
 80070aa:	4591      	cmp	r9, r2
 80070ac:	bfa8      	it	ge
 80070ae:	4691      	movge	r9, r2
 80070b0:	f1b9 0f00 	cmp.w	r9, #0
 80070b4:	dc35      	bgt.n	8007122 <_printf_float+0x3ae>
 80070b6:	f04f 0800 	mov.w	r8, #0
 80070ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070be:	f104 0a1a 	add.w	sl, r4, #26
 80070c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070c6:	1a9b      	subs	r3, r3, r2
 80070c8:	eba3 0309 	sub.w	r3, r3, r9
 80070cc:	4543      	cmp	r3, r8
 80070ce:	f77f af79 	ble.w	8006fc4 <_printf_float+0x250>
 80070d2:	2301      	movs	r3, #1
 80070d4:	4652      	mov	r2, sl
 80070d6:	4631      	mov	r1, r6
 80070d8:	4628      	mov	r0, r5
 80070da:	47b8      	blx	r7
 80070dc:	3001      	adds	r0, #1
 80070de:	f43f aeaa 	beq.w	8006e36 <_printf_float+0xc2>
 80070e2:	f108 0801 	add.w	r8, r8, #1
 80070e6:	e7ec      	b.n	80070c2 <_printf_float+0x34e>
 80070e8:	4613      	mov	r3, r2
 80070ea:	4631      	mov	r1, r6
 80070ec:	4642      	mov	r2, r8
 80070ee:	4628      	mov	r0, r5
 80070f0:	47b8      	blx	r7
 80070f2:	3001      	adds	r0, #1
 80070f4:	d1c0      	bne.n	8007078 <_printf_float+0x304>
 80070f6:	e69e      	b.n	8006e36 <_printf_float+0xc2>
 80070f8:	2301      	movs	r3, #1
 80070fa:	4631      	mov	r1, r6
 80070fc:	4628      	mov	r0, r5
 80070fe:	9205      	str	r2, [sp, #20]
 8007100:	47b8      	blx	r7
 8007102:	3001      	adds	r0, #1
 8007104:	f43f ae97 	beq.w	8006e36 <_printf_float+0xc2>
 8007108:	9a05      	ldr	r2, [sp, #20]
 800710a:	f10b 0b01 	add.w	fp, fp, #1
 800710e:	e7b9      	b.n	8007084 <_printf_float+0x310>
 8007110:	ee18 3a10 	vmov	r3, s16
 8007114:	4652      	mov	r2, sl
 8007116:	4631      	mov	r1, r6
 8007118:	4628      	mov	r0, r5
 800711a:	47b8      	blx	r7
 800711c:	3001      	adds	r0, #1
 800711e:	d1be      	bne.n	800709e <_printf_float+0x32a>
 8007120:	e689      	b.n	8006e36 <_printf_float+0xc2>
 8007122:	9a05      	ldr	r2, [sp, #20]
 8007124:	464b      	mov	r3, r9
 8007126:	4442      	add	r2, r8
 8007128:	4631      	mov	r1, r6
 800712a:	4628      	mov	r0, r5
 800712c:	47b8      	blx	r7
 800712e:	3001      	adds	r0, #1
 8007130:	d1c1      	bne.n	80070b6 <_printf_float+0x342>
 8007132:	e680      	b.n	8006e36 <_printf_float+0xc2>
 8007134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007136:	2a01      	cmp	r2, #1
 8007138:	dc01      	bgt.n	800713e <_printf_float+0x3ca>
 800713a:	07db      	lsls	r3, r3, #31
 800713c:	d538      	bpl.n	80071b0 <_printf_float+0x43c>
 800713e:	2301      	movs	r3, #1
 8007140:	4642      	mov	r2, r8
 8007142:	4631      	mov	r1, r6
 8007144:	4628      	mov	r0, r5
 8007146:	47b8      	blx	r7
 8007148:	3001      	adds	r0, #1
 800714a:	f43f ae74 	beq.w	8006e36 <_printf_float+0xc2>
 800714e:	ee18 3a10 	vmov	r3, s16
 8007152:	4652      	mov	r2, sl
 8007154:	4631      	mov	r1, r6
 8007156:	4628      	mov	r0, r5
 8007158:	47b8      	blx	r7
 800715a:	3001      	adds	r0, #1
 800715c:	f43f ae6b 	beq.w	8006e36 <_printf_float+0xc2>
 8007160:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007164:	2200      	movs	r2, #0
 8007166:	2300      	movs	r3, #0
 8007168:	f7f9 fcd6 	bl	8000b18 <__aeabi_dcmpeq>
 800716c:	b9d8      	cbnz	r0, 80071a6 <_printf_float+0x432>
 800716e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007170:	f108 0201 	add.w	r2, r8, #1
 8007174:	3b01      	subs	r3, #1
 8007176:	4631      	mov	r1, r6
 8007178:	4628      	mov	r0, r5
 800717a:	47b8      	blx	r7
 800717c:	3001      	adds	r0, #1
 800717e:	d10e      	bne.n	800719e <_printf_float+0x42a>
 8007180:	e659      	b.n	8006e36 <_printf_float+0xc2>
 8007182:	2301      	movs	r3, #1
 8007184:	4652      	mov	r2, sl
 8007186:	4631      	mov	r1, r6
 8007188:	4628      	mov	r0, r5
 800718a:	47b8      	blx	r7
 800718c:	3001      	adds	r0, #1
 800718e:	f43f ae52 	beq.w	8006e36 <_printf_float+0xc2>
 8007192:	f108 0801 	add.w	r8, r8, #1
 8007196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007198:	3b01      	subs	r3, #1
 800719a:	4543      	cmp	r3, r8
 800719c:	dcf1      	bgt.n	8007182 <_printf_float+0x40e>
 800719e:	464b      	mov	r3, r9
 80071a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80071a4:	e6dc      	b.n	8006f60 <_printf_float+0x1ec>
 80071a6:	f04f 0800 	mov.w	r8, #0
 80071aa:	f104 0a1a 	add.w	sl, r4, #26
 80071ae:	e7f2      	b.n	8007196 <_printf_float+0x422>
 80071b0:	2301      	movs	r3, #1
 80071b2:	4642      	mov	r2, r8
 80071b4:	e7df      	b.n	8007176 <_printf_float+0x402>
 80071b6:	2301      	movs	r3, #1
 80071b8:	464a      	mov	r2, r9
 80071ba:	4631      	mov	r1, r6
 80071bc:	4628      	mov	r0, r5
 80071be:	47b8      	blx	r7
 80071c0:	3001      	adds	r0, #1
 80071c2:	f43f ae38 	beq.w	8006e36 <_printf_float+0xc2>
 80071c6:	f108 0801 	add.w	r8, r8, #1
 80071ca:	68e3      	ldr	r3, [r4, #12]
 80071cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80071ce:	1a5b      	subs	r3, r3, r1
 80071d0:	4543      	cmp	r3, r8
 80071d2:	dcf0      	bgt.n	80071b6 <_printf_float+0x442>
 80071d4:	e6fa      	b.n	8006fcc <_printf_float+0x258>
 80071d6:	f04f 0800 	mov.w	r8, #0
 80071da:	f104 0919 	add.w	r9, r4, #25
 80071de:	e7f4      	b.n	80071ca <_printf_float+0x456>

080071e0 <_printf_common>:
 80071e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071e4:	4616      	mov	r6, r2
 80071e6:	4699      	mov	r9, r3
 80071e8:	688a      	ldr	r2, [r1, #8]
 80071ea:	690b      	ldr	r3, [r1, #16]
 80071ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071f0:	4293      	cmp	r3, r2
 80071f2:	bfb8      	it	lt
 80071f4:	4613      	movlt	r3, r2
 80071f6:	6033      	str	r3, [r6, #0]
 80071f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071fc:	4607      	mov	r7, r0
 80071fe:	460c      	mov	r4, r1
 8007200:	b10a      	cbz	r2, 8007206 <_printf_common+0x26>
 8007202:	3301      	adds	r3, #1
 8007204:	6033      	str	r3, [r6, #0]
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	0699      	lsls	r1, r3, #26
 800720a:	bf42      	ittt	mi
 800720c:	6833      	ldrmi	r3, [r6, #0]
 800720e:	3302      	addmi	r3, #2
 8007210:	6033      	strmi	r3, [r6, #0]
 8007212:	6825      	ldr	r5, [r4, #0]
 8007214:	f015 0506 	ands.w	r5, r5, #6
 8007218:	d106      	bne.n	8007228 <_printf_common+0x48>
 800721a:	f104 0a19 	add.w	sl, r4, #25
 800721e:	68e3      	ldr	r3, [r4, #12]
 8007220:	6832      	ldr	r2, [r6, #0]
 8007222:	1a9b      	subs	r3, r3, r2
 8007224:	42ab      	cmp	r3, r5
 8007226:	dc26      	bgt.n	8007276 <_printf_common+0x96>
 8007228:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800722c:	1e13      	subs	r3, r2, #0
 800722e:	6822      	ldr	r2, [r4, #0]
 8007230:	bf18      	it	ne
 8007232:	2301      	movne	r3, #1
 8007234:	0692      	lsls	r2, r2, #26
 8007236:	d42b      	bmi.n	8007290 <_printf_common+0xb0>
 8007238:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800723c:	4649      	mov	r1, r9
 800723e:	4638      	mov	r0, r7
 8007240:	47c0      	blx	r8
 8007242:	3001      	adds	r0, #1
 8007244:	d01e      	beq.n	8007284 <_printf_common+0xa4>
 8007246:	6823      	ldr	r3, [r4, #0]
 8007248:	68e5      	ldr	r5, [r4, #12]
 800724a:	6832      	ldr	r2, [r6, #0]
 800724c:	f003 0306 	and.w	r3, r3, #6
 8007250:	2b04      	cmp	r3, #4
 8007252:	bf08      	it	eq
 8007254:	1aad      	subeq	r5, r5, r2
 8007256:	68a3      	ldr	r3, [r4, #8]
 8007258:	6922      	ldr	r2, [r4, #16]
 800725a:	bf0c      	ite	eq
 800725c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007260:	2500      	movne	r5, #0
 8007262:	4293      	cmp	r3, r2
 8007264:	bfc4      	itt	gt
 8007266:	1a9b      	subgt	r3, r3, r2
 8007268:	18ed      	addgt	r5, r5, r3
 800726a:	2600      	movs	r6, #0
 800726c:	341a      	adds	r4, #26
 800726e:	42b5      	cmp	r5, r6
 8007270:	d11a      	bne.n	80072a8 <_printf_common+0xc8>
 8007272:	2000      	movs	r0, #0
 8007274:	e008      	b.n	8007288 <_printf_common+0xa8>
 8007276:	2301      	movs	r3, #1
 8007278:	4652      	mov	r2, sl
 800727a:	4649      	mov	r1, r9
 800727c:	4638      	mov	r0, r7
 800727e:	47c0      	blx	r8
 8007280:	3001      	adds	r0, #1
 8007282:	d103      	bne.n	800728c <_printf_common+0xac>
 8007284:	f04f 30ff 	mov.w	r0, #4294967295
 8007288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800728c:	3501      	adds	r5, #1
 800728e:	e7c6      	b.n	800721e <_printf_common+0x3e>
 8007290:	18e1      	adds	r1, r4, r3
 8007292:	1c5a      	adds	r2, r3, #1
 8007294:	2030      	movs	r0, #48	; 0x30
 8007296:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800729a:	4422      	add	r2, r4
 800729c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072a4:	3302      	adds	r3, #2
 80072a6:	e7c7      	b.n	8007238 <_printf_common+0x58>
 80072a8:	2301      	movs	r3, #1
 80072aa:	4622      	mov	r2, r4
 80072ac:	4649      	mov	r1, r9
 80072ae:	4638      	mov	r0, r7
 80072b0:	47c0      	blx	r8
 80072b2:	3001      	adds	r0, #1
 80072b4:	d0e6      	beq.n	8007284 <_printf_common+0xa4>
 80072b6:	3601      	adds	r6, #1
 80072b8:	e7d9      	b.n	800726e <_printf_common+0x8e>
	...

080072bc <_printf_i>:
 80072bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072c0:	7e0f      	ldrb	r7, [r1, #24]
 80072c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072c4:	2f78      	cmp	r7, #120	; 0x78
 80072c6:	4691      	mov	r9, r2
 80072c8:	4680      	mov	r8, r0
 80072ca:	460c      	mov	r4, r1
 80072cc:	469a      	mov	sl, r3
 80072ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072d2:	d807      	bhi.n	80072e4 <_printf_i+0x28>
 80072d4:	2f62      	cmp	r7, #98	; 0x62
 80072d6:	d80a      	bhi.n	80072ee <_printf_i+0x32>
 80072d8:	2f00      	cmp	r7, #0
 80072da:	f000 80d8 	beq.w	800748e <_printf_i+0x1d2>
 80072de:	2f58      	cmp	r7, #88	; 0x58
 80072e0:	f000 80a3 	beq.w	800742a <_printf_i+0x16e>
 80072e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80072ec:	e03a      	b.n	8007364 <_printf_i+0xa8>
 80072ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072f2:	2b15      	cmp	r3, #21
 80072f4:	d8f6      	bhi.n	80072e4 <_printf_i+0x28>
 80072f6:	a101      	add	r1, pc, #4	; (adr r1, 80072fc <_printf_i+0x40>)
 80072f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072fc:	08007355 	.word	0x08007355
 8007300:	08007369 	.word	0x08007369
 8007304:	080072e5 	.word	0x080072e5
 8007308:	080072e5 	.word	0x080072e5
 800730c:	080072e5 	.word	0x080072e5
 8007310:	080072e5 	.word	0x080072e5
 8007314:	08007369 	.word	0x08007369
 8007318:	080072e5 	.word	0x080072e5
 800731c:	080072e5 	.word	0x080072e5
 8007320:	080072e5 	.word	0x080072e5
 8007324:	080072e5 	.word	0x080072e5
 8007328:	08007475 	.word	0x08007475
 800732c:	08007399 	.word	0x08007399
 8007330:	08007457 	.word	0x08007457
 8007334:	080072e5 	.word	0x080072e5
 8007338:	080072e5 	.word	0x080072e5
 800733c:	08007497 	.word	0x08007497
 8007340:	080072e5 	.word	0x080072e5
 8007344:	08007399 	.word	0x08007399
 8007348:	080072e5 	.word	0x080072e5
 800734c:	080072e5 	.word	0x080072e5
 8007350:	0800745f 	.word	0x0800745f
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	1d1a      	adds	r2, r3, #4
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	602a      	str	r2, [r5, #0]
 800735c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007360:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007364:	2301      	movs	r3, #1
 8007366:	e0a3      	b.n	80074b0 <_printf_i+0x1f4>
 8007368:	6820      	ldr	r0, [r4, #0]
 800736a:	6829      	ldr	r1, [r5, #0]
 800736c:	0606      	lsls	r6, r0, #24
 800736e:	f101 0304 	add.w	r3, r1, #4
 8007372:	d50a      	bpl.n	800738a <_printf_i+0xce>
 8007374:	680e      	ldr	r6, [r1, #0]
 8007376:	602b      	str	r3, [r5, #0]
 8007378:	2e00      	cmp	r6, #0
 800737a:	da03      	bge.n	8007384 <_printf_i+0xc8>
 800737c:	232d      	movs	r3, #45	; 0x2d
 800737e:	4276      	negs	r6, r6
 8007380:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007384:	485e      	ldr	r0, [pc, #376]	; (8007500 <_printf_i+0x244>)
 8007386:	230a      	movs	r3, #10
 8007388:	e019      	b.n	80073be <_printf_i+0x102>
 800738a:	680e      	ldr	r6, [r1, #0]
 800738c:	602b      	str	r3, [r5, #0]
 800738e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007392:	bf18      	it	ne
 8007394:	b236      	sxthne	r6, r6
 8007396:	e7ef      	b.n	8007378 <_printf_i+0xbc>
 8007398:	682b      	ldr	r3, [r5, #0]
 800739a:	6820      	ldr	r0, [r4, #0]
 800739c:	1d19      	adds	r1, r3, #4
 800739e:	6029      	str	r1, [r5, #0]
 80073a0:	0601      	lsls	r1, r0, #24
 80073a2:	d501      	bpl.n	80073a8 <_printf_i+0xec>
 80073a4:	681e      	ldr	r6, [r3, #0]
 80073a6:	e002      	b.n	80073ae <_printf_i+0xf2>
 80073a8:	0646      	lsls	r6, r0, #25
 80073aa:	d5fb      	bpl.n	80073a4 <_printf_i+0xe8>
 80073ac:	881e      	ldrh	r6, [r3, #0]
 80073ae:	4854      	ldr	r0, [pc, #336]	; (8007500 <_printf_i+0x244>)
 80073b0:	2f6f      	cmp	r7, #111	; 0x6f
 80073b2:	bf0c      	ite	eq
 80073b4:	2308      	moveq	r3, #8
 80073b6:	230a      	movne	r3, #10
 80073b8:	2100      	movs	r1, #0
 80073ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073be:	6865      	ldr	r5, [r4, #4]
 80073c0:	60a5      	str	r5, [r4, #8]
 80073c2:	2d00      	cmp	r5, #0
 80073c4:	bfa2      	ittt	ge
 80073c6:	6821      	ldrge	r1, [r4, #0]
 80073c8:	f021 0104 	bicge.w	r1, r1, #4
 80073cc:	6021      	strge	r1, [r4, #0]
 80073ce:	b90e      	cbnz	r6, 80073d4 <_printf_i+0x118>
 80073d0:	2d00      	cmp	r5, #0
 80073d2:	d04d      	beq.n	8007470 <_printf_i+0x1b4>
 80073d4:	4615      	mov	r5, r2
 80073d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80073da:	fb03 6711 	mls	r7, r3, r1, r6
 80073de:	5dc7      	ldrb	r7, [r0, r7]
 80073e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80073e4:	4637      	mov	r7, r6
 80073e6:	42bb      	cmp	r3, r7
 80073e8:	460e      	mov	r6, r1
 80073ea:	d9f4      	bls.n	80073d6 <_printf_i+0x11a>
 80073ec:	2b08      	cmp	r3, #8
 80073ee:	d10b      	bne.n	8007408 <_printf_i+0x14c>
 80073f0:	6823      	ldr	r3, [r4, #0]
 80073f2:	07de      	lsls	r6, r3, #31
 80073f4:	d508      	bpl.n	8007408 <_printf_i+0x14c>
 80073f6:	6923      	ldr	r3, [r4, #16]
 80073f8:	6861      	ldr	r1, [r4, #4]
 80073fa:	4299      	cmp	r1, r3
 80073fc:	bfde      	ittt	le
 80073fe:	2330      	movle	r3, #48	; 0x30
 8007400:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007404:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007408:	1b52      	subs	r2, r2, r5
 800740a:	6122      	str	r2, [r4, #16]
 800740c:	f8cd a000 	str.w	sl, [sp]
 8007410:	464b      	mov	r3, r9
 8007412:	aa03      	add	r2, sp, #12
 8007414:	4621      	mov	r1, r4
 8007416:	4640      	mov	r0, r8
 8007418:	f7ff fee2 	bl	80071e0 <_printf_common>
 800741c:	3001      	adds	r0, #1
 800741e:	d14c      	bne.n	80074ba <_printf_i+0x1fe>
 8007420:	f04f 30ff 	mov.w	r0, #4294967295
 8007424:	b004      	add	sp, #16
 8007426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800742a:	4835      	ldr	r0, [pc, #212]	; (8007500 <_printf_i+0x244>)
 800742c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007430:	6829      	ldr	r1, [r5, #0]
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	f851 6b04 	ldr.w	r6, [r1], #4
 8007438:	6029      	str	r1, [r5, #0]
 800743a:	061d      	lsls	r5, r3, #24
 800743c:	d514      	bpl.n	8007468 <_printf_i+0x1ac>
 800743e:	07df      	lsls	r7, r3, #31
 8007440:	bf44      	itt	mi
 8007442:	f043 0320 	orrmi.w	r3, r3, #32
 8007446:	6023      	strmi	r3, [r4, #0]
 8007448:	b91e      	cbnz	r6, 8007452 <_printf_i+0x196>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	f023 0320 	bic.w	r3, r3, #32
 8007450:	6023      	str	r3, [r4, #0]
 8007452:	2310      	movs	r3, #16
 8007454:	e7b0      	b.n	80073b8 <_printf_i+0xfc>
 8007456:	6823      	ldr	r3, [r4, #0]
 8007458:	f043 0320 	orr.w	r3, r3, #32
 800745c:	6023      	str	r3, [r4, #0]
 800745e:	2378      	movs	r3, #120	; 0x78
 8007460:	4828      	ldr	r0, [pc, #160]	; (8007504 <_printf_i+0x248>)
 8007462:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007466:	e7e3      	b.n	8007430 <_printf_i+0x174>
 8007468:	0659      	lsls	r1, r3, #25
 800746a:	bf48      	it	mi
 800746c:	b2b6      	uxthmi	r6, r6
 800746e:	e7e6      	b.n	800743e <_printf_i+0x182>
 8007470:	4615      	mov	r5, r2
 8007472:	e7bb      	b.n	80073ec <_printf_i+0x130>
 8007474:	682b      	ldr	r3, [r5, #0]
 8007476:	6826      	ldr	r6, [r4, #0]
 8007478:	6961      	ldr	r1, [r4, #20]
 800747a:	1d18      	adds	r0, r3, #4
 800747c:	6028      	str	r0, [r5, #0]
 800747e:	0635      	lsls	r5, r6, #24
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	d501      	bpl.n	8007488 <_printf_i+0x1cc>
 8007484:	6019      	str	r1, [r3, #0]
 8007486:	e002      	b.n	800748e <_printf_i+0x1d2>
 8007488:	0670      	lsls	r0, r6, #25
 800748a:	d5fb      	bpl.n	8007484 <_printf_i+0x1c8>
 800748c:	8019      	strh	r1, [r3, #0]
 800748e:	2300      	movs	r3, #0
 8007490:	6123      	str	r3, [r4, #16]
 8007492:	4615      	mov	r5, r2
 8007494:	e7ba      	b.n	800740c <_printf_i+0x150>
 8007496:	682b      	ldr	r3, [r5, #0]
 8007498:	1d1a      	adds	r2, r3, #4
 800749a:	602a      	str	r2, [r5, #0]
 800749c:	681d      	ldr	r5, [r3, #0]
 800749e:	6862      	ldr	r2, [r4, #4]
 80074a0:	2100      	movs	r1, #0
 80074a2:	4628      	mov	r0, r5
 80074a4:	f7f8 fec4 	bl	8000230 <memchr>
 80074a8:	b108      	cbz	r0, 80074ae <_printf_i+0x1f2>
 80074aa:	1b40      	subs	r0, r0, r5
 80074ac:	6060      	str	r0, [r4, #4]
 80074ae:	6863      	ldr	r3, [r4, #4]
 80074b0:	6123      	str	r3, [r4, #16]
 80074b2:	2300      	movs	r3, #0
 80074b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074b8:	e7a8      	b.n	800740c <_printf_i+0x150>
 80074ba:	6923      	ldr	r3, [r4, #16]
 80074bc:	462a      	mov	r2, r5
 80074be:	4649      	mov	r1, r9
 80074c0:	4640      	mov	r0, r8
 80074c2:	47d0      	blx	sl
 80074c4:	3001      	adds	r0, #1
 80074c6:	d0ab      	beq.n	8007420 <_printf_i+0x164>
 80074c8:	6823      	ldr	r3, [r4, #0]
 80074ca:	079b      	lsls	r3, r3, #30
 80074cc:	d413      	bmi.n	80074f6 <_printf_i+0x23a>
 80074ce:	68e0      	ldr	r0, [r4, #12]
 80074d0:	9b03      	ldr	r3, [sp, #12]
 80074d2:	4298      	cmp	r0, r3
 80074d4:	bfb8      	it	lt
 80074d6:	4618      	movlt	r0, r3
 80074d8:	e7a4      	b.n	8007424 <_printf_i+0x168>
 80074da:	2301      	movs	r3, #1
 80074dc:	4632      	mov	r2, r6
 80074de:	4649      	mov	r1, r9
 80074e0:	4640      	mov	r0, r8
 80074e2:	47d0      	blx	sl
 80074e4:	3001      	adds	r0, #1
 80074e6:	d09b      	beq.n	8007420 <_printf_i+0x164>
 80074e8:	3501      	adds	r5, #1
 80074ea:	68e3      	ldr	r3, [r4, #12]
 80074ec:	9903      	ldr	r1, [sp, #12]
 80074ee:	1a5b      	subs	r3, r3, r1
 80074f0:	42ab      	cmp	r3, r5
 80074f2:	dcf2      	bgt.n	80074da <_printf_i+0x21e>
 80074f4:	e7eb      	b.n	80074ce <_printf_i+0x212>
 80074f6:	2500      	movs	r5, #0
 80074f8:	f104 0619 	add.w	r6, r4, #25
 80074fc:	e7f5      	b.n	80074ea <_printf_i+0x22e>
 80074fe:	bf00      	nop
 8007500:	0800999e 	.word	0x0800999e
 8007504:	080099af 	.word	0x080099af

08007508 <iprintf>:
 8007508:	b40f      	push	{r0, r1, r2, r3}
 800750a:	4b0a      	ldr	r3, [pc, #40]	; (8007534 <iprintf+0x2c>)
 800750c:	b513      	push	{r0, r1, r4, lr}
 800750e:	681c      	ldr	r4, [r3, #0]
 8007510:	b124      	cbz	r4, 800751c <iprintf+0x14>
 8007512:	69a3      	ldr	r3, [r4, #24]
 8007514:	b913      	cbnz	r3, 800751c <iprintf+0x14>
 8007516:	4620      	mov	r0, r4
 8007518:	f001 f9a6 	bl	8008868 <__sinit>
 800751c:	ab05      	add	r3, sp, #20
 800751e:	9a04      	ldr	r2, [sp, #16]
 8007520:	68a1      	ldr	r1, [r4, #8]
 8007522:	9301      	str	r3, [sp, #4]
 8007524:	4620      	mov	r0, r4
 8007526:	f001 ff63 	bl	80093f0 <_vfiprintf_r>
 800752a:	b002      	add	sp, #8
 800752c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007530:	b004      	add	sp, #16
 8007532:	4770      	bx	lr
 8007534:	20000038 	.word	0x20000038

08007538 <_puts_r>:
 8007538:	b570      	push	{r4, r5, r6, lr}
 800753a:	460e      	mov	r6, r1
 800753c:	4605      	mov	r5, r0
 800753e:	b118      	cbz	r0, 8007548 <_puts_r+0x10>
 8007540:	6983      	ldr	r3, [r0, #24]
 8007542:	b90b      	cbnz	r3, 8007548 <_puts_r+0x10>
 8007544:	f001 f990 	bl	8008868 <__sinit>
 8007548:	69ab      	ldr	r3, [r5, #24]
 800754a:	68ac      	ldr	r4, [r5, #8]
 800754c:	b913      	cbnz	r3, 8007554 <_puts_r+0x1c>
 800754e:	4628      	mov	r0, r5
 8007550:	f001 f98a 	bl	8008868 <__sinit>
 8007554:	4b2c      	ldr	r3, [pc, #176]	; (8007608 <_puts_r+0xd0>)
 8007556:	429c      	cmp	r4, r3
 8007558:	d120      	bne.n	800759c <_puts_r+0x64>
 800755a:	686c      	ldr	r4, [r5, #4]
 800755c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800755e:	07db      	lsls	r3, r3, #31
 8007560:	d405      	bmi.n	800756e <_puts_r+0x36>
 8007562:	89a3      	ldrh	r3, [r4, #12]
 8007564:	0598      	lsls	r0, r3, #22
 8007566:	d402      	bmi.n	800756e <_puts_r+0x36>
 8007568:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800756a:	f001 fa20 	bl	80089ae <__retarget_lock_acquire_recursive>
 800756e:	89a3      	ldrh	r3, [r4, #12]
 8007570:	0719      	lsls	r1, r3, #28
 8007572:	d51d      	bpl.n	80075b0 <_puts_r+0x78>
 8007574:	6923      	ldr	r3, [r4, #16]
 8007576:	b1db      	cbz	r3, 80075b0 <_puts_r+0x78>
 8007578:	3e01      	subs	r6, #1
 800757a:	68a3      	ldr	r3, [r4, #8]
 800757c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007580:	3b01      	subs	r3, #1
 8007582:	60a3      	str	r3, [r4, #8]
 8007584:	bb39      	cbnz	r1, 80075d6 <_puts_r+0x9e>
 8007586:	2b00      	cmp	r3, #0
 8007588:	da38      	bge.n	80075fc <_puts_r+0xc4>
 800758a:	4622      	mov	r2, r4
 800758c:	210a      	movs	r1, #10
 800758e:	4628      	mov	r0, r5
 8007590:	f000 f916 	bl	80077c0 <__swbuf_r>
 8007594:	3001      	adds	r0, #1
 8007596:	d011      	beq.n	80075bc <_puts_r+0x84>
 8007598:	250a      	movs	r5, #10
 800759a:	e011      	b.n	80075c0 <_puts_r+0x88>
 800759c:	4b1b      	ldr	r3, [pc, #108]	; (800760c <_puts_r+0xd4>)
 800759e:	429c      	cmp	r4, r3
 80075a0:	d101      	bne.n	80075a6 <_puts_r+0x6e>
 80075a2:	68ac      	ldr	r4, [r5, #8]
 80075a4:	e7da      	b.n	800755c <_puts_r+0x24>
 80075a6:	4b1a      	ldr	r3, [pc, #104]	; (8007610 <_puts_r+0xd8>)
 80075a8:	429c      	cmp	r4, r3
 80075aa:	bf08      	it	eq
 80075ac:	68ec      	ldreq	r4, [r5, #12]
 80075ae:	e7d5      	b.n	800755c <_puts_r+0x24>
 80075b0:	4621      	mov	r1, r4
 80075b2:	4628      	mov	r0, r5
 80075b4:	f000 f956 	bl	8007864 <__swsetup_r>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	d0dd      	beq.n	8007578 <_puts_r+0x40>
 80075bc:	f04f 35ff 	mov.w	r5, #4294967295
 80075c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075c2:	07da      	lsls	r2, r3, #31
 80075c4:	d405      	bmi.n	80075d2 <_puts_r+0x9a>
 80075c6:	89a3      	ldrh	r3, [r4, #12]
 80075c8:	059b      	lsls	r3, r3, #22
 80075ca:	d402      	bmi.n	80075d2 <_puts_r+0x9a>
 80075cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075ce:	f001 f9ef 	bl	80089b0 <__retarget_lock_release_recursive>
 80075d2:	4628      	mov	r0, r5
 80075d4:	bd70      	pop	{r4, r5, r6, pc}
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	da04      	bge.n	80075e4 <_puts_r+0xac>
 80075da:	69a2      	ldr	r2, [r4, #24]
 80075dc:	429a      	cmp	r2, r3
 80075de:	dc06      	bgt.n	80075ee <_puts_r+0xb6>
 80075e0:	290a      	cmp	r1, #10
 80075e2:	d004      	beq.n	80075ee <_puts_r+0xb6>
 80075e4:	6823      	ldr	r3, [r4, #0]
 80075e6:	1c5a      	adds	r2, r3, #1
 80075e8:	6022      	str	r2, [r4, #0]
 80075ea:	7019      	strb	r1, [r3, #0]
 80075ec:	e7c5      	b.n	800757a <_puts_r+0x42>
 80075ee:	4622      	mov	r2, r4
 80075f0:	4628      	mov	r0, r5
 80075f2:	f000 f8e5 	bl	80077c0 <__swbuf_r>
 80075f6:	3001      	adds	r0, #1
 80075f8:	d1bf      	bne.n	800757a <_puts_r+0x42>
 80075fa:	e7df      	b.n	80075bc <_puts_r+0x84>
 80075fc:	6823      	ldr	r3, [r4, #0]
 80075fe:	250a      	movs	r5, #10
 8007600:	1c5a      	adds	r2, r3, #1
 8007602:	6022      	str	r2, [r4, #0]
 8007604:	701d      	strb	r5, [r3, #0]
 8007606:	e7db      	b.n	80075c0 <_puts_r+0x88>
 8007608:	08009a70 	.word	0x08009a70
 800760c:	08009a90 	.word	0x08009a90
 8007610:	08009a50 	.word	0x08009a50

08007614 <puts>:
 8007614:	4b02      	ldr	r3, [pc, #8]	; (8007620 <puts+0xc>)
 8007616:	4601      	mov	r1, r0
 8007618:	6818      	ldr	r0, [r3, #0]
 800761a:	f7ff bf8d 	b.w	8007538 <_puts_r>
 800761e:	bf00      	nop
 8007620:	20000038 	.word	0x20000038

08007624 <setbuf>:
 8007624:	2900      	cmp	r1, #0
 8007626:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800762a:	bf0c      	ite	eq
 800762c:	2202      	moveq	r2, #2
 800762e:	2200      	movne	r2, #0
 8007630:	f000 b800 	b.w	8007634 <setvbuf>

08007634 <setvbuf>:
 8007634:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007638:	461d      	mov	r5, r3
 800763a:	4b5d      	ldr	r3, [pc, #372]	; (80077b0 <setvbuf+0x17c>)
 800763c:	681f      	ldr	r7, [r3, #0]
 800763e:	4604      	mov	r4, r0
 8007640:	460e      	mov	r6, r1
 8007642:	4690      	mov	r8, r2
 8007644:	b127      	cbz	r7, 8007650 <setvbuf+0x1c>
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	b913      	cbnz	r3, 8007650 <setvbuf+0x1c>
 800764a:	4638      	mov	r0, r7
 800764c:	f001 f90c 	bl	8008868 <__sinit>
 8007650:	4b58      	ldr	r3, [pc, #352]	; (80077b4 <setvbuf+0x180>)
 8007652:	429c      	cmp	r4, r3
 8007654:	d167      	bne.n	8007726 <setvbuf+0xf2>
 8007656:	687c      	ldr	r4, [r7, #4]
 8007658:	f1b8 0f02 	cmp.w	r8, #2
 800765c:	d006      	beq.n	800766c <setvbuf+0x38>
 800765e:	f1b8 0f01 	cmp.w	r8, #1
 8007662:	f200 809f 	bhi.w	80077a4 <setvbuf+0x170>
 8007666:	2d00      	cmp	r5, #0
 8007668:	f2c0 809c 	blt.w	80077a4 <setvbuf+0x170>
 800766c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800766e:	07db      	lsls	r3, r3, #31
 8007670:	d405      	bmi.n	800767e <setvbuf+0x4a>
 8007672:	89a3      	ldrh	r3, [r4, #12]
 8007674:	0598      	lsls	r0, r3, #22
 8007676:	d402      	bmi.n	800767e <setvbuf+0x4a>
 8007678:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800767a:	f001 f998 	bl	80089ae <__retarget_lock_acquire_recursive>
 800767e:	4621      	mov	r1, r4
 8007680:	4638      	mov	r0, r7
 8007682:	f001 f85d 	bl	8008740 <_fflush_r>
 8007686:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007688:	b141      	cbz	r1, 800769c <setvbuf+0x68>
 800768a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800768e:	4299      	cmp	r1, r3
 8007690:	d002      	beq.n	8007698 <setvbuf+0x64>
 8007692:	4638      	mov	r0, r7
 8007694:	f001 fda2 	bl	80091dc <_free_r>
 8007698:	2300      	movs	r3, #0
 800769a:	6363      	str	r3, [r4, #52]	; 0x34
 800769c:	2300      	movs	r3, #0
 800769e:	61a3      	str	r3, [r4, #24]
 80076a0:	6063      	str	r3, [r4, #4]
 80076a2:	89a3      	ldrh	r3, [r4, #12]
 80076a4:	0619      	lsls	r1, r3, #24
 80076a6:	d503      	bpl.n	80076b0 <setvbuf+0x7c>
 80076a8:	6921      	ldr	r1, [r4, #16]
 80076aa:	4638      	mov	r0, r7
 80076ac:	f001 fd96 	bl	80091dc <_free_r>
 80076b0:	89a3      	ldrh	r3, [r4, #12]
 80076b2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80076b6:	f023 0303 	bic.w	r3, r3, #3
 80076ba:	f1b8 0f02 	cmp.w	r8, #2
 80076be:	81a3      	strh	r3, [r4, #12]
 80076c0:	d06c      	beq.n	800779c <setvbuf+0x168>
 80076c2:	ab01      	add	r3, sp, #4
 80076c4:	466a      	mov	r2, sp
 80076c6:	4621      	mov	r1, r4
 80076c8:	4638      	mov	r0, r7
 80076ca:	f001 f972 	bl	80089b2 <__swhatbuf_r>
 80076ce:	89a3      	ldrh	r3, [r4, #12]
 80076d0:	4318      	orrs	r0, r3
 80076d2:	81a0      	strh	r0, [r4, #12]
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	d130      	bne.n	800773a <setvbuf+0x106>
 80076d8:	9d00      	ldr	r5, [sp, #0]
 80076da:	4628      	mov	r0, r5
 80076dc:	f001 f9ce 	bl	8008a7c <malloc>
 80076e0:	4606      	mov	r6, r0
 80076e2:	2800      	cmp	r0, #0
 80076e4:	d155      	bne.n	8007792 <setvbuf+0x15e>
 80076e6:	f8dd 9000 	ldr.w	r9, [sp]
 80076ea:	45a9      	cmp	r9, r5
 80076ec:	d14a      	bne.n	8007784 <setvbuf+0x150>
 80076ee:	f04f 35ff 	mov.w	r5, #4294967295
 80076f2:	2200      	movs	r2, #0
 80076f4:	60a2      	str	r2, [r4, #8]
 80076f6:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80076fa:	6022      	str	r2, [r4, #0]
 80076fc:	6122      	str	r2, [r4, #16]
 80076fe:	2201      	movs	r2, #1
 8007700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007704:	6162      	str	r2, [r4, #20]
 8007706:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007708:	f043 0302 	orr.w	r3, r3, #2
 800770c:	07d2      	lsls	r2, r2, #31
 800770e:	81a3      	strh	r3, [r4, #12]
 8007710:	d405      	bmi.n	800771e <setvbuf+0xea>
 8007712:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007716:	d102      	bne.n	800771e <setvbuf+0xea>
 8007718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800771a:	f001 f949 	bl	80089b0 <__retarget_lock_release_recursive>
 800771e:	4628      	mov	r0, r5
 8007720:	b003      	add	sp, #12
 8007722:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007726:	4b24      	ldr	r3, [pc, #144]	; (80077b8 <setvbuf+0x184>)
 8007728:	429c      	cmp	r4, r3
 800772a:	d101      	bne.n	8007730 <setvbuf+0xfc>
 800772c:	68bc      	ldr	r4, [r7, #8]
 800772e:	e793      	b.n	8007658 <setvbuf+0x24>
 8007730:	4b22      	ldr	r3, [pc, #136]	; (80077bc <setvbuf+0x188>)
 8007732:	429c      	cmp	r4, r3
 8007734:	bf08      	it	eq
 8007736:	68fc      	ldreq	r4, [r7, #12]
 8007738:	e78e      	b.n	8007658 <setvbuf+0x24>
 800773a:	2e00      	cmp	r6, #0
 800773c:	d0cd      	beq.n	80076da <setvbuf+0xa6>
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	b913      	cbnz	r3, 8007748 <setvbuf+0x114>
 8007742:	4638      	mov	r0, r7
 8007744:	f001 f890 	bl	8008868 <__sinit>
 8007748:	f1b8 0f01 	cmp.w	r8, #1
 800774c:	bf08      	it	eq
 800774e:	89a3      	ldrheq	r3, [r4, #12]
 8007750:	6026      	str	r6, [r4, #0]
 8007752:	bf04      	itt	eq
 8007754:	f043 0301 	orreq.w	r3, r3, #1
 8007758:	81a3      	strheq	r3, [r4, #12]
 800775a:	89a2      	ldrh	r2, [r4, #12]
 800775c:	f012 0308 	ands.w	r3, r2, #8
 8007760:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007764:	d01c      	beq.n	80077a0 <setvbuf+0x16c>
 8007766:	07d3      	lsls	r3, r2, #31
 8007768:	bf41      	itttt	mi
 800776a:	2300      	movmi	r3, #0
 800776c:	426d      	negmi	r5, r5
 800776e:	60a3      	strmi	r3, [r4, #8]
 8007770:	61a5      	strmi	r5, [r4, #24]
 8007772:	bf58      	it	pl
 8007774:	60a5      	strpl	r5, [r4, #8]
 8007776:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007778:	f015 0501 	ands.w	r5, r5, #1
 800777c:	d115      	bne.n	80077aa <setvbuf+0x176>
 800777e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007782:	e7c8      	b.n	8007716 <setvbuf+0xe2>
 8007784:	4648      	mov	r0, r9
 8007786:	f001 f979 	bl	8008a7c <malloc>
 800778a:	4606      	mov	r6, r0
 800778c:	2800      	cmp	r0, #0
 800778e:	d0ae      	beq.n	80076ee <setvbuf+0xba>
 8007790:	464d      	mov	r5, r9
 8007792:	89a3      	ldrh	r3, [r4, #12]
 8007794:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007798:	81a3      	strh	r3, [r4, #12]
 800779a:	e7d0      	b.n	800773e <setvbuf+0x10a>
 800779c:	2500      	movs	r5, #0
 800779e:	e7a8      	b.n	80076f2 <setvbuf+0xbe>
 80077a0:	60a3      	str	r3, [r4, #8]
 80077a2:	e7e8      	b.n	8007776 <setvbuf+0x142>
 80077a4:	f04f 35ff 	mov.w	r5, #4294967295
 80077a8:	e7b9      	b.n	800771e <setvbuf+0xea>
 80077aa:	2500      	movs	r5, #0
 80077ac:	e7b7      	b.n	800771e <setvbuf+0xea>
 80077ae:	bf00      	nop
 80077b0:	20000038 	.word	0x20000038
 80077b4:	08009a70 	.word	0x08009a70
 80077b8:	08009a90 	.word	0x08009a90
 80077bc:	08009a50 	.word	0x08009a50

080077c0 <__swbuf_r>:
 80077c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077c2:	460e      	mov	r6, r1
 80077c4:	4614      	mov	r4, r2
 80077c6:	4605      	mov	r5, r0
 80077c8:	b118      	cbz	r0, 80077d2 <__swbuf_r+0x12>
 80077ca:	6983      	ldr	r3, [r0, #24]
 80077cc:	b90b      	cbnz	r3, 80077d2 <__swbuf_r+0x12>
 80077ce:	f001 f84b 	bl	8008868 <__sinit>
 80077d2:	4b21      	ldr	r3, [pc, #132]	; (8007858 <__swbuf_r+0x98>)
 80077d4:	429c      	cmp	r4, r3
 80077d6:	d12b      	bne.n	8007830 <__swbuf_r+0x70>
 80077d8:	686c      	ldr	r4, [r5, #4]
 80077da:	69a3      	ldr	r3, [r4, #24]
 80077dc:	60a3      	str	r3, [r4, #8]
 80077de:	89a3      	ldrh	r3, [r4, #12]
 80077e0:	071a      	lsls	r2, r3, #28
 80077e2:	d52f      	bpl.n	8007844 <__swbuf_r+0x84>
 80077e4:	6923      	ldr	r3, [r4, #16]
 80077e6:	b36b      	cbz	r3, 8007844 <__swbuf_r+0x84>
 80077e8:	6923      	ldr	r3, [r4, #16]
 80077ea:	6820      	ldr	r0, [r4, #0]
 80077ec:	1ac0      	subs	r0, r0, r3
 80077ee:	6963      	ldr	r3, [r4, #20]
 80077f0:	b2f6      	uxtb	r6, r6
 80077f2:	4283      	cmp	r3, r0
 80077f4:	4637      	mov	r7, r6
 80077f6:	dc04      	bgt.n	8007802 <__swbuf_r+0x42>
 80077f8:	4621      	mov	r1, r4
 80077fa:	4628      	mov	r0, r5
 80077fc:	f000 ffa0 	bl	8008740 <_fflush_r>
 8007800:	bb30      	cbnz	r0, 8007850 <__swbuf_r+0x90>
 8007802:	68a3      	ldr	r3, [r4, #8]
 8007804:	3b01      	subs	r3, #1
 8007806:	60a3      	str	r3, [r4, #8]
 8007808:	6823      	ldr	r3, [r4, #0]
 800780a:	1c5a      	adds	r2, r3, #1
 800780c:	6022      	str	r2, [r4, #0]
 800780e:	701e      	strb	r6, [r3, #0]
 8007810:	6963      	ldr	r3, [r4, #20]
 8007812:	3001      	adds	r0, #1
 8007814:	4283      	cmp	r3, r0
 8007816:	d004      	beq.n	8007822 <__swbuf_r+0x62>
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	07db      	lsls	r3, r3, #31
 800781c:	d506      	bpl.n	800782c <__swbuf_r+0x6c>
 800781e:	2e0a      	cmp	r6, #10
 8007820:	d104      	bne.n	800782c <__swbuf_r+0x6c>
 8007822:	4621      	mov	r1, r4
 8007824:	4628      	mov	r0, r5
 8007826:	f000 ff8b 	bl	8008740 <_fflush_r>
 800782a:	b988      	cbnz	r0, 8007850 <__swbuf_r+0x90>
 800782c:	4638      	mov	r0, r7
 800782e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007830:	4b0a      	ldr	r3, [pc, #40]	; (800785c <__swbuf_r+0x9c>)
 8007832:	429c      	cmp	r4, r3
 8007834:	d101      	bne.n	800783a <__swbuf_r+0x7a>
 8007836:	68ac      	ldr	r4, [r5, #8]
 8007838:	e7cf      	b.n	80077da <__swbuf_r+0x1a>
 800783a:	4b09      	ldr	r3, [pc, #36]	; (8007860 <__swbuf_r+0xa0>)
 800783c:	429c      	cmp	r4, r3
 800783e:	bf08      	it	eq
 8007840:	68ec      	ldreq	r4, [r5, #12]
 8007842:	e7ca      	b.n	80077da <__swbuf_r+0x1a>
 8007844:	4621      	mov	r1, r4
 8007846:	4628      	mov	r0, r5
 8007848:	f000 f80c 	bl	8007864 <__swsetup_r>
 800784c:	2800      	cmp	r0, #0
 800784e:	d0cb      	beq.n	80077e8 <__swbuf_r+0x28>
 8007850:	f04f 37ff 	mov.w	r7, #4294967295
 8007854:	e7ea      	b.n	800782c <__swbuf_r+0x6c>
 8007856:	bf00      	nop
 8007858:	08009a70 	.word	0x08009a70
 800785c:	08009a90 	.word	0x08009a90
 8007860:	08009a50 	.word	0x08009a50

08007864 <__swsetup_r>:
 8007864:	4b32      	ldr	r3, [pc, #200]	; (8007930 <__swsetup_r+0xcc>)
 8007866:	b570      	push	{r4, r5, r6, lr}
 8007868:	681d      	ldr	r5, [r3, #0]
 800786a:	4606      	mov	r6, r0
 800786c:	460c      	mov	r4, r1
 800786e:	b125      	cbz	r5, 800787a <__swsetup_r+0x16>
 8007870:	69ab      	ldr	r3, [r5, #24]
 8007872:	b913      	cbnz	r3, 800787a <__swsetup_r+0x16>
 8007874:	4628      	mov	r0, r5
 8007876:	f000 fff7 	bl	8008868 <__sinit>
 800787a:	4b2e      	ldr	r3, [pc, #184]	; (8007934 <__swsetup_r+0xd0>)
 800787c:	429c      	cmp	r4, r3
 800787e:	d10f      	bne.n	80078a0 <__swsetup_r+0x3c>
 8007880:	686c      	ldr	r4, [r5, #4]
 8007882:	89a3      	ldrh	r3, [r4, #12]
 8007884:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007888:	0719      	lsls	r1, r3, #28
 800788a:	d42c      	bmi.n	80078e6 <__swsetup_r+0x82>
 800788c:	06dd      	lsls	r5, r3, #27
 800788e:	d411      	bmi.n	80078b4 <__swsetup_r+0x50>
 8007890:	2309      	movs	r3, #9
 8007892:	6033      	str	r3, [r6, #0]
 8007894:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007898:	81a3      	strh	r3, [r4, #12]
 800789a:	f04f 30ff 	mov.w	r0, #4294967295
 800789e:	e03e      	b.n	800791e <__swsetup_r+0xba>
 80078a0:	4b25      	ldr	r3, [pc, #148]	; (8007938 <__swsetup_r+0xd4>)
 80078a2:	429c      	cmp	r4, r3
 80078a4:	d101      	bne.n	80078aa <__swsetup_r+0x46>
 80078a6:	68ac      	ldr	r4, [r5, #8]
 80078a8:	e7eb      	b.n	8007882 <__swsetup_r+0x1e>
 80078aa:	4b24      	ldr	r3, [pc, #144]	; (800793c <__swsetup_r+0xd8>)
 80078ac:	429c      	cmp	r4, r3
 80078ae:	bf08      	it	eq
 80078b0:	68ec      	ldreq	r4, [r5, #12]
 80078b2:	e7e6      	b.n	8007882 <__swsetup_r+0x1e>
 80078b4:	0758      	lsls	r0, r3, #29
 80078b6:	d512      	bpl.n	80078de <__swsetup_r+0x7a>
 80078b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078ba:	b141      	cbz	r1, 80078ce <__swsetup_r+0x6a>
 80078bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078c0:	4299      	cmp	r1, r3
 80078c2:	d002      	beq.n	80078ca <__swsetup_r+0x66>
 80078c4:	4630      	mov	r0, r6
 80078c6:	f001 fc89 	bl	80091dc <_free_r>
 80078ca:	2300      	movs	r3, #0
 80078cc:	6363      	str	r3, [r4, #52]	; 0x34
 80078ce:	89a3      	ldrh	r3, [r4, #12]
 80078d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078d4:	81a3      	strh	r3, [r4, #12]
 80078d6:	2300      	movs	r3, #0
 80078d8:	6063      	str	r3, [r4, #4]
 80078da:	6923      	ldr	r3, [r4, #16]
 80078dc:	6023      	str	r3, [r4, #0]
 80078de:	89a3      	ldrh	r3, [r4, #12]
 80078e0:	f043 0308 	orr.w	r3, r3, #8
 80078e4:	81a3      	strh	r3, [r4, #12]
 80078e6:	6923      	ldr	r3, [r4, #16]
 80078e8:	b94b      	cbnz	r3, 80078fe <__swsetup_r+0x9a>
 80078ea:	89a3      	ldrh	r3, [r4, #12]
 80078ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078f4:	d003      	beq.n	80078fe <__swsetup_r+0x9a>
 80078f6:	4621      	mov	r1, r4
 80078f8:	4630      	mov	r0, r6
 80078fa:	f001 f87f 	bl	80089fc <__smakebuf_r>
 80078fe:	89a0      	ldrh	r0, [r4, #12]
 8007900:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007904:	f010 0301 	ands.w	r3, r0, #1
 8007908:	d00a      	beq.n	8007920 <__swsetup_r+0xbc>
 800790a:	2300      	movs	r3, #0
 800790c:	60a3      	str	r3, [r4, #8]
 800790e:	6963      	ldr	r3, [r4, #20]
 8007910:	425b      	negs	r3, r3
 8007912:	61a3      	str	r3, [r4, #24]
 8007914:	6923      	ldr	r3, [r4, #16]
 8007916:	b943      	cbnz	r3, 800792a <__swsetup_r+0xc6>
 8007918:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800791c:	d1ba      	bne.n	8007894 <__swsetup_r+0x30>
 800791e:	bd70      	pop	{r4, r5, r6, pc}
 8007920:	0781      	lsls	r1, r0, #30
 8007922:	bf58      	it	pl
 8007924:	6963      	ldrpl	r3, [r4, #20]
 8007926:	60a3      	str	r3, [r4, #8]
 8007928:	e7f4      	b.n	8007914 <__swsetup_r+0xb0>
 800792a:	2000      	movs	r0, #0
 800792c:	e7f7      	b.n	800791e <__swsetup_r+0xba>
 800792e:	bf00      	nop
 8007930:	20000038 	.word	0x20000038
 8007934:	08009a70 	.word	0x08009a70
 8007938:	08009a90 	.word	0x08009a90
 800793c:	08009a50 	.word	0x08009a50

08007940 <quorem>:
 8007940:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007944:	6903      	ldr	r3, [r0, #16]
 8007946:	690c      	ldr	r4, [r1, #16]
 8007948:	42a3      	cmp	r3, r4
 800794a:	4607      	mov	r7, r0
 800794c:	f2c0 8081 	blt.w	8007a52 <quorem+0x112>
 8007950:	3c01      	subs	r4, #1
 8007952:	f101 0814 	add.w	r8, r1, #20
 8007956:	f100 0514 	add.w	r5, r0, #20
 800795a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800795e:	9301      	str	r3, [sp, #4]
 8007960:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007964:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007968:	3301      	adds	r3, #1
 800796a:	429a      	cmp	r2, r3
 800796c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007970:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007974:	fbb2 f6f3 	udiv	r6, r2, r3
 8007978:	d331      	bcc.n	80079de <quorem+0x9e>
 800797a:	f04f 0e00 	mov.w	lr, #0
 800797e:	4640      	mov	r0, r8
 8007980:	46ac      	mov	ip, r5
 8007982:	46f2      	mov	sl, lr
 8007984:	f850 2b04 	ldr.w	r2, [r0], #4
 8007988:	b293      	uxth	r3, r2
 800798a:	fb06 e303 	mla	r3, r6, r3, lr
 800798e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007992:	b29b      	uxth	r3, r3
 8007994:	ebaa 0303 	sub.w	r3, sl, r3
 8007998:	f8dc a000 	ldr.w	sl, [ip]
 800799c:	0c12      	lsrs	r2, r2, #16
 800799e:	fa13 f38a 	uxtah	r3, r3, sl
 80079a2:	fb06 e202 	mla	r2, r6, r2, lr
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	9b00      	ldr	r3, [sp, #0]
 80079aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80079ae:	b292      	uxth	r2, r2
 80079b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80079b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80079b8:	f8bd 3000 	ldrh.w	r3, [sp]
 80079bc:	4581      	cmp	r9, r0
 80079be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079c2:	f84c 3b04 	str.w	r3, [ip], #4
 80079c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80079ca:	d2db      	bcs.n	8007984 <quorem+0x44>
 80079cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80079d0:	b92b      	cbnz	r3, 80079de <quorem+0x9e>
 80079d2:	9b01      	ldr	r3, [sp, #4]
 80079d4:	3b04      	subs	r3, #4
 80079d6:	429d      	cmp	r5, r3
 80079d8:	461a      	mov	r2, r3
 80079da:	d32e      	bcc.n	8007a3a <quorem+0xfa>
 80079dc:	613c      	str	r4, [r7, #16]
 80079de:	4638      	mov	r0, r7
 80079e0:	f001 fae4 	bl	8008fac <__mcmp>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	db24      	blt.n	8007a32 <quorem+0xf2>
 80079e8:	3601      	adds	r6, #1
 80079ea:	4628      	mov	r0, r5
 80079ec:	f04f 0c00 	mov.w	ip, #0
 80079f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80079f4:	f8d0 e000 	ldr.w	lr, [r0]
 80079f8:	b293      	uxth	r3, r2
 80079fa:	ebac 0303 	sub.w	r3, ip, r3
 80079fe:	0c12      	lsrs	r2, r2, #16
 8007a00:	fa13 f38e 	uxtah	r3, r3, lr
 8007a04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007a08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a12:	45c1      	cmp	r9, r8
 8007a14:	f840 3b04 	str.w	r3, [r0], #4
 8007a18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007a1c:	d2e8      	bcs.n	80079f0 <quorem+0xb0>
 8007a1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a26:	b922      	cbnz	r2, 8007a32 <quorem+0xf2>
 8007a28:	3b04      	subs	r3, #4
 8007a2a:	429d      	cmp	r5, r3
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	d30a      	bcc.n	8007a46 <quorem+0x106>
 8007a30:	613c      	str	r4, [r7, #16]
 8007a32:	4630      	mov	r0, r6
 8007a34:	b003      	add	sp, #12
 8007a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a3a:	6812      	ldr	r2, [r2, #0]
 8007a3c:	3b04      	subs	r3, #4
 8007a3e:	2a00      	cmp	r2, #0
 8007a40:	d1cc      	bne.n	80079dc <quorem+0x9c>
 8007a42:	3c01      	subs	r4, #1
 8007a44:	e7c7      	b.n	80079d6 <quorem+0x96>
 8007a46:	6812      	ldr	r2, [r2, #0]
 8007a48:	3b04      	subs	r3, #4
 8007a4a:	2a00      	cmp	r2, #0
 8007a4c:	d1f0      	bne.n	8007a30 <quorem+0xf0>
 8007a4e:	3c01      	subs	r4, #1
 8007a50:	e7eb      	b.n	8007a2a <quorem+0xea>
 8007a52:	2000      	movs	r0, #0
 8007a54:	e7ee      	b.n	8007a34 <quorem+0xf4>
	...

08007a58 <_dtoa_r>:
 8007a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a5c:	ed2d 8b04 	vpush	{d8-d9}
 8007a60:	ec57 6b10 	vmov	r6, r7, d0
 8007a64:	b093      	sub	sp, #76	; 0x4c
 8007a66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007a68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007a6c:	9106      	str	r1, [sp, #24]
 8007a6e:	ee10 aa10 	vmov	sl, s0
 8007a72:	4604      	mov	r4, r0
 8007a74:	9209      	str	r2, [sp, #36]	; 0x24
 8007a76:	930c      	str	r3, [sp, #48]	; 0x30
 8007a78:	46bb      	mov	fp, r7
 8007a7a:	b975      	cbnz	r5, 8007a9a <_dtoa_r+0x42>
 8007a7c:	2010      	movs	r0, #16
 8007a7e:	f000 fffd 	bl	8008a7c <malloc>
 8007a82:	4602      	mov	r2, r0
 8007a84:	6260      	str	r0, [r4, #36]	; 0x24
 8007a86:	b920      	cbnz	r0, 8007a92 <_dtoa_r+0x3a>
 8007a88:	4ba7      	ldr	r3, [pc, #668]	; (8007d28 <_dtoa_r+0x2d0>)
 8007a8a:	21ea      	movs	r1, #234	; 0xea
 8007a8c:	48a7      	ldr	r0, [pc, #668]	; (8007d2c <_dtoa_r+0x2d4>)
 8007a8e:	f001 fe45 	bl	800971c <__assert_func>
 8007a92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007a96:	6005      	str	r5, [r0, #0]
 8007a98:	60c5      	str	r5, [r0, #12]
 8007a9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a9c:	6819      	ldr	r1, [r3, #0]
 8007a9e:	b151      	cbz	r1, 8007ab6 <_dtoa_r+0x5e>
 8007aa0:	685a      	ldr	r2, [r3, #4]
 8007aa2:	604a      	str	r2, [r1, #4]
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	4093      	lsls	r3, r2
 8007aa8:	608b      	str	r3, [r1, #8]
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f001 f83c 	bl	8008b28 <_Bfree>
 8007ab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	1e3b      	subs	r3, r7, #0
 8007ab8:	bfaa      	itet	ge
 8007aba:	2300      	movge	r3, #0
 8007abc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007ac0:	f8c8 3000 	strge.w	r3, [r8]
 8007ac4:	4b9a      	ldr	r3, [pc, #616]	; (8007d30 <_dtoa_r+0x2d8>)
 8007ac6:	bfbc      	itt	lt
 8007ac8:	2201      	movlt	r2, #1
 8007aca:	f8c8 2000 	strlt.w	r2, [r8]
 8007ace:	ea33 030b 	bics.w	r3, r3, fp
 8007ad2:	d11b      	bne.n	8007b0c <_dtoa_r+0xb4>
 8007ad4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ad6:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ada:	6013      	str	r3, [r2, #0]
 8007adc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ae0:	4333      	orrs	r3, r6
 8007ae2:	f000 8592 	beq.w	800860a <_dtoa_r+0xbb2>
 8007ae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ae8:	b963      	cbnz	r3, 8007b04 <_dtoa_r+0xac>
 8007aea:	4b92      	ldr	r3, [pc, #584]	; (8007d34 <_dtoa_r+0x2dc>)
 8007aec:	e022      	b.n	8007b34 <_dtoa_r+0xdc>
 8007aee:	4b92      	ldr	r3, [pc, #584]	; (8007d38 <_dtoa_r+0x2e0>)
 8007af0:	9301      	str	r3, [sp, #4]
 8007af2:	3308      	adds	r3, #8
 8007af4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007af6:	6013      	str	r3, [r2, #0]
 8007af8:	9801      	ldr	r0, [sp, #4]
 8007afa:	b013      	add	sp, #76	; 0x4c
 8007afc:	ecbd 8b04 	vpop	{d8-d9}
 8007b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b04:	4b8b      	ldr	r3, [pc, #556]	; (8007d34 <_dtoa_r+0x2dc>)
 8007b06:	9301      	str	r3, [sp, #4]
 8007b08:	3303      	adds	r3, #3
 8007b0a:	e7f3      	b.n	8007af4 <_dtoa_r+0x9c>
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	2300      	movs	r3, #0
 8007b10:	4650      	mov	r0, sl
 8007b12:	4659      	mov	r1, fp
 8007b14:	f7f9 f800 	bl	8000b18 <__aeabi_dcmpeq>
 8007b18:	ec4b ab19 	vmov	d9, sl, fp
 8007b1c:	4680      	mov	r8, r0
 8007b1e:	b158      	cbz	r0, 8007b38 <_dtoa_r+0xe0>
 8007b20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b22:	2301      	movs	r3, #1
 8007b24:	6013      	str	r3, [r2, #0]
 8007b26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f000 856b 	beq.w	8008604 <_dtoa_r+0xbac>
 8007b2e:	4883      	ldr	r0, [pc, #524]	; (8007d3c <_dtoa_r+0x2e4>)
 8007b30:	6018      	str	r0, [r3, #0]
 8007b32:	1e43      	subs	r3, r0, #1
 8007b34:	9301      	str	r3, [sp, #4]
 8007b36:	e7df      	b.n	8007af8 <_dtoa_r+0xa0>
 8007b38:	ec4b ab10 	vmov	d0, sl, fp
 8007b3c:	aa10      	add	r2, sp, #64	; 0x40
 8007b3e:	a911      	add	r1, sp, #68	; 0x44
 8007b40:	4620      	mov	r0, r4
 8007b42:	f001 fad9 	bl	80090f8 <__d2b>
 8007b46:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007b4a:	ee08 0a10 	vmov	s16, r0
 8007b4e:	2d00      	cmp	r5, #0
 8007b50:	f000 8084 	beq.w	8007c5c <_dtoa_r+0x204>
 8007b54:	ee19 3a90 	vmov	r3, s19
 8007b58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b5c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007b60:	4656      	mov	r6, sl
 8007b62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007b66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007b6a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007b6e:	4b74      	ldr	r3, [pc, #464]	; (8007d40 <_dtoa_r+0x2e8>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	4630      	mov	r0, r6
 8007b74:	4639      	mov	r1, r7
 8007b76:	f7f8 fbaf 	bl	80002d8 <__aeabi_dsub>
 8007b7a:	a365      	add	r3, pc, #404	; (adr r3, 8007d10 <_dtoa_r+0x2b8>)
 8007b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b80:	f7f8 fd62 	bl	8000648 <__aeabi_dmul>
 8007b84:	a364      	add	r3, pc, #400	; (adr r3, 8007d18 <_dtoa_r+0x2c0>)
 8007b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8a:	f7f8 fba7 	bl	80002dc <__adddf3>
 8007b8e:	4606      	mov	r6, r0
 8007b90:	4628      	mov	r0, r5
 8007b92:	460f      	mov	r7, r1
 8007b94:	f7f8 fcee 	bl	8000574 <__aeabi_i2d>
 8007b98:	a361      	add	r3, pc, #388	; (adr r3, 8007d20 <_dtoa_r+0x2c8>)
 8007b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9e:	f7f8 fd53 	bl	8000648 <__aeabi_dmul>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	4630      	mov	r0, r6
 8007ba8:	4639      	mov	r1, r7
 8007baa:	f7f8 fb97 	bl	80002dc <__adddf3>
 8007bae:	4606      	mov	r6, r0
 8007bb0:	460f      	mov	r7, r1
 8007bb2:	f7f8 fff9 	bl	8000ba8 <__aeabi_d2iz>
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	9000      	str	r0, [sp, #0]
 8007bba:	2300      	movs	r3, #0
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	f7f8 ffb4 	bl	8000b2c <__aeabi_dcmplt>
 8007bc4:	b150      	cbz	r0, 8007bdc <_dtoa_r+0x184>
 8007bc6:	9800      	ldr	r0, [sp, #0]
 8007bc8:	f7f8 fcd4 	bl	8000574 <__aeabi_i2d>
 8007bcc:	4632      	mov	r2, r6
 8007bce:	463b      	mov	r3, r7
 8007bd0:	f7f8 ffa2 	bl	8000b18 <__aeabi_dcmpeq>
 8007bd4:	b910      	cbnz	r0, 8007bdc <_dtoa_r+0x184>
 8007bd6:	9b00      	ldr	r3, [sp, #0]
 8007bd8:	3b01      	subs	r3, #1
 8007bda:	9300      	str	r3, [sp, #0]
 8007bdc:	9b00      	ldr	r3, [sp, #0]
 8007bde:	2b16      	cmp	r3, #22
 8007be0:	d85a      	bhi.n	8007c98 <_dtoa_r+0x240>
 8007be2:	9a00      	ldr	r2, [sp, #0]
 8007be4:	4b57      	ldr	r3, [pc, #348]	; (8007d44 <_dtoa_r+0x2ec>)
 8007be6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bee:	ec51 0b19 	vmov	r0, r1, d9
 8007bf2:	f7f8 ff9b 	bl	8000b2c <__aeabi_dcmplt>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	d050      	beq.n	8007c9c <_dtoa_r+0x244>
 8007bfa:	9b00      	ldr	r3, [sp, #0]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	9300      	str	r3, [sp, #0]
 8007c00:	2300      	movs	r3, #0
 8007c02:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c06:	1b5d      	subs	r5, r3, r5
 8007c08:	1e6b      	subs	r3, r5, #1
 8007c0a:	9305      	str	r3, [sp, #20]
 8007c0c:	bf45      	ittet	mi
 8007c0e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007c12:	9304      	strmi	r3, [sp, #16]
 8007c14:	2300      	movpl	r3, #0
 8007c16:	2300      	movmi	r3, #0
 8007c18:	bf4c      	ite	mi
 8007c1a:	9305      	strmi	r3, [sp, #20]
 8007c1c:	9304      	strpl	r3, [sp, #16]
 8007c1e:	9b00      	ldr	r3, [sp, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	db3d      	blt.n	8007ca0 <_dtoa_r+0x248>
 8007c24:	9b05      	ldr	r3, [sp, #20]
 8007c26:	9a00      	ldr	r2, [sp, #0]
 8007c28:	920a      	str	r2, [sp, #40]	; 0x28
 8007c2a:	4413      	add	r3, r2
 8007c2c:	9305      	str	r3, [sp, #20]
 8007c2e:	2300      	movs	r3, #0
 8007c30:	9307      	str	r3, [sp, #28]
 8007c32:	9b06      	ldr	r3, [sp, #24]
 8007c34:	2b09      	cmp	r3, #9
 8007c36:	f200 8089 	bhi.w	8007d4c <_dtoa_r+0x2f4>
 8007c3a:	2b05      	cmp	r3, #5
 8007c3c:	bfc4      	itt	gt
 8007c3e:	3b04      	subgt	r3, #4
 8007c40:	9306      	strgt	r3, [sp, #24]
 8007c42:	9b06      	ldr	r3, [sp, #24]
 8007c44:	f1a3 0302 	sub.w	r3, r3, #2
 8007c48:	bfcc      	ite	gt
 8007c4a:	2500      	movgt	r5, #0
 8007c4c:	2501      	movle	r5, #1
 8007c4e:	2b03      	cmp	r3, #3
 8007c50:	f200 8087 	bhi.w	8007d62 <_dtoa_r+0x30a>
 8007c54:	e8df f003 	tbb	[pc, r3]
 8007c58:	59383a2d 	.word	0x59383a2d
 8007c5c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007c60:	441d      	add	r5, r3
 8007c62:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007c66:	2b20      	cmp	r3, #32
 8007c68:	bfc1      	itttt	gt
 8007c6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007c6e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007c72:	fa0b f303 	lslgt.w	r3, fp, r3
 8007c76:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007c7a:	bfda      	itte	le
 8007c7c:	f1c3 0320 	rsble	r3, r3, #32
 8007c80:	fa06 f003 	lslle.w	r0, r6, r3
 8007c84:	4318      	orrgt	r0, r3
 8007c86:	f7f8 fc65 	bl	8000554 <__aeabi_ui2d>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	4606      	mov	r6, r0
 8007c8e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007c92:	3d01      	subs	r5, #1
 8007c94:	930e      	str	r3, [sp, #56]	; 0x38
 8007c96:	e76a      	b.n	8007b6e <_dtoa_r+0x116>
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e7b2      	b.n	8007c02 <_dtoa_r+0x1aa>
 8007c9c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007c9e:	e7b1      	b.n	8007c04 <_dtoa_r+0x1ac>
 8007ca0:	9b04      	ldr	r3, [sp, #16]
 8007ca2:	9a00      	ldr	r2, [sp, #0]
 8007ca4:	1a9b      	subs	r3, r3, r2
 8007ca6:	9304      	str	r3, [sp, #16]
 8007ca8:	4253      	negs	r3, r2
 8007caa:	9307      	str	r3, [sp, #28]
 8007cac:	2300      	movs	r3, #0
 8007cae:	930a      	str	r3, [sp, #40]	; 0x28
 8007cb0:	e7bf      	b.n	8007c32 <_dtoa_r+0x1da>
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	9308      	str	r3, [sp, #32]
 8007cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	dc55      	bgt.n	8007d68 <_dtoa_r+0x310>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	9209      	str	r2, [sp, #36]	; 0x24
 8007cc6:	e00c      	b.n	8007ce2 <_dtoa_r+0x28a>
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e7f3      	b.n	8007cb4 <_dtoa_r+0x25c>
 8007ccc:	2300      	movs	r3, #0
 8007cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cd0:	9308      	str	r3, [sp, #32]
 8007cd2:	9b00      	ldr	r3, [sp, #0]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	9302      	str	r3, [sp, #8]
 8007cd8:	3301      	adds	r3, #1
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	9303      	str	r3, [sp, #12]
 8007cde:	bfb8      	it	lt
 8007ce0:	2301      	movlt	r3, #1
 8007ce2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	6042      	str	r2, [r0, #4]
 8007ce8:	2204      	movs	r2, #4
 8007cea:	f102 0614 	add.w	r6, r2, #20
 8007cee:	429e      	cmp	r6, r3
 8007cf0:	6841      	ldr	r1, [r0, #4]
 8007cf2:	d93d      	bls.n	8007d70 <_dtoa_r+0x318>
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	f000 fed7 	bl	8008aa8 <_Balloc>
 8007cfa:	9001      	str	r0, [sp, #4]
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d13b      	bne.n	8007d78 <_dtoa_r+0x320>
 8007d00:	4b11      	ldr	r3, [pc, #68]	; (8007d48 <_dtoa_r+0x2f0>)
 8007d02:	4602      	mov	r2, r0
 8007d04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007d08:	e6c0      	b.n	8007a8c <_dtoa_r+0x34>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e7df      	b.n	8007cce <_dtoa_r+0x276>
 8007d0e:	bf00      	nop
 8007d10:	636f4361 	.word	0x636f4361
 8007d14:	3fd287a7 	.word	0x3fd287a7
 8007d18:	8b60c8b3 	.word	0x8b60c8b3
 8007d1c:	3fc68a28 	.word	0x3fc68a28
 8007d20:	509f79fb 	.word	0x509f79fb
 8007d24:	3fd34413 	.word	0x3fd34413
 8007d28:	080099cd 	.word	0x080099cd
 8007d2c:	080099e4 	.word	0x080099e4
 8007d30:	7ff00000 	.word	0x7ff00000
 8007d34:	080099c9 	.word	0x080099c9
 8007d38:	080099c0 	.word	0x080099c0
 8007d3c:	0800999d 	.word	0x0800999d
 8007d40:	3ff80000 	.word	0x3ff80000
 8007d44:	08009b38 	.word	0x08009b38
 8007d48:	08009a3f 	.word	0x08009a3f
 8007d4c:	2501      	movs	r5, #1
 8007d4e:	2300      	movs	r3, #0
 8007d50:	9306      	str	r3, [sp, #24]
 8007d52:	9508      	str	r5, [sp, #32]
 8007d54:	f04f 33ff 	mov.w	r3, #4294967295
 8007d58:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	2312      	movs	r3, #18
 8007d60:	e7b0      	b.n	8007cc4 <_dtoa_r+0x26c>
 8007d62:	2301      	movs	r3, #1
 8007d64:	9308      	str	r3, [sp, #32]
 8007d66:	e7f5      	b.n	8007d54 <_dtoa_r+0x2fc>
 8007d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d6a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d6e:	e7b8      	b.n	8007ce2 <_dtoa_r+0x28a>
 8007d70:	3101      	adds	r1, #1
 8007d72:	6041      	str	r1, [r0, #4]
 8007d74:	0052      	lsls	r2, r2, #1
 8007d76:	e7b8      	b.n	8007cea <_dtoa_r+0x292>
 8007d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d7a:	9a01      	ldr	r2, [sp, #4]
 8007d7c:	601a      	str	r2, [r3, #0]
 8007d7e:	9b03      	ldr	r3, [sp, #12]
 8007d80:	2b0e      	cmp	r3, #14
 8007d82:	f200 809d 	bhi.w	8007ec0 <_dtoa_r+0x468>
 8007d86:	2d00      	cmp	r5, #0
 8007d88:	f000 809a 	beq.w	8007ec0 <_dtoa_r+0x468>
 8007d8c:	9b00      	ldr	r3, [sp, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	dd32      	ble.n	8007df8 <_dtoa_r+0x3a0>
 8007d92:	4ab7      	ldr	r2, [pc, #732]	; (8008070 <_dtoa_r+0x618>)
 8007d94:	f003 030f 	and.w	r3, r3, #15
 8007d98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007d9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007da0:	9b00      	ldr	r3, [sp, #0]
 8007da2:	05d8      	lsls	r0, r3, #23
 8007da4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007da8:	d516      	bpl.n	8007dd8 <_dtoa_r+0x380>
 8007daa:	4bb2      	ldr	r3, [pc, #712]	; (8008074 <_dtoa_r+0x61c>)
 8007dac:	ec51 0b19 	vmov	r0, r1, d9
 8007db0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007db4:	f7f8 fd72 	bl	800089c <__aeabi_ddiv>
 8007db8:	f007 070f 	and.w	r7, r7, #15
 8007dbc:	4682      	mov	sl, r0
 8007dbe:	468b      	mov	fp, r1
 8007dc0:	2503      	movs	r5, #3
 8007dc2:	4eac      	ldr	r6, [pc, #688]	; (8008074 <_dtoa_r+0x61c>)
 8007dc4:	b957      	cbnz	r7, 8007ddc <_dtoa_r+0x384>
 8007dc6:	4642      	mov	r2, r8
 8007dc8:	464b      	mov	r3, r9
 8007dca:	4650      	mov	r0, sl
 8007dcc:	4659      	mov	r1, fp
 8007dce:	f7f8 fd65 	bl	800089c <__aeabi_ddiv>
 8007dd2:	4682      	mov	sl, r0
 8007dd4:	468b      	mov	fp, r1
 8007dd6:	e028      	b.n	8007e2a <_dtoa_r+0x3d2>
 8007dd8:	2502      	movs	r5, #2
 8007dda:	e7f2      	b.n	8007dc2 <_dtoa_r+0x36a>
 8007ddc:	07f9      	lsls	r1, r7, #31
 8007dde:	d508      	bpl.n	8007df2 <_dtoa_r+0x39a>
 8007de0:	4640      	mov	r0, r8
 8007de2:	4649      	mov	r1, r9
 8007de4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007de8:	f7f8 fc2e 	bl	8000648 <__aeabi_dmul>
 8007dec:	3501      	adds	r5, #1
 8007dee:	4680      	mov	r8, r0
 8007df0:	4689      	mov	r9, r1
 8007df2:	107f      	asrs	r7, r7, #1
 8007df4:	3608      	adds	r6, #8
 8007df6:	e7e5      	b.n	8007dc4 <_dtoa_r+0x36c>
 8007df8:	f000 809b 	beq.w	8007f32 <_dtoa_r+0x4da>
 8007dfc:	9b00      	ldr	r3, [sp, #0]
 8007dfe:	4f9d      	ldr	r7, [pc, #628]	; (8008074 <_dtoa_r+0x61c>)
 8007e00:	425e      	negs	r6, r3
 8007e02:	4b9b      	ldr	r3, [pc, #620]	; (8008070 <_dtoa_r+0x618>)
 8007e04:	f006 020f 	and.w	r2, r6, #15
 8007e08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e10:	ec51 0b19 	vmov	r0, r1, d9
 8007e14:	f7f8 fc18 	bl	8000648 <__aeabi_dmul>
 8007e18:	1136      	asrs	r6, r6, #4
 8007e1a:	4682      	mov	sl, r0
 8007e1c:	468b      	mov	fp, r1
 8007e1e:	2300      	movs	r3, #0
 8007e20:	2502      	movs	r5, #2
 8007e22:	2e00      	cmp	r6, #0
 8007e24:	d17a      	bne.n	8007f1c <_dtoa_r+0x4c4>
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d1d3      	bne.n	8007dd2 <_dtoa_r+0x37a>
 8007e2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	f000 8082 	beq.w	8007f36 <_dtoa_r+0x4de>
 8007e32:	4b91      	ldr	r3, [pc, #580]	; (8008078 <_dtoa_r+0x620>)
 8007e34:	2200      	movs	r2, #0
 8007e36:	4650      	mov	r0, sl
 8007e38:	4659      	mov	r1, fp
 8007e3a:	f7f8 fe77 	bl	8000b2c <__aeabi_dcmplt>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	d079      	beq.n	8007f36 <_dtoa_r+0x4de>
 8007e42:	9b03      	ldr	r3, [sp, #12]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d076      	beq.n	8007f36 <_dtoa_r+0x4de>
 8007e48:	9b02      	ldr	r3, [sp, #8]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	dd36      	ble.n	8007ebc <_dtoa_r+0x464>
 8007e4e:	9b00      	ldr	r3, [sp, #0]
 8007e50:	4650      	mov	r0, sl
 8007e52:	4659      	mov	r1, fp
 8007e54:	1e5f      	subs	r7, r3, #1
 8007e56:	2200      	movs	r2, #0
 8007e58:	4b88      	ldr	r3, [pc, #544]	; (800807c <_dtoa_r+0x624>)
 8007e5a:	f7f8 fbf5 	bl	8000648 <__aeabi_dmul>
 8007e5e:	9e02      	ldr	r6, [sp, #8]
 8007e60:	4682      	mov	sl, r0
 8007e62:	468b      	mov	fp, r1
 8007e64:	3501      	adds	r5, #1
 8007e66:	4628      	mov	r0, r5
 8007e68:	f7f8 fb84 	bl	8000574 <__aeabi_i2d>
 8007e6c:	4652      	mov	r2, sl
 8007e6e:	465b      	mov	r3, fp
 8007e70:	f7f8 fbea 	bl	8000648 <__aeabi_dmul>
 8007e74:	4b82      	ldr	r3, [pc, #520]	; (8008080 <_dtoa_r+0x628>)
 8007e76:	2200      	movs	r2, #0
 8007e78:	f7f8 fa30 	bl	80002dc <__adddf3>
 8007e7c:	46d0      	mov	r8, sl
 8007e7e:	46d9      	mov	r9, fp
 8007e80:	4682      	mov	sl, r0
 8007e82:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007e86:	2e00      	cmp	r6, #0
 8007e88:	d158      	bne.n	8007f3c <_dtoa_r+0x4e4>
 8007e8a:	4b7e      	ldr	r3, [pc, #504]	; (8008084 <_dtoa_r+0x62c>)
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	4640      	mov	r0, r8
 8007e90:	4649      	mov	r1, r9
 8007e92:	f7f8 fa21 	bl	80002d8 <__aeabi_dsub>
 8007e96:	4652      	mov	r2, sl
 8007e98:	465b      	mov	r3, fp
 8007e9a:	4680      	mov	r8, r0
 8007e9c:	4689      	mov	r9, r1
 8007e9e:	f7f8 fe63 	bl	8000b68 <__aeabi_dcmpgt>
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	f040 8295 	bne.w	80083d2 <_dtoa_r+0x97a>
 8007ea8:	4652      	mov	r2, sl
 8007eaa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007eae:	4640      	mov	r0, r8
 8007eb0:	4649      	mov	r1, r9
 8007eb2:	f7f8 fe3b 	bl	8000b2c <__aeabi_dcmplt>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	f040 8289 	bne.w	80083ce <_dtoa_r+0x976>
 8007ebc:	ec5b ab19 	vmov	sl, fp, d9
 8007ec0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f2c0 8148 	blt.w	8008158 <_dtoa_r+0x700>
 8007ec8:	9a00      	ldr	r2, [sp, #0]
 8007eca:	2a0e      	cmp	r2, #14
 8007ecc:	f300 8144 	bgt.w	8008158 <_dtoa_r+0x700>
 8007ed0:	4b67      	ldr	r3, [pc, #412]	; (8008070 <_dtoa_r+0x618>)
 8007ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ed6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	f280 80d5 	bge.w	800808c <_dtoa_r+0x634>
 8007ee2:	9b03      	ldr	r3, [sp, #12]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f300 80d1 	bgt.w	800808c <_dtoa_r+0x634>
 8007eea:	f040 826f 	bne.w	80083cc <_dtoa_r+0x974>
 8007eee:	4b65      	ldr	r3, [pc, #404]	; (8008084 <_dtoa_r+0x62c>)
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	4640      	mov	r0, r8
 8007ef4:	4649      	mov	r1, r9
 8007ef6:	f7f8 fba7 	bl	8000648 <__aeabi_dmul>
 8007efa:	4652      	mov	r2, sl
 8007efc:	465b      	mov	r3, fp
 8007efe:	f7f8 fe29 	bl	8000b54 <__aeabi_dcmpge>
 8007f02:	9e03      	ldr	r6, [sp, #12]
 8007f04:	4637      	mov	r7, r6
 8007f06:	2800      	cmp	r0, #0
 8007f08:	f040 8245 	bne.w	8008396 <_dtoa_r+0x93e>
 8007f0c:	9d01      	ldr	r5, [sp, #4]
 8007f0e:	2331      	movs	r3, #49	; 0x31
 8007f10:	f805 3b01 	strb.w	r3, [r5], #1
 8007f14:	9b00      	ldr	r3, [sp, #0]
 8007f16:	3301      	adds	r3, #1
 8007f18:	9300      	str	r3, [sp, #0]
 8007f1a:	e240      	b.n	800839e <_dtoa_r+0x946>
 8007f1c:	07f2      	lsls	r2, r6, #31
 8007f1e:	d505      	bpl.n	8007f2c <_dtoa_r+0x4d4>
 8007f20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f24:	f7f8 fb90 	bl	8000648 <__aeabi_dmul>
 8007f28:	3501      	adds	r5, #1
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	1076      	asrs	r6, r6, #1
 8007f2e:	3708      	adds	r7, #8
 8007f30:	e777      	b.n	8007e22 <_dtoa_r+0x3ca>
 8007f32:	2502      	movs	r5, #2
 8007f34:	e779      	b.n	8007e2a <_dtoa_r+0x3d2>
 8007f36:	9f00      	ldr	r7, [sp, #0]
 8007f38:	9e03      	ldr	r6, [sp, #12]
 8007f3a:	e794      	b.n	8007e66 <_dtoa_r+0x40e>
 8007f3c:	9901      	ldr	r1, [sp, #4]
 8007f3e:	4b4c      	ldr	r3, [pc, #304]	; (8008070 <_dtoa_r+0x618>)
 8007f40:	4431      	add	r1, r6
 8007f42:	910d      	str	r1, [sp, #52]	; 0x34
 8007f44:	9908      	ldr	r1, [sp, #32]
 8007f46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007f4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f4e:	2900      	cmp	r1, #0
 8007f50:	d043      	beq.n	8007fda <_dtoa_r+0x582>
 8007f52:	494d      	ldr	r1, [pc, #308]	; (8008088 <_dtoa_r+0x630>)
 8007f54:	2000      	movs	r0, #0
 8007f56:	f7f8 fca1 	bl	800089c <__aeabi_ddiv>
 8007f5a:	4652      	mov	r2, sl
 8007f5c:	465b      	mov	r3, fp
 8007f5e:	f7f8 f9bb 	bl	80002d8 <__aeabi_dsub>
 8007f62:	9d01      	ldr	r5, [sp, #4]
 8007f64:	4682      	mov	sl, r0
 8007f66:	468b      	mov	fp, r1
 8007f68:	4649      	mov	r1, r9
 8007f6a:	4640      	mov	r0, r8
 8007f6c:	f7f8 fe1c 	bl	8000ba8 <__aeabi_d2iz>
 8007f70:	4606      	mov	r6, r0
 8007f72:	f7f8 faff 	bl	8000574 <__aeabi_i2d>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	4640      	mov	r0, r8
 8007f7c:	4649      	mov	r1, r9
 8007f7e:	f7f8 f9ab 	bl	80002d8 <__aeabi_dsub>
 8007f82:	3630      	adds	r6, #48	; 0x30
 8007f84:	f805 6b01 	strb.w	r6, [r5], #1
 8007f88:	4652      	mov	r2, sl
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	4680      	mov	r8, r0
 8007f8e:	4689      	mov	r9, r1
 8007f90:	f7f8 fdcc 	bl	8000b2c <__aeabi_dcmplt>
 8007f94:	2800      	cmp	r0, #0
 8007f96:	d163      	bne.n	8008060 <_dtoa_r+0x608>
 8007f98:	4642      	mov	r2, r8
 8007f9a:	464b      	mov	r3, r9
 8007f9c:	4936      	ldr	r1, [pc, #216]	; (8008078 <_dtoa_r+0x620>)
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	f7f8 f99a 	bl	80002d8 <__aeabi_dsub>
 8007fa4:	4652      	mov	r2, sl
 8007fa6:	465b      	mov	r3, fp
 8007fa8:	f7f8 fdc0 	bl	8000b2c <__aeabi_dcmplt>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	f040 80b5 	bne.w	800811c <_dtoa_r+0x6c4>
 8007fb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fb4:	429d      	cmp	r5, r3
 8007fb6:	d081      	beq.n	8007ebc <_dtoa_r+0x464>
 8007fb8:	4b30      	ldr	r3, [pc, #192]	; (800807c <_dtoa_r+0x624>)
 8007fba:	2200      	movs	r2, #0
 8007fbc:	4650      	mov	r0, sl
 8007fbe:	4659      	mov	r1, fp
 8007fc0:	f7f8 fb42 	bl	8000648 <__aeabi_dmul>
 8007fc4:	4b2d      	ldr	r3, [pc, #180]	; (800807c <_dtoa_r+0x624>)
 8007fc6:	4682      	mov	sl, r0
 8007fc8:	468b      	mov	fp, r1
 8007fca:	4640      	mov	r0, r8
 8007fcc:	4649      	mov	r1, r9
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f7f8 fb3a 	bl	8000648 <__aeabi_dmul>
 8007fd4:	4680      	mov	r8, r0
 8007fd6:	4689      	mov	r9, r1
 8007fd8:	e7c6      	b.n	8007f68 <_dtoa_r+0x510>
 8007fda:	4650      	mov	r0, sl
 8007fdc:	4659      	mov	r1, fp
 8007fde:	f7f8 fb33 	bl	8000648 <__aeabi_dmul>
 8007fe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fe4:	9d01      	ldr	r5, [sp, #4]
 8007fe6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fe8:	4682      	mov	sl, r0
 8007fea:	468b      	mov	fp, r1
 8007fec:	4649      	mov	r1, r9
 8007fee:	4640      	mov	r0, r8
 8007ff0:	f7f8 fdda 	bl	8000ba8 <__aeabi_d2iz>
 8007ff4:	4606      	mov	r6, r0
 8007ff6:	f7f8 fabd 	bl	8000574 <__aeabi_i2d>
 8007ffa:	3630      	adds	r6, #48	; 0x30
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	460b      	mov	r3, r1
 8008000:	4640      	mov	r0, r8
 8008002:	4649      	mov	r1, r9
 8008004:	f7f8 f968 	bl	80002d8 <__aeabi_dsub>
 8008008:	f805 6b01 	strb.w	r6, [r5], #1
 800800c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800800e:	429d      	cmp	r5, r3
 8008010:	4680      	mov	r8, r0
 8008012:	4689      	mov	r9, r1
 8008014:	f04f 0200 	mov.w	r2, #0
 8008018:	d124      	bne.n	8008064 <_dtoa_r+0x60c>
 800801a:	4b1b      	ldr	r3, [pc, #108]	; (8008088 <_dtoa_r+0x630>)
 800801c:	4650      	mov	r0, sl
 800801e:	4659      	mov	r1, fp
 8008020:	f7f8 f95c 	bl	80002dc <__adddf3>
 8008024:	4602      	mov	r2, r0
 8008026:	460b      	mov	r3, r1
 8008028:	4640      	mov	r0, r8
 800802a:	4649      	mov	r1, r9
 800802c:	f7f8 fd9c 	bl	8000b68 <__aeabi_dcmpgt>
 8008030:	2800      	cmp	r0, #0
 8008032:	d173      	bne.n	800811c <_dtoa_r+0x6c4>
 8008034:	4652      	mov	r2, sl
 8008036:	465b      	mov	r3, fp
 8008038:	4913      	ldr	r1, [pc, #76]	; (8008088 <_dtoa_r+0x630>)
 800803a:	2000      	movs	r0, #0
 800803c:	f7f8 f94c 	bl	80002d8 <__aeabi_dsub>
 8008040:	4602      	mov	r2, r0
 8008042:	460b      	mov	r3, r1
 8008044:	4640      	mov	r0, r8
 8008046:	4649      	mov	r1, r9
 8008048:	f7f8 fd70 	bl	8000b2c <__aeabi_dcmplt>
 800804c:	2800      	cmp	r0, #0
 800804e:	f43f af35 	beq.w	8007ebc <_dtoa_r+0x464>
 8008052:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008054:	1e6b      	subs	r3, r5, #1
 8008056:	930f      	str	r3, [sp, #60]	; 0x3c
 8008058:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800805c:	2b30      	cmp	r3, #48	; 0x30
 800805e:	d0f8      	beq.n	8008052 <_dtoa_r+0x5fa>
 8008060:	9700      	str	r7, [sp, #0]
 8008062:	e049      	b.n	80080f8 <_dtoa_r+0x6a0>
 8008064:	4b05      	ldr	r3, [pc, #20]	; (800807c <_dtoa_r+0x624>)
 8008066:	f7f8 faef 	bl	8000648 <__aeabi_dmul>
 800806a:	4680      	mov	r8, r0
 800806c:	4689      	mov	r9, r1
 800806e:	e7bd      	b.n	8007fec <_dtoa_r+0x594>
 8008070:	08009b38 	.word	0x08009b38
 8008074:	08009b10 	.word	0x08009b10
 8008078:	3ff00000 	.word	0x3ff00000
 800807c:	40240000 	.word	0x40240000
 8008080:	401c0000 	.word	0x401c0000
 8008084:	40140000 	.word	0x40140000
 8008088:	3fe00000 	.word	0x3fe00000
 800808c:	9d01      	ldr	r5, [sp, #4]
 800808e:	4656      	mov	r6, sl
 8008090:	465f      	mov	r7, fp
 8008092:	4642      	mov	r2, r8
 8008094:	464b      	mov	r3, r9
 8008096:	4630      	mov	r0, r6
 8008098:	4639      	mov	r1, r7
 800809a:	f7f8 fbff 	bl	800089c <__aeabi_ddiv>
 800809e:	f7f8 fd83 	bl	8000ba8 <__aeabi_d2iz>
 80080a2:	4682      	mov	sl, r0
 80080a4:	f7f8 fa66 	bl	8000574 <__aeabi_i2d>
 80080a8:	4642      	mov	r2, r8
 80080aa:	464b      	mov	r3, r9
 80080ac:	f7f8 facc 	bl	8000648 <__aeabi_dmul>
 80080b0:	4602      	mov	r2, r0
 80080b2:	460b      	mov	r3, r1
 80080b4:	4630      	mov	r0, r6
 80080b6:	4639      	mov	r1, r7
 80080b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80080bc:	f7f8 f90c 	bl	80002d8 <__aeabi_dsub>
 80080c0:	f805 6b01 	strb.w	r6, [r5], #1
 80080c4:	9e01      	ldr	r6, [sp, #4]
 80080c6:	9f03      	ldr	r7, [sp, #12]
 80080c8:	1bae      	subs	r6, r5, r6
 80080ca:	42b7      	cmp	r7, r6
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	d135      	bne.n	800813e <_dtoa_r+0x6e6>
 80080d2:	f7f8 f903 	bl	80002dc <__adddf3>
 80080d6:	4642      	mov	r2, r8
 80080d8:	464b      	mov	r3, r9
 80080da:	4606      	mov	r6, r0
 80080dc:	460f      	mov	r7, r1
 80080de:	f7f8 fd43 	bl	8000b68 <__aeabi_dcmpgt>
 80080e2:	b9d0      	cbnz	r0, 800811a <_dtoa_r+0x6c2>
 80080e4:	4642      	mov	r2, r8
 80080e6:	464b      	mov	r3, r9
 80080e8:	4630      	mov	r0, r6
 80080ea:	4639      	mov	r1, r7
 80080ec:	f7f8 fd14 	bl	8000b18 <__aeabi_dcmpeq>
 80080f0:	b110      	cbz	r0, 80080f8 <_dtoa_r+0x6a0>
 80080f2:	f01a 0f01 	tst.w	sl, #1
 80080f6:	d110      	bne.n	800811a <_dtoa_r+0x6c2>
 80080f8:	4620      	mov	r0, r4
 80080fa:	ee18 1a10 	vmov	r1, s16
 80080fe:	f000 fd13 	bl	8008b28 <_Bfree>
 8008102:	2300      	movs	r3, #0
 8008104:	9800      	ldr	r0, [sp, #0]
 8008106:	702b      	strb	r3, [r5, #0]
 8008108:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800810a:	3001      	adds	r0, #1
 800810c:	6018      	str	r0, [r3, #0]
 800810e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008110:	2b00      	cmp	r3, #0
 8008112:	f43f acf1 	beq.w	8007af8 <_dtoa_r+0xa0>
 8008116:	601d      	str	r5, [r3, #0]
 8008118:	e4ee      	b.n	8007af8 <_dtoa_r+0xa0>
 800811a:	9f00      	ldr	r7, [sp, #0]
 800811c:	462b      	mov	r3, r5
 800811e:	461d      	mov	r5, r3
 8008120:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008124:	2a39      	cmp	r2, #57	; 0x39
 8008126:	d106      	bne.n	8008136 <_dtoa_r+0x6de>
 8008128:	9a01      	ldr	r2, [sp, #4]
 800812a:	429a      	cmp	r2, r3
 800812c:	d1f7      	bne.n	800811e <_dtoa_r+0x6c6>
 800812e:	9901      	ldr	r1, [sp, #4]
 8008130:	2230      	movs	r2, #48	; 0x30
 8008132:	3701      	adds	r7, #1
 8008134:	700a      	strb	r2, [r1, #0]
 8008136:	781a      	ldrb	r2, [r3, #0]
 8008138:	3201      	adds	r2, #1
 800813a:	701a      	strb	r2, [r3, #0]
 800813c:	e790      	b.n	8008060 <_dtoa_r+0x608>
 800813e:	4ba6      	ldr	r3, [pc, #664]	; (80083d8 <_dtoa_r+0x980>)
 8008140:	2200      	movs	r2, #0
 8008142:	f7f8 fa81 	bl	8000648 <__aeabi_dmul>
 8008146:	2200      	movs	r2, #0
 8008148:	2300      	movs	r3, #0
 800814a:	4606      	mov	r6, r0
 800814c:	460f      	mov	r7, r1
 800814e:	f7f8 fce3 	bl	8000b18 <__aeabi_dcmpeq>
 8008152:	2800      	cmp	r0, #0
 8008154:	d09d      	beq.n	8008092 <_dtoa_r+0x63a>
 8008156:	e7cf      	b.n	80080f8 <_dtoa_r+0x6a0>
 8008158:	9a08      	ldr	r2, [sp, #32]
 800815a:	2a00      	cmp	r2, #0
 800815c:	f000 80d7 	beq.w	800830e <_dtoa_r+0x8b6>
 8008160:	9a06      	ldr	r2, [sp, #24]
 8008162:	2a01      	cmp	r2, #1
 8008164:	f300 80ba 	bgt.w	80082dc <_dtoa_r+0x884>
 8008168:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800816a:	2a00      	cmp	r2, #0
 800816c:	f000 80b2 	beq.w	80082d4 <_dtoa_r+0x87c>
 8008170:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008174:	9e07      	ldr	r6, [sp, #28]
 8008176:	9d04      	ldr	r5, [sp, #16]
 8008178:	9a04      	ldr	r2, [sp, #16]
 800817a:	441a      	add	r2, r3
 800817c:	9204      	str	r2, [sp, #16]
 800817e:	9a05      	ldr	r2, [sp, #20]
 8008180:	2101      	movs	r1, #1
 8008182:	441a      	add	r2, r3
 8008184:	4620      	mov	r0, r4
 8008186:	9205      	str	r2, [sp, #20]
 8008188:	f000 fd86 	bl	8008c98 <__i2b>
 800818c:	4607      	mov	r7, r0
 800818e:	2d00      	cmp	r5, #0
 8008190:	dd0c      	ble.n	80081ac <_dtoa_r+0x754>
 8008192:	9b05      	ldr	r3, [sp, #20]
 8008194:	2b00      	cmp	r3, #0
 8008196:	dd09      	ble.n	80081ac <_dtoa_r+0x754>
 8008198:	42ab      	cmp	r3, r5
 800819a:	9a04      	ldr	r2, [sp, #16]
 800819c:	bfa8      	it	ge
 800819e:	462b      	movge	r3, r5
 80081a0:	1ad2      	subs	r2, r2, r3
 80081a2:	9204      	str	r2, [sp, #16]
 80081a4:	9a05      	ldr	r2, [sp, #20]
 80081a6:	1aed      	subs	r5, r5, r3
 80081a8:	1ad3      	subs	r3, r2, r3
 80081aa:	9305      	str	r3, [sp, #20]
 80081ac:	9b07      	ldr	r3, [sp, #28]
 80081ae:	b31b      	cbz	r3, 80081f8 <_dtoa_r+0x7a0>
 80081b0:	9b08      	ldr	r3, [sp, #32]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f000 80af 	beq.w	8008316 <_dtoa_r+0x8be>
 80081b8:	2e00      	cmp	r6, #0
 80081ba:	dd13      	ble.n	80081e4 <_dtoa_r+0x78c>
 80081bc:	4639      	mov	r1, r7
 80081be:	4632      	mov	r2, r6
 80081c0:	4620      	mov	r0, r4
 80081c2:	f000 fe29 	bl	8008e18 <__pow5mult>
 80081c6:	ee18 2a10 	vmov	r2, s16
 80081ca:	4601      	mov	r1, r0
 80081cc:	4607      	mov	r7, r0
 80081ce:	4620      	mov	r0, r4
 80081d0:	f000 fd78 	bl	8008cc4 <__multiply>
 80081d4:	ee18 1a10 	vmov	r1, s16
 80081d8:	4680      	mov	r8, r0
 80081da:	4620      	mov	r0, r4
 80081dc:	f000 fca4 	bl	8008b28 <_Bfree>
 80081e0:	ee08 8a10 	vmov	s16, r8
 80081e4:	9b07      	ldr	r3, [sp, #28]
 80081e6:	1b9a      	subs	r2, r3, r6
 80081e8:	d006      	beq.n	80081f8 <_dtoa_r+0x7a0>
 80081ea:	ee18 1a10 	vmov	r1, s16
 80081ee:	4620      	mov	r0, r4
 80081f0:	f000 fe12 	bl	8008e18 <__pow5mult>
 80081f4:	ee08 0a10 	vmov	s16, r0
 80081f8:	2101      	movs	r1, #1
 80081fa:	4620      	mov	r0, r4
 80081fc:	f000 fd4c 	bl	8008c98 <__i2b>
 8008200:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008202:	2b00      	cmp	r3, #0
 8008204:	4606      	mov	r6, r0
 8008206:	f340 8088 	ble.w	800831a <_dtoa_r+0x8c2>
 800820a:	461a      	mov	r2, r3
 800820c:	4601      	mov	r1, r0
 800820e:	4620      	mov	r0, r4
 8008210:	f000 fe02 	bl	8008e18 <__pow5mult>
 8008214:	9b06      	ldr	r3, [sp, #24]
 8008216:	2b01      	cmp	r3, #1
 8008218:	4606      	mov	r6, r0
 800821a:	f340 8081 	ble.w	8008320 <_dtoa_r+0x8c8>
 800821e:	f04f 0800 	mov.w	r8, #0
 8008222:	6933      	ldr	r3, [r6, #16]
 8008224:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008228:	6918      	ldr	r0, [r3, #16]
 800822a:	f000 fce5 	bl	8008bf8 <__hi0bits>
 800822e:	f1c0 0020 	rsb	r0, r0, #32
 8008232:	9b05      	ldr	r3, [sp, #20]
 8008234:	4418      	add	r0, r3
 8008236:	f010 001f 	ands.w	r0, r0, #31
 800823a:	f000 8092 	beq.w	8008362 <_dtoa_r+0x90a>
 800823e:	f1c0 0320 	rsb	r3, r0, #32
 8008242:	2b04      	cmp	r3, #4
 8008244:	f340 808a 	ble.w	800835c <_dtoa_r+0x904>
 8008248:	f1c0 001c 	rsb	r0, r0, #28
 800824c:	9b04      	ldr	r3, [sp, #16]
 800824e:	4403      	add	r3, r0
 8008250:	9304      	str	r3, [sp, #16]
 8008252:	9b05      	ldr	r3, [sp, #20]
 8008254:	4403      	add	r3, r0
 8008256:	4405      	add	r5, r0
 8008258:	9305      	str	r3, [sp, #20]
 800825a:	9b04      	ldr	r3, [sp, #16]
 800825c:	2b00      	cmp	r3, #0
 800825e:	dd07      	ble.n	8008270 <_dtoa_r+0x818>
 8008260:	ee18 1a10 	vmov	r1, s16
 8008264:	461a      	mov	r2, r3
 8008266:	4620      	mov	r0, r4
 8008268:	f000 fe30 	bl	8008ecc <__lshift>
 800826c:	ee08 0a10 	vmov	s16, r0
 8008270:	9b05      	ldr	r3, [sp, #20]
 8008272:	2b00      	cmp	r3, #0
 8008274:	dd05      	ble.n	8008282 <_dtoa_r+0x82a>
 8008276:	4631      	mov	r1, r6
 8008278:	461a      	mov	r2, r3
 800827a:	4620      	mov	r0, r4
 800827c:	f000 fe26 	bl	8008ecc <__lshift>
 8008280:	4606      	mov	r6, r0
 8008282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008284:	2b00      	cmp	r3, #0
 8008286:	d06e      	beq.n	8008366 <_dtoa_r+0x90e>
 8008288:	ee18 0a10 	vmov	r0, s16
 800828c:	4631      	mov	r1, r6
 800828e:	f000 fe8d 	bl	8008fac <__mcmp>
 8008292:	2800      	cmp	r0, #0
 8008294:	da67      	bge.n	8008366 <_dtoa_r+0x90e>
 8008296:	9b00      	ldr	r3, [sp, #0]
 8008298:	3b01      	subs	r3, #1
 800829a:	ee18 1a10 	vmov	r1, s16
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	220a      	movs	r2, #10
 80082a2:	2300      	movs	r3, #0
 80082a4:	4620      	mov	r0, r4
 80082a6:	f000 fc61 	bl	8008b6c <__multadd>
 80082aa:	9b08      	ldr	r3, [sp, #32]
 80082ac:	ee08 0a10 	vmov	s16, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 81b1 	beq.w	8008618 <_dtoa_r+0xbc0>
 80082b6:	2300      	movs	r3, #0
 80082b8:	4639      	mov	r1, r7
 80082ba:	220a      	movs	r2, #10
 80082bc:	4620      	mov	r0, r4
 80082be:	f000 fc55 	bl	8008b6c <__multadd>
 80082c2:	9b02      	ldr	r3, [sp, #8]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	4607      	mov	r7, r0
 80082c8:	f300 808e 	bgt.w	80083e8 <_dtoa_r+0x990>
 80082cc:	9b06      	ldr	r3, [sp, #24]
 80082ce:	2b02      	cmp	r3, #2
 80082d0:	dc51      	bgt.n	8008376 <_dtoa_r+0x91e>
 80082d2:	e089      	b.n	80083e8 <_dtoa_r+0x990>
 80082d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80082da:	e74b      	b.n	8008174 <_dtoa_r+0x71c>
 80082dc:	9b03      	ldr	r3, [sp, #12]
 80082de:	1e5e      	subs	r6, r3, #1
 80082e0:	9b07      	ldr	r3, [sp, #28]
 80082e2:	42b3      	cmp	r3, r6
 80082e4:	bfbf      	itttt	lt
 80082e6:	9b07      	ldrlt	r3, [sp, #28]
 80082e8:	9607      	strlt	r6, [sp, #28]
 80082ea:	1af2      	sublt	r2, r6, r3
 80082ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80082ee:	bfb6      	itet	lt
 80082f0:	189b      	addlt	r3, r3, r2
 80082f2:	1b9e      	subge	r6, r3, r6
 80082f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80082f6:	9b03      	ldr	r3, [sp, #12]
 80082f8:	bfb8      	it	lt
 80082fa:	2600      	movlt	r6, #0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	bfb7      	itett	lt
 8008300:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008304:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008308:	1a9d      	sublt	r5, r3, r2
 800830a:	2300      	movlt	r3, #0
 800830c:	e734      	b.n	8008178 <_dtoa_r+0x720>
 800830e:	9e07      	ldr	r6, [sp, #28]
 8008310:	9d04      	ldr	r5, [sp, #16]
 8008312:	9f08      	ldr	r7, [sp, #32]
 8008314:	e73b      	b.n	800818e <_dtoa_r+0x736>
 8008316:	9a07      	ldr	r2, [sp, #28]
 8008318:	e767      	b.n	80081ea <_dtoa_r+0x792>
 800831a:	9b06      	ldr	r3, [sp, #24]
 800831c:	2b01      	cmp	r3, #1
 800831e:	dc18      	bgt.n	8008352 <_dtoa_r+0x8fa>
 8008320:	f1ba 0f00 	cmp.w	sl, #0
 8008324:	d115      	bne.n	8008352 <_dtoa_r+0x8fa>
 8008326:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800832a:	b993      	cbnz	r3, 8008352 <_dtoa_r+0x8fa>
 800832c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008330:	0d1b      	lsrs	r3, r3, #20
 8008332:	051b      	lsls	r3, r3, #20
 8008334:	b183      	cbz	r3, 8008358 <_dtoa_r+0x900>
 8008336:	9b04      	ldr	r3, [sp, #16]
 8008338:	3301      	adds	r3, #1
 800833a:	9304      	str	r3, [sp, #16]
 800833c:	9b05      	ldr	r3, [sp, #20]
 800833e:	3301      	adds	r3, #1
 8008340:	9305      	str	r3, [sp, #20]
 8008342:	f04f 0801 	mov.w	r8, #1
 8008346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008348:	2b00      	cmp	r3, #0
 800834a:	f47f af6a 	bne.w	8008222 <_dtoa_r+0x7ca>
 800834e:	2001      	movs	r0, #1
 8008350:	e76f      	b.n	8008232 <_dtoa_r+0x7da>
 8008352:	f04f 0800 	mov.w	r8, #0
 8008356:	e7f6      	b.n	8008346 <_dtoa_r+0x8ee>
 8008358:	4698      	mov	r8, r3
 800835a:	e7f4      	b.n	8008346 <_dtoa_r+0x8ee>
 800835c:	f43f af7d 	beq.w	800825a <_dtoa_r+0x802>
 8008360:	4618      	mov	r0, r3
 8008362:	301c      	adds	r0, #28
 8008364:	e772      	b.n	800824c <_dtoa_r+0x7f4>
 8008366:	9b03      	ldr	r3, [sp, #12]
 8008368:	2b00      	cmp	r3, #0
 800836a:	dc37      	bgt.n	80083dc <_dtoa_r+0x984>
 800836c:	9b06      	ldr	r3, [sp, #24]
 800836e:	2b02      	cmp	r3, #2
 8008370:	dd34      	ble.n	80083dc <_dtoa_r+0x984>
 8008372:	9b03      	ldr	r3, [sp, #12]
 8008374:	9302      	str	r3, [sp, #8]
 8008376:	9b02      	ldr	r3, [sp, #8]
 8008378:	b96b      	cbnz	r3, 8008396 <_dtoa_r+0x93e>
 800837a:	4631      	mov	r1, r6
 800837c:	2205      	movs	r2, #5
 800837e:	4620      	mov	r0, r4
 8008380:	f000 fbf4 	bl	8008b6c <__multadd>
 8008384:	4601      	mov	r1, r0
 8008386:	4606      	mov	r6, r0
 8008388:	ee18 0a10 	vmov	r0, s16
 800838c:	f000 fe0e 	bl	8008fac <__mcmp>
 8008390:	2800      	cmp	r0, #0
 8008392:	f73f adbb 	bgt.w	8007f0c <_dtoa_r+0x4b4>
 8008396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008398:	9d01      	ldr	r5, [sp, #4]
 800839a:	43db      	mvns	r3, r3
 800839c:	9300      	str	r3, [sp, #0]
 800839e:	f04f 0800 	mov.w	r8, #0
 80083a2:	4631      	mov	r1, r6
 80083a4:	4620      	mov	r0, r4
 80083a6:	f000 fbbf 	bl	8008b28 <_Bfree>
 80083aa:	2f00      	cmp	r7, #0
 80083ac:	f43f aea4 	beq.w	80080f8 <_dtoa_r+0x6a0>
 80083b0:	f1b8 0f00 	cmp.w	r8, #0
 80083b4:	d005      	beq.n	80083c2 <_dtoa_r+0x96a>
 80083b6:	45b8      	cmp	r8, r7
 80083b8:	d003      	beq.n	80083c2 <_dtoa_r+0x96a>
 80083ba:	4641      	mov	r1, r8
 80083bc:	4620      	mov	r0, r4
 80083be:	f000 fbb3 	bl	8008b28 <_Bfree>
 80083c2:	4639      	mov	r1, r7
 80083c4:	4620      	mov	r0, r4
 80083c6:	f000 fbaf 	bl	8008b28 <_Bfree>
 80083ca:	e695      	b.n	80080f8 <_dtoa_r+0x6a0>
 80083cc:	2600      	movs	r6, #0
 80083ce:	4637      	mov	r7, r6
 80083d0:	e7e1      	b.n	8008396 <_dtoa_r+0x93e>
 80083d2:	9700      	str	r7, [sp, #0]
 80083d4:	4637      	mov	r7, r6
 80083d6:	e599      	b.n	8007f0c <_dtoa_r+0x4b4>
 80083d8:	40240000 	.word	0x40240000
 80083dc:	9b08      	ldr	r3, [sp, #32]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f000 80ca 	beq.w	8008578 <_dtoa_r+0xb20>
 80083e4:	9b03      	ldr	r3, [sp, #12]
 80083e6:	9302      	str	r3, [sp, #8]
 80083e8:	2d00      	cmp	r5, #0
 80083ea:	dd05      	ble.n	80083f8 <_dtoa_r+0x9a0>
 80083ec:	4639      	mov	r1, r7
 80083ee:	462a      	mov	r2, r5
 80083f0:	4620      	mov	r0, r4
 80083f2:	f000 fd6b 	bl	8008ecc <__lshift>
 80083f6:	4607      	mov	r7, r0
 80083f8:	f1b8 0f00 	cmp.w	r8, #0
 80083fc:	d05b      	beq.n	80084b6 <_dtoa_r+0xa5e>
 80083fe:	6879      	ldr	r1, [r7, #4]
 8008400:	4620      	mov	r0, r4
 8008402:	f000 fb51 	bl	8008aa8 <_Balloc>
 8008406:	4605      	mov	r5, r0
 8008408:	b928      	cbnz	r0, 8008416 <_dtoa_r+0x9be>
 800840a:	4b87      	ldr	r3, [pc, #540]	; (8008628 <_dtoa_r+0xbd0>)
 800840c:	4602      	mov	r2, r0
 800840e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008412:	f7ff bb3b 	b.w	8007a8c <_dtoa_r+0x34>
 8008416:	693a      	ldr	r2, [r7, #16]
 8008418:	3202      	adds	r2, #2
 800841a:	0092      	lsls	r2, r2, #2
 800841c:	f107 010c 	add.w	r1, r7, #12
 8008420:	300c      	adds	r0, #12
 8008422:	f000 fb33 	bl	8008a8c <memcpy>
 8008426:	2201      	movs	r2, #1
 8008428:	4629      	mov	r1, r5
 800842a:	4620      	mov	r0, r4
 800842c:	f000 fd4e 	bl	8008ecc <__lshift>
 8008430:	9b01      	ldr	r3, [sp, #4]
 8008432:	f103 0901 	add.w	r9, r3, #1
 8008436:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800843a:	4413      	add	r3, r2
 800843c:	9305      	str	r3, [sp, #20]
 800843e:	f00a 0301 	and.w	r3, sl, #1
 8008442:	46b8      	mov	r8, r7
 8008444:	9304      	str	r3, [sp, #16]
 8008446:	4607      	mov	r7, r0
 8008448:	4631      	mov	r1, r6
 800844a:	ee18 0a10 	vmov	r0, s16
 800844e:	f7ff fa77 	bl	8007940 <quorem>
 8008452:	4641      	mov	r1, r8
 8008454:	9002      	str	r0, [sp, #8]
 8008456:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800845a:	ee18 0a10 	vmov	r0, s16
 800845e:	f000 fda5 	bl	8008fac <__mcmp>
 8008462:	463a      	mov	r2, r7
 8008464:	9003      	str	r0, [sp, #12]
 8008466:	4631      	mov	r1, r6
 8008468:	4620      	mov	r0, r4
 800846a:	f000 fdbb 	bl	8008fe4 <__mdiff>
 800846e:	68c2      	ldr	r2, [r0, #12]
 8008470:	f109 3bff 	add.w	fp, r9, #4294967295
 8008474:	4605      	mov	r5, r0
 8008476:	bb02      	cbnz	r2, 80084ba <_dtoa_r+0xa62>
 8008478:	4601      	mov	r1, r0
 800847a:	ee18 0a10 	vmov	r0, s16
 800847e:	f000 fd95 	bl	8008fac <__mcmp>
 8008482:	4602      	mov	r2, r0
 8008484:	4629      	mov	r1, r5
 8008486:	4620      	mov	r0, r4
 8008488:	9207      	str	r2, [sp, #28]
 800848a:	f000 fb4d 	bl	8008b28 <_Bfree>
 800848e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008492:	ea43 0102 	orr.w	r1, r3, r2
 8008496:	9b04      	ldr	r3, [sp, #16]
 8008498:	430b      	orrs	r3, r1
 800849a:	464d      	mov	r5, r9
 800849c:	d10f      	bne.n	80084be <_dtoa_r+0xa66>
 800849e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084a2:	d02a      	beq.n	80084fa <_dtoa_r+0xaa2>
 80084a4:	9b03      	ldr	r3, [sp, #12]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	dd02      	ble.n	80084b0 <_dtoa_r+0xa58>
 80084aa:	9b02      	ldr	r3, [sp, #8]
 80084ac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80084b0:	f88b a000 	strb.w	sl, [fp]
 80084b4:	e775      	b.n	80083a2 <_dtoa_r+0x94a>
 80084b6:	4638      	mov	r0, r7
 80084b8:	e7ba      	b.n	8008430 <_dtoa_r+0x9d8>
 80084ba:	2201      	movs	r2, #1
 80084bc:	e7e2      	b.n	8008484 <_dtoa_r+0xa2c>
 80084be:	9b03      	ldr	r3, [sp, #12]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	db04      	blt.n	80084ce <_dtoa_r+0xa76>
 80084c4:	9906      	ldr	r1, [sp, #24]
 80084c6:	430b      	orrs	r3, r1
 80084c8:	9904      	ldr	r1, [sp, #16]
 80084ca:	430b      	orrs	r3, r1
 80084cc:	d122      	bne.n	8008514 <_dtoa_r+0xabc>
 80084ce:	2a00      	cmp	r2, #0
 80084d0:	ddee      	ble.n	80084b0 <_dtoa_r+0xa58>
 80084d2:	ee18 1a10 	vmov	r1, s16
 80084d6:	2201      	movs	r2, #1
 80084d8:	4620      	mov	r0, r4
 80084da:	f000 fcf7 	bl	8008ecc <__lshift>
 80084de:	4631      	mov	r1, r6
 80084e0:	ee08 0a10 	vmov	s16, r0
 80084e4:	f000 fd62 	bl	8008fac <__mcmp>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	dc03      	bgt.n	80084f4 <_dtoa_r+0xa9c>
 80084ec:	d1e0      	bne.n	80084b0 <_dtoa_r+0xa58>
 80084ee:	f01a 0f01 	tst.w	sl, #1
 80084f2:	d0dd      	beq.n	80084b0 <_dtoa_r+0xa58>
 80084f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084f8:	d1d7      	bne.n	80084aa <_dtoa_r+0xa52>
 80084fa:	2339      	movs	r3, #57	; 0x39
 80084fc:	f88b 3000 	strb.w	r3, [fp]
 8008500:	462b      	mov	r3, r5
 8008502:	461d      	mov	r5, r3
 8008504:	3b01      	subs	r3, #1
 8008506:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800850a:	2a39      	cmp	r2, #57	; 0x39
 800850c:	d071      	beq.n	80085f2 <_dtoa_r+0xb9a>
 800850e:	3201      	adds	r2, #1
 8008510:	701a      	strb	r2, [r3, #0]
 8008512:	e746      	b.n	80083a2 <_dtoa_r+0x94a>
 8008514:	2a00      	cmp	r2, #0
 8008516:	dd07      	ble.n	8008528 <_dtoa_r+0xad0>
 8008518:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800851c:	d0ed      	beq.n	80084fa <_dtoa_r+0xaa2>
 800851e:	f10a 0301 	add.w	r3, sl, #1
 8008522:	f88b 3000 	strb.w	r3, [fp]
 8008526:	e73c      	b.n	80083a2 <_dtoa_r+0x94a>
 8008528:	9b05      	ldr	r3, [sp, #20]
 800852a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800852e:	4599      	cmp	r9, r3
 8008530:	d047      	beq.n	80085c2 <_dtoa_r+0xb6a>
 8008532:	ee18 1a10 	vmov	r1, s16
 8008536:	2300      	movs	r3, #0
 8008538:	220a      	movs	r2, #10
 800853a:	4620      	mov	r0, r4
 800853c:	f000 fb16 	bl	8008b6c <__multadd>
 8008540:	45b8      	cmp	r8, r7
 8008542:	ee08 0a10 	vmov	s16, r0
 8008546:	f04f 0300 	mov.w	r3, #0
 800854a:	f04f 020a 	mov.w	r2, #10
 800854e:	4641      	mov	r1, r8
 8008550:	4620      	mov	r0, r4
 8008552:	d106      	bne.n	8008562 <_dtoa_r+0xb0a>
 8008554:	f000 fb0a 	bl	8008b6c <__multadd>
 8008558:	4680      	mov	r8, r0
 800855a:	4607      	mov	r7, r0
 800855c:	f109 0901 	add.w	r9, r9, #1
 8008560:	e772      	b.n	8008448 <_dtoa_r+0x9f0>
 8008562:	f000 fb03 	bl	8008b6c <__multadd>
 8008566:	4639      	mov	r1, r7
 8008568:	4680      	mov	r8, r0
 800856a:	2300      	movs	r3, #0
 800856c:	220a      	movs	r2, #10
 800856e:	4620      	mov	r0, r4
 8008570:	f000 fafc 	bl	8008b6c <__multadd>
 8008574:	4607      	mov	r7, r0
 8008576:	e7f1      	b.n	800855c <_dtoa_r+0xb04>
 8008578:	9b03      	ldr	r3, [sp, #12]
 800857a:	9302      	str	r3, [sp, #8]
 800857c:	9d01      	ldr	r5, [sp, #4]
 800857e:	ee18 0a10 	vmov	r0, s16
 8008582:	4631      	mov	r1, r6
 8008584:	f7ff f9dc 	bl	8007940 <quorem>
 8008588:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800858c:	9b01      	ldr	r3, [sp, #4]
 800858e:	f805 ab01 	strb.w	sl, [r5], #1
 8008592:	1aea      	subs	r2, r5, r3
 8008594:	9b02      	ldr	r3, [sp, #8]
 8008596:	4293      	cmp	r3, r2
 8008598:	dd09      	ble.n	80085ae <_dtoa_r+0xb56>
 800859a:	ee18 1a10 	vmov	r1, s16
 800859e:	2300      	movs	r3, #0
 80085a0:	220a      	movs	r2, #10
 80085a2:	4620      	mov	r0, r4
 80085a4:	f000 fae2 	bl	8008b6c <__multadd>
 80085a8:	ee08 0a10 	vmov	s16, r0
 80085ac:	e7e7      	b.n	800857e <_dtoa_r+0xb26>
 80085ae:	9b02      	ldr	r3, [sp, #8]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	bfc8      	it	gt
 80085b4:	461d      	movgt	r5, r3
 80085b6:	9b01      	ldr	r3, [sp, #4]
 80085b8:	bfd8      	it	le
 80085ba:	2501      	movle	r5, #1
 80085bc:	441d      	add	r5, r3
 80085be:	f04f 0800 	mov.w	r8, #0
 80085c2:	ee18 1a10 	vmov	r1, s16
 80085c6:	2201      	movs	r2, #1
 80085c8:	4620      	mov	r0, r4
 80085ca:	f000 fc7f 	bl	8008ecc <__lshift>
 80085ce:	4631      	mov	r1, r6
 80085d0:	ee08 0a10 	vmov	s16, r0
 80085d4:	f000 fcea 	bl	8008fac <__mcmp>
 80085d8:	2800      	cmp	r0, #0
 80085da:	dc91      	bgt.n	8008500 <_dtoa_r+0xaa8>
 80085dc:	d102      	bne.n	80085e4 <_dtoa_r+0xb8c>
 80085de:	f01a 0f01 	tst.w	sl, #1
 80085e2:	d18d      	bne.n	8008500 <_dtoa_r+0xaa8>
 80085e4:	462b      	mov	r3, r5
 80085e6:	461d      	mov	r5, r3
 80085e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085ec:	2a30      	cmp	r2, #48	; 0x30
 80085ee:	d0fa      	beq.n	80085e6 <_dtoa_r+0xb8e>
 80085f0:	e6d7      	b.n	80083a2 <_dtoa_r+0x94a>
 80085f2:	9a01      	ldr	r2, [sp, #4]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d184      	bne.n	8008502 <_dtoa_r+0xaaa>
 80085f8:	9b00      	ldr	r3, [sp, #0]
 80085fa:	3301      	adds	r3, #1
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	2331      	movs	r3, #49	; 0x31
 8008600:	7013      	strb	r3, [r2, #0]
 8008602:	e6ce      	b.n	80083a2 <_dtoa_r+0x94a>
 8008604:	4b09      	ldr	r3, [pc, #36]	; (800862c <_dtoa_r+0xbd4>)
 8008606:	f7ff ba95 	b.w	8007b34 <_dtoa_r+0xdc>
 800860a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800860c:	2b00      	cmp	r3, #0
 800860e:	f47f aa6e 	bne.w	8007aee <_dtoa_r+0x96>
 8008612:	4b07      	ldr	r3, [pc, #28]	; (8008630 <_dtoa_r+0xbd8>)
 8008614:	f7ff ba8e 	b.w	8007b34 <_dtoa_r+0xdc>
 8008618:	9b02      	ldr	r3, [sp, #8]
 800861a:	2b00      	cmp	r3, #0
 800861c:	dcae      	bgt.n	800857c <_dtoa_r+0xb24>
 800861e:	9b06      	ldr	r3, [sp, #24]
 8008620:	2b02      	cmp	r3, #2
 8008622:	f73f aea8 	bgt.w	8008376 <_dtoa_r+0x91e>
 8008626:	e7a9      	b.n	800857c <_dtoa_r+0xb24>
 8008628:	08009a3f 	.word	0x08009a3f
 800862c:	0800999c 	.word	0x0800999c
 8008630:	080099c0 	.word	0x080099c0

08008634 <__sflush_r>:
 8008634:	898a      	ldrh	r2, [r1, #12]
 8008636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800863a:	4605      	mov	r5, r0
 800863c:	0710      	lsls	r0, r2, #28
 800863e:	460c      	mov	r4, r1
 8008640:	d458      	bmi.n	80086f4 <__sflush_r+0xc0>
 8008642:	684b      	ldr	r3, [r1, #4]
 8008644:	2b00      	cmp	r3, #0
 8008646:	dc05      	bgt.n	8008654 <__sflush_r+0x20>
 8008648:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800864a:	2b00      	cmp	r3, #0
 800864c:	dc02      	bgt.n	8008654 <__sflush_r+0x20>
 800864e:	2000      	movs	r0, #0
 8008650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008654:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008656:	2e00      	cmp	r6, #0
 8008658:	d0f9      	beq.n	800864e <__sflush_r+0x1a>
 800865a:	2300      	movs	r3, #0
 800865c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008660:	682f      	ldr	r7, [r5, #0]
 8008662:	602b      	str	r3, [r5, #0]
 8008664:	d032      	beq.n	80086cc <__sflush_r+0x98>
 8008666:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008668:	89a3      	ldrh	r3, [r4, #12]
 800866a:	075a      	lsls	r2, r3, #29
 800866c:	d505      	bpl.n	800867a <__sflush_r+0x46>
 800866e:	6863      	ldr	r3, [r4, #4]
 8008670:	1ac0      	subs	r0, r0, r3
 8008672:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008674:	b10b      	cbz	r3, 800867a <__sflush_r+0x46>
 8008676:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008678:	1ac0      	subs	r0, r0, r3
 800867a:	2300      	movs	r3, #0
 800867c:	4602      	mov	r2, r0
 800867e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008680:	6a21      	ldr	r1, [r4, #32]
 8008682:	4628      	mov	r0, r5
 8008684:	47b0      	blx	r6
 8008686:	1c43      	adds	r3, r0, #1
 8008688:	89a3      	ldrh	r3, [r4, #12]
 800868a:	d106      	bne.n	800869a <__sflush_r+0x66>
 800868c:	6829      	ldr	r1, [r5, #0]
 800868e:	291d      	cmp	r1, #29
 8008690:	d82c      	bhi.n	80086ec <__sflush_r+0xb8>
 8008692:	4a2a      	ldr	r2, [pc, #168]	; (800873c <__sflush_r+0x108>)
 8008694:	40ca      	lsrs	r2, r1
 8008696:	07d6      	lsls	r6, r2, #31
 8008698:	d528      	bpl.n	80086ec <__sflush_r+0xb8>
 800869a:	2200      	movs	r2, #0
 800869c:	6062      	str	r2, [r4, #4]
 800869e:	04d9      	lsls	r1, r3, #19
 80086a0:	6922      	ldr	r2, [r4, #16]
 80086a2:	6022      	str	r2, [r4, #0]
 80086a4:	d504      	bpl.n	80086b0 <__sflush_r+0x7c>
 80086a6:	1c42      	adds	r2, r0, #1
 80086a8:	d101      	bne.n	80086ae <__sflush_r+0x7a>
 80086aa:	682b      	ldr	r3, [r5, #0]
 80086ac:	b903      	cbnz	r3, 80086b0 <__sflush_r+0x7c>
 80086ae:	6560      	str	r0, [r4, #84]	; 0x54
 80086b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086b2:	602f      	str	r7, [r5, #0]
 80086b4:	2900      	cmp	r1, #0
 80086b6:	d0ca      	beq.n	800864e <__sflush_r+0x1a>
 80086b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086bc:	4299      	cmp	r1, r3
 80086be:	d002      	beq.n	80086c6 <__sflush_r+0x92>
 80086c0:	4628      	mov	r0, r5
 80086c2:	f000 fd8b 	bl	80091dc <_free_r>
 80086c6:	2000      	movs	r0, #0
 80086c8:	6360      	str	r0, [r4, #52]	; 0x34
 80086ca:	e7c1      	b.n	8008650 <__sflush_r+0x1c>
 80086cc:	6a21      	ldr	r1, [r4, #32]
 80086ce:	2301      	movs	r3, #1
 80086d0:	4628      	mov	r0, r5
 80086d2:	47b0      	blx	r6
 80086d4:	1c41      	adds	r1, r0, #1
 80086d6:	d1c7      	bne.n	8008668 <__sflush_r+0x34>
 80086d8:	682b      	ldr	r3, [r5, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0c4      	beq.n	8008668 <__sflush_r+0x34>
 80086de:	2b1d      	cmp	r3, #29
 80086e0:	d001      	beq.n	80086e6 <__sflush_r+0xb2>
 80086e2:	2b16      	cmp	r3, #22
 80086e4:	d101      	bne.n	80086ea <__sflush_r+0xb6>
 80086e6:	602f      	str	r7, [r5, #0]
 80086e8:	e7b1      	b.n	800864e <__sflush_r+0x1a>
 80086ea:	89a3      	ldrh	r3, [r4, #12]
 80086ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086f0:	81a3      	strh	r3, [r4, #12]
 80086f2:	e7ad      	b.n	8008650 <__sflush_r+0x1c>
 80086f4:	690f      	ldr	r7, [r1, #16]
 80086f6:	2f00      	cmp	r7, #0
 80086f8:	d0a9      	beq.n	800864e <__sflush_r+0x1a>
 80086fa:	0793      	lsls	r3, r2, #30
 80086fc:	680e      	ldr	r6, [r1, #0]
 80086fe:	bf08      	it	eq
 8008700:	694b      	ldreq	r3, [r1, #20]
 8008702:	600f      	str	r7, [r1, #0]
 8008704:	bf18      	it	ne
 8008706:	2300      	movne	r3, #0
 8008708:	eba6 0807 	sub.w	r8, r6, r7
 800870c:	608b      	str	r3, [r1, #8]
 800870e:	f1b8 0f00 	cmp.w	r8, #0
 8008712:	dd9c      	ble.n	800864e <__sflush_r+0x1a>
 8008714:	6a21      	ldr	r1, [r4, #32]
 8008716:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008718:	4643      	mov	r3, r8
 800871a:	463a      	mov	r2, r7
 800871c:	4628      	mov	r0, r5
 800871e:	47b0      	blx	r6
 8008720:	2800      	cmp	r0, #0
 8008722:	dc06      	bgt.n	8008732 <__sflush_r+0xfe>
 8008724:	89a3      	ldrh	r3, [r4, #12]
 8008726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800872a:	81a3      	strh	r3, [r4, #12]
 800872c:	f04f 30ff 	mov.w	r0, #4294967295
 8008730:	e78e      	b.n	8008650 <__sflush_r+0x1c>
 8008732:	4407      	add	r7, r0
 8008734:	eba8 0800 	sub.w	r8, r8, r0
 8008738:	e7e9      	b.n	800870e <__sflush_r+0xda>
 800873a:	bf00      	nop
 800873c:	20400001 	.word	0x20400001

08008740 <_fflush_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	690b      	ldr	r3, [r1, #16]
 8008744:	4605      	mov	r5, r0
 8008746:	460c      	mov	r4, r1
 8008748:	b913      	cbnz	r3, 8008750 <_fflush_r+0x10>
 800874a:	2500      	movs	r5, #0
 800874c:	4628      	mov	r0, r5
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	b118      	cbz	r0, 800875a <_fflush_r+0x1a>
 8008752:	6983      	ldr	r3, [r0, #24]
 8008754:	b90b      	cbnz	r3, 800875a <_fflush_r+0x1a>
 8008756:	f000 f887 	bl	8008868 <__sinit>
 800875a:	4b14      	ldr	r3, [pc, #80]	; (80087ac <_fflush_r+0x6c>)
 800875c:	429c      	cmp	r4, r3
 800875e:	d11b      	bne.n	8008798 <_fflush_r+0x58>
 8008760:	686c      	ldr	r4, [r5, #4]
 8008762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d0ef      	beq.n	800874a <_fflush_r+0xa>
 800876a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800876c:	07d0      	lsls	r0, r2, #31
 800876e:	d404      	bmi.n	800877a <_fflush_r+0x3a>
 8008770:	0599      	lsls	r1, r3, #22
 8008772:	d402      	bmi.n	800877a <_fflush_r+0x3a>
 8008774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008776:	f000 f91a 	bl	80089ae <__retarget_lock_acquire_recursive>
 800877a:	4628      	mov	r0, r5
 800877c:	4621      	mov	r1, r4
 800877e:	f7ff ff59 	bl	8008634 <__sflush_r>
 8008782:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008784:	07da      	lsls	r2, r3, #31
 8008786:	4605      	mov	r5, r0
 8008788:	d4e0      	bmi.n	800874c <_fflush_r+0xc>
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	059b      	lsls	r3, r3, #22
 800878e:	d4dd      	bmi.n	800874c <_fflush_r+0xc>
 8008790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008792:	f000 f90d 	bl	80089b0 <__retarget_lock_release_recursive>
 8008796:	e7d9      	b.n	800874c <_fflush_r+0xc>
 8008798:	4b05      	ldr	r3, [pc, #20]	; (80087b0 <_fflush_r+0x70>)
 800879a:	429c      	cmp	r4, r3
 800879c:	d101      	bne.n	80087a2 <_fflush_r+0x62>
 800879e:	68ac      	ldr	r4, [r5, #8]
 80087a0:	e7df      	b.n	8008762 <_fflush_r+0x22>
 80087a2:	4b04      	ldr	r3, [pc, #16]	; (80087b4 <_fflush_r+0x74>)
 80087a4:	429c      	cmp	r4, r3
 80087a6:	bf08      	it	eq
 80087a8:	68ec      	ldreq	r4, [r5, #12]
 80087aa:	e7da      	b.n	8008762 <_fflush_r+0x22>
 80087ac:	08009a70 	.word	0x08009a70
 80087b0:	08009a90 	.word	0x08009a90
 80087b4:	08009a50 	.word	0x08009a50

080087b8 <std>:
 80087b8:	2300      	movs	r3, #0
 80087ba:	b510      	push	{r4, lr}
 80087bc:	4604      	mov	r4, r0
 80087be:	e9c0 3300 	strd	r3, r3, [r0]
 80087c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087c6:	6083      	str	r3, [r0, #8]
 80087c8:	8181      	strh	r1, [r0, #12]
 80087ca:	6643      	str	r3, [r0, #100]	; 0x64
 80087cc:	81c2      	strh	r2, [r0, #14]
 80087ce:	6183      	str	r3, [r0, #24]
 80087d0:	4619      	mov	r1, r3
 80087d2:	2208      	movs	r2, #8
 80087d4:	305c      	adds	r0, #92	; 0x5c
 80087d6:	f7fe fa25 	bl	8006c24 <memset>
 80087da:	4b05      	ldr	r3, [pc, #20]	; (80087f0 <std+0x38>)
 80087dc:	6263      	str	r3, [r4, #36]	; 0x24
 80087de:	4b05      	ldr	r3, [pc, #20]	; (80087f4 <std+0x3c>)
 80087e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80087e2:	4b05      	ldr	r3, [pc, #20]	; (80087f8 <std+0x40>)
 80087e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087e6:	4b05      	ldr	r3, [pc, #20]	; (80087fc <std+0x44>)
 80087e8:	6224      	str	r4, [r4, #32]
 80087ea:	6323      	str	r3, [r4, #48]	; 0x30
 80087ec:	bd10      	pop	{r4, pc}
 80087ee:	bf00      	nop
 80087f0:	08009671 	.word	0x08009671
 80087f4:	08009693 	.word	0x08009693
 80087f8:	080096cb 	.word	0x080096cb
 80087fc:	080096ef 	.word	0x080096ef

08008800 <_cleanup_r>:
 8008800:	4901      	ldr	r1, [pc, #4]	; (8008808 <_cleanup_r+0x8>)
 8008802:	f000 b8af 	b.w	8008964 <_fwalk_reent>
 8008806:	bf00      	nop
 8008808:	08008741 	.word	0x08008741

0800880c <__sfmoreglue>:
 800880c:	b570      	push	{r4, r5, r6, lr}
 800880e:	2268      	movs	r2, #104	; 0x68
 8008810:	1e4d      	subs	r5, r1, #1
 8008812:	4355      	muls	r5, r2
 8008814:	460e      	mov	r6, r1
 8008816:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800881a:	f000 fd4b 	bl	80092b4 <_malloc_r>
 800881e:	4604      	mov	r4, r0
 8008820:	b140      	cbz	r0, 8008834 <__sfmoreglue+0x28>
 8008822:	2100      	movs	r1, #0
 8008824:	e9c0 1600 	strd	r1, r6, [r0]
 8008828:	300c      	adds	r0, #12
 800882a:	60a0      	str	r0, [r4, #8]
 800882c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008830:	f7fe f9f8 	bl	8006c24 <memset>
 8008834:	4620      	mov	r0, r4
 8008836:	bd70      	pop	{r4, r5, r6, pc}

08008838 <__sfp_lock_acquire>:
 8008838:	4801      	ldr	r0, [pc, #4]	; (8008840 <__sfp_lock_acquire+0x8>)
 800883a:	f000 b8b8 	b.w	80089ae <__retarget_lock_acquire_recursive>
 800883e:	bf00      	nop
 8008840:	200003e5 	.word	0x200003e5

08008844 <__sfp_lock_release>:
 8008844:	4801      	ldr	r0, [pc, #4]	; (800884c <__sfp_lock_release+0x8>)
 8008846:	f000 b8b3 	b.w	80089b0 <__retarget_lock_release_recursive>
 800884a:	bf00      	nop
 800884c:	200003e5 	.word	0x200003e5

08008850 <__sinit_lock_acquire>:
 8008850:	4801      	ldr	r0, [pc, #4]	; (8008858 <__sinit_lock_acquire+0x8>)
 8008852:	f000 b8ac 	b.w	80089ae <__retarget_lock_acquire_recursive>
 8008856:	bf00      	nop
 8008858:	200003e6 	.word	0x200003e6

0800885c <__sinit_lock_release>:
 800885c:	4801      	ldr	r0, [pc, #4]	; (8008864 <__sinit_lock_release+0x8>)
 800885e:	f000 b8a7 	b.w	80089b0 <__retarget_lock_release_recursive>
 8008862:	bf00      	nop
 8008864:	200003e6 	.word	0x200003e6

08008868 <__sinit>:
 8008868:	b510      	push	{r4, lr}
 800886a:	4604      	mov	r4, r0
 800886c:	f7ff fff0 	bl	8008850 <__sinit_lock_acquire>
 8008870:	69a3      	ldr	r3, [r4, #24]
 8008872:	b11b      	cbz	r3, 800887c <__sinit+0x14>
 8008874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008878:	f7ff bff0 	b.w	800885c <__sinit_lock_release>
 800887c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008880:	6523      	str	r3, [r4, #80]	; 0x50
 8008882:	4b13      	ldr	r3, [pc, #76]	; (80088d0 <__sinit+0x68>)
 8008884:	4a13      	ldr	r2, [pc, #76]	; (80088d4 <__sinit+0x6c>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	62a2      	str	r2, [r4, #40]	; 0x28
 800888a:	42a3      	cmp	r3, r4
 800888c:	bf04      	itt	eq
 800888e:	2301      	moveq	r3, #1
 8008890:	61a3      	streq	r3, [r4, #24]
 8008892:	4620      	mov	r0, r4
 8008894:	f000 f820 	bl	80088d8 <__sfp>
 8008898:	6060      	str	r0, [r4, #4]
 800889a:	4620      	mov	r0, r4
 800889c:	f000 f81c 	bl	80088d8 <__sfp>
 80088a0:	60a0      	str	r0, [r4, #8]
 80088a2:	4620      	mov	r0, r4
 80088a4:	f000 f818 	bl	80088d8 <__sfp>
 80088a8:	2200      	movs	r2, #0
 80088aa:	60e0      	str	r0, [r4, #12]
 80088ac:	2104      	movs	r1, #4
 80088ae:	6860      	ldr	r0, [r4, #4]
 80088b0:	f7ff ff82 	bl	80087b8 <std>
 80088b4:	68a0      	ldr	r0, [r4, #8]
 80088b6:	2201      	movs	r2, #1
 80088b8:	2109      	movs	r1, #9
 80088ba:	f7ff ff7d 	bl	80087b8 <std>
 80088be:	68e0      	ldr	r0, [r4, #12]
 80088c0:	2202      	movs	r2, #2
 80088c2:	2112      	movs	r1, #18
 80088c4:	f7ff ff78 	bl	80087b8 <std>
 80088c8:	2301      	movs	r3, #1
 80088ca:	61a3      	str	r3, [r4, #24]
 80088cc:	e7d2      	b.n	8008874 <__sinit+0xc>
 80088ce:	bf00      	nop
 80088d0:	08009988 	.word	0x08009988
 80088d4:	08008801 	.word	0x08008801

080088d8 <__sfp>:
 80088d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088da:	4607      	mov	r7, r0
 80088dc:	f7ff ffac 	bl	8008838 <__sfp_lock_acquire>
 80088e0:	4b1e      	ldr	r3, [pc, #120]	; (800895c <__sfp+0x84>)
 80088e2:	681e      	ldr	r6, [r3, #0]
 80088e4:	69b3      	ldr	r3, [r6, #24]
 80088e6:	b913      	cbnz	r3, 80088ee <__sfp+0x16>
 80088e8:	4630      	mov	r0, r6
 80088ea:	f7ff ffbd 	bl	8008868 <__sinit>
 80088ee:	3648      	adds	r6, #72	; 0x48
 80088f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088f4:	3b01      	subs	r3, #1
 80088f6:	d503      	bpl.n	8008900 <__sfp+0x28>
 80088f8:	6833      	ldr	r3, [r6, #0]
 80088fa:	b30b      	cbz	r3, 8008940 <__sfp+0x68>
 80088fc:	6836      	ldr	r6, [r6, #0]
 80088fe:	e7f7      	b.n	80088f0 <__sfp+0x18>
 8008900:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008904:	b9d5      	cbnz	r5, 800893c <__sfp+0x64>
 8008906:	4b16      	ldr	r3, [pc, #88]	; (8008960 <__sfp+0x88>)
 8008908:	60e3      	str	r3, [r4, #12]
 800890a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800890e:	6665      	str	r5, [r4, #100]	; 0x64
 8008910:	f000 f84c 	bl	80089ac <__retarget_lock_init_recursive>
 8008914:	f7ff ff96 	bl	8008844 <__sfp_lock_release>
 8008918:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800891c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008920:	6025      	str	r5, [r4, #0]
 8008922:	61a5      	str	r5, [r4, #24]
 8008924:	2208      	movs	r2, #8
 8008926:	4629      	mov	r1, r5
 8008928:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800892c:	f7fe f97a 	bl	8006c24 <memset>
 8008930:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008934:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008938:	4620      	mov	r0, r4
 800893a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800893c:	3468      	adds	r4, #104	; 0x68
 800893e:	e7d9      	b.n	80088f4 <__sfp+0x1c>
 8008940:	2104      	movs	r1, #4
 8008942:	4638      	mov	r0, r7
 8008944:	f7ff ff62 	bl	800880c <__sfmoreglue>
 8008948:	4604      	mov	r4, r0
 800894a:	6030      	str	r0, [r6, #0]
 800894c:	2800      	cmp	r0, #0
 800894e:	d1d5      	bne.n	80088fc <__sfp+0x24>
 8008950:	f7ff ff78 	bl	8008844 <__sfp_lock_release>
 8008954:	230c      	movs	r3, #12
 8008956:	603b      	str	r3, [r7, #0]
 8008958:	e7ee      	b.n	8008938 <__sfp+0x60>
 800895a:	bf00      	nop
 800895c:	08009988 	.word	0x08009988
 8008960:	ffff0001 	.word	0xffff0001

08008964 <_fwalk_reent>:
 8008964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008968:	4606      	mov	r6, r0
 800896a:	4688      	mov	r8, r1
 800896c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008970:	2700      	movs	r7, #0
 8008972:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008976:	f1b9 0901 	subs.w	r9, r9, #1
 800897a:	d505      	bpl.n	8008988 <_fwalk_reent+0x24>
 800897c:	6824      	ldr	r4, [r4, #0]
 800897e:	2c00      	cmp	r4, #0
 8008980:	d1f7      	bne.n	8008972 <_fwalk_reent+0xe>
 8008982:	4638      	mov	r0, r7
 8008984:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008988:	89ab      	ldrh	r3, [r5, #12]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d907      	bls.n	800899e <_fwalk_reent+0x3a>
 800898e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008992:	3301      	adds	r3, #1
 8008994:	d003      	beq.n	800899e <_fwalk_reent+0x3a>
 8008996:	4629      	mov	r1, r5
 8008998:	4630      	mov	r0, r6
 800899a:	47c0      	blx	r8
 800899c:	4307      	orrs	r7, r0
 800899e:	3568      	adds	r5, #104	; 0x68
 80089a0:	e7e9      	b.n	8008976 <_fwalk_reent+0x12>
	...

080089a4 <_localeconv_r>:
 80089a4:	4800      	ldr	r0, [pc, #0]	; (80089a8 <_localeconv_r+0x4>)
 80089a6:	4770      	bx	lr
 80089a8:	2000018c 	.word	0x2000018c

080089ac <__retarget_lock_init_recursive>:
 80089ac:	4770      	bx	lr

080089ae <__retarget_lock_acquire_recursive>:
 80089ae:	4770      	bx	lr

080089b0 <__retarget_lock_release_recursive>:
 80089b0:	4770      	bx	lr

080089b2 <__swhatbuf_r>:
 80089b2:	b570      	push	{r4, r5, r6, lr}
 80089b4:	460e      	mov	r6, r1
 80089b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ba:	2900      	cmp	r1, #0
 80089bc:	b096      	sub	sp, #88	; 0x58
 80089be:	4614      	mov	r4, r2
 80089c0:	461d      	mov	r5, r3
 80089c2:	da08      	bge.n	80089d6 <__swhatbuf_r+0x24>
 80089c4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80089c8:	2200      	movs	r2, #0
 80089ca:	602a      	str	r2, [r5, #0]
 80089cc:	061a      	lsls	r2, r3, #24
 80089ce:	d410      	bmi.n	80089f2 <__swhatbuf_r+0x40>
 80089d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089d4:	e00e      	b.n	80089f4 <__swhatbuf_r+0x42>
 80089d6:	466a      	mov	r2, sp
 80089d8:	f000 fee0 	bl	800979c <_fstat_r>
 80089dc:	2800      	cmp	r0, #0
 80089de:	dbf1      	blt.n	80089c4 <__swhatbuf_r+0x12>
 80089e0:	9a01      	ldr	r2, [sp, #4]
 80089e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80089e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80089ea:	425a      	negs	r2, r3
 80089ec:	415a      	adcs	r2, r3
 80089ee:	602a      	str	r2, [r5, #0]
 80089f0:	e7ee      	b.n	80089d0 <__swhatbuf_r+0x1e>
 80089f2:	2340      	movs	r3, #64	; 0x40
 80089f4:	2000      	movs	r0, #0
 80089f6:	6023      	str	r3, [r4, #0]
 80089f8:	b016      	add	sp, #88	; 0x58
 80089fa:	bd70      	pop	{r4, r5, r6, pc}

080089fc <__smakebuf_r>:
 80089fc:	898b      	ldrh	r3, [r1, #12]
 80089fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a00:	079d      	lsls	r5, r3, #30
 8008a02:	4606      	mov	r6, r0
 8008a04:	460c      	mov	r4, r1
 8008a06:	d507      	bpl.n	8008a18 <__smakebuf_r+0x1c>
 8008a08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a0c:	6023      	str	r3, [r4, #0]
 8008a0e:	6123      	str	r3, [r4, #16]
 8008a10:	2301      	movs	r3, #1
 8008a12:	6163      	str	r3, [r4, #20]
 8008a14:	b002      	add	sp, #8
 8008a16:	bd70      	pop	{r4, r5, r6, pc}
 8008a18:	ab01      	add	r3, sp, #4
 8008a1a:	466a      	mov	r2, sp
 8008a1c:	f7ff ffc9 	bl	80089b2 <__swhatbuf_r>
 8008a20:	9900      	ldr	r1, [sp, #0]
 8008a22:	4605      	mov	r5, r0
 8008a24:	4630      	mov	r0, r6
 8008a26:	f000 fc45 	bl	80092b4 <_malloc_r>
 8008a2a:	b948      	cbnz	r0, 8008a40 <__smakebuf_r+0x44>
 8008a2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a30:	059a      	lsls	r2, r3, #22
 8008a32:	d4ef      	bmi.n	8008a14 <__smakebuf_r+0x18>
 8008a34:	f023 0303 	bic.w	r3, r3, #3
 8008a38:	f043 0302 	orr.w	r3, r3, #2
 8008a3c:	81a3      	strh	r3, [r4, #12]
 8008a3e:	e7e3      	b.n	8008a08 <__smakebuf_r+0xc>
 8008a40:	4b0d      	ldr	r3, [pc, #52]	; (8008a78 <__smakebuf_r+0x7c>)
 8008a42:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a44:	89a3      	ldrh	r3, [r4, #12]
 8008a46:	6020      	str	r0, [r4, #0]
 8008a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a4c:	81a3      	strh	r3, [r4, #12]
 8008a4e:	9b00      	ldr	r3, [sp, #0]
 8008a50:	6163      	str	r3, [r4, #20]
 8008a52:	9b01      	ldr	r3, [sp, #4]
 8008a54:	6120      	str	r0, [r4, #16]
 8008a56:	b15b      	cbz	r3, 8008a70 <__smakebuf_r+0x74>
 8008a58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f000 feaf 	bl	80097c0 <_isatty_r>
 8008a62:	b128      	cbz	r0, 8008a70 <__smakebuf_r+0x74>
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	f023 0303 	bic.w	r3, r3, #3
 8008a6a:	f043 0301 	orr.w	r3, r3, #1
 8008a6e:	81a3      	strh	r3, [r4, #12]
 8008a70:	89a0      	ldrh	r0, [r4, #12]
 8008a72:	4305      	orrs	r5, r0
 8008a74:	81a5      	strh	r5, [r4, #12]
 8008a76:	e7cd      	b.n	8008a14 <__smakebuf_r+0x18>
 8008a78:	08008801 	.word	0x08008801

08008a7c <malloc>:
 8008a7c:	4b02      	ldr	r3, [pc, #8]	; (8008a88 <malloc+0xc>)
 8008a7e:	4601      	mov	r1, r0
 8008a80:	6818      	ldr	r0, [r3, #0]
 8008a82:	f000 bc17 	b.w	80092b4 <_malloc_r>
 8008a86:	bf00      	nop
 8008a88:	20000038 	.word	0x20000038

08008a8c <memcpy>:
 8008a8c:	440a      	add	r2, r1
 8008a8e:	4291      	cmp	r1, r2
 8008a90:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a94:	d100      	bne.n	8008a98 <memcpy+0xc>
 8008a96:	4770      	bx	lr
 8008a98:	b510      	push	{r4, lr}
 8008a9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008aa2:	4291      	cmp	r1, r2
 8008aa4:	d1f9      	bne.n	8008a9a <memcpy+0xe>
 8008aa6:	bd10      	pop	{r4, pc}

08008aa8 <_Balloc>:
 8008aa8:	b570      	push	{r4, r5, r6, lr}
 8008aaa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008aac:	4604      	mov	r4, r0
 8008aae:	460d      	mov	r5, r1
 8008ab0:	b976      	cbnz	r6, 8008ad0 <_Balloc+0x28>
 8008ab2:	2010      	movs	r0, #16
 8008ab4:	f7ff ffe2 	bl	8008a7c <malloc>
 8008ab8:	4602      	mov	r2, r0
 8008aba:	6260      	str	r0, [r4, #36]	; 0x24
 8008abc:	b920      	cbnz	r0, 8008ac8 <_Balloc+0x20>
 8008abe:	4b18      	ldr	r3, [pc, #96]	; (8008b20 <_Balloc+0x78>)
 8008ac0:	4818      	ldr	r0, [pc, #96]	; (8008b24 <_Balloc+0x7c>)
 8008ac2:	2166      	movs	r1, #102	; 0x66
 8008ac4:	f000 fe2a 	bl	800971c <__assert_func>
 8008ac8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008acc:	6006      	str	r6, [r0, #0]
 8008ace:	60c6      	str	r6, [r0, #12]
 8008ad0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ad2:	68f3      	ldr	r3, [r6, #12]
 8008ad4:	b183      	cbz	r3, 8008af8 <_Balloc+0x50>
 8008ad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ad8:	68db      	ldr	r3, [r3, #12]
 8008ada:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ade:	b9b8      	cbnz	r0, 8008b10 <_Balloc+0x68>
 8008ae0:	2101      	movs	r1, #1
 8008ae2:	fa01 f605 	lsl.w	r6, r1, r5
 8008ae6:	1d72      	adds	r2, r6, #5
 8008ae8:	0092      	lsls	r2, r2, #2
 8008aea:	4620      	mov	r0, r4
 8008aec:	f000 fb60 	bl	80091b0 <_calloc_r>
 8008af0:	b160      	cbz	r0, 8008b0c <_Balloc+0x64>
 8008af2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008af6:	e00e      	b.n	8008b16 <_Balloc+0x6e>
 8008af8:	2221      	movs	r2, #33	; 0x21
 8008afa:	2104      	movs	r1, #4
 8008afc:	4620      	mov	r0, r4
 8008afe:	f000 fb57 	bl	80091b0 <_calloc_r>
 8008b02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b04:	60f0      	str	r0, [r6, #12]
 8008b06:	68db      	ldr	r3, [r3, #12]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1e4      	bne.n	8008ad6 <_Balloc+0x2e>
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	bd70      	pop	{r4, r5, r6, pc}
 8008b10:	6802      	ldr	r2, [r0, #0]
 8008b12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b16:	2300      	movs	r3, #0
 8008b18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b1c:	e7f7      	b.n	8008b0e <_Balloc+0x66>
 8008b1e:	bf00      	nop
 8008b20:	080099cd 	.word	0x080099cd
 8008b24:	08009ab0 	.word	0x08009ab0

08008b28 <_Bfree>:
 8008b28:	b570      	push	{r4, r5, r6, lr}
 8008b2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b2c:	4605      	mov	r5, r0
 8008b2e:	460c      	mov	r4, r1
 8008b30:	b976      	cbnz	r6, 8008b50 <_Bfree+0x28>
 8008b32:	2010      	movs	r0, #16
 8008b34:	f7ff ffa2 	bl	8008a7c <malloc>
 8008b38:	4602      	mov	r2, r0
 8008b3a:	6268      	str	r0, [r5, #36]	; 0x24
 8008b3c:	b920      	cbnz	r0, 8008b48 <_Bfree+0x20>
 8008b3e:	4b09      	ldr	r3, [pc, #36]	; (8008b64 <_Bfree+0x3c>)
 8008b40:	4809      	ldr	r0, [pc, #36]	; (8008b68 <_Bfree+0x40>)
 8008b42:	218a      	movs	r1, #138	; 0x8a
 8008b44:	f000 fdea 	bl	800971c <__assert_func>
 8008b48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b4c:	6006      	str	r6, [r0, #0]
 8008b4e:	60c6      	str	r6, [r0, #12]
 8008b50:	b13c      	cbz	r4, 8008b62 <_Bfree+0x3a>
 8008b52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008b54:	6862      	ldr	r2, [r4, #4]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b5c:	6021      	str	r1, [r4, #0]
 8008b5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b62:	bd70      	pop	{r4, r5, r6, pc}
 8008b64:	080099cd 	.word	0x080099cd
 8008b68:	08009ab0 	.word	0x08009ab0

08008b6c <__multadd>:
 8008b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b70:	690d      	ldr	r5, [r1, #16]
 8008b72:	4607      	mov	r7, r0
 8008b74:	460c      	mov	r4, r1
 8008b76:	461e      	mov	r6, r3
 8008b78:	f101 0c14 	add.w	ip, r1, #20
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	f8dc 3000 	ldr.w	r3, [ip]
 8008b82:	b299      	uxth	r1, r3
 8008b84:	fb02 6101 	mla	r1, r2, r1, r6
 8008b88:	0c1e      	lsrs	r6, r3, #16
 8008b8a:	0c0b      	lsrs	r3, r1, #16
 8008b8c:	fb02 3306 	mla	r3, r2, r6, r3
 8008b90:	b289      	uxth	r1, r1
 8008b92:	3001      	adds	r0, #1
 8008b94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b98:	4285      	cmp	r5, r0
 8008b9a:	f84c 1b04 	str.w	r1, [ip], #4
 8008b9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ba2:	dcec      	bgt.n	8008b7e <__multadd+0x12>
 8008ba4:	b30e      	cbz	r6, 8008bea <__multadd+0x7e>
 8008ba6:	68a3      	ldr	r3, [r4, #8]
 8008ba8:	42ab      	cmp	r3, r5
 8008baa:	dc19      	bgt.n	8008be0 <__multadd+0x74>
 8008bac:	6861      	ldr	r1, [r4, #4]
 8008bae:	4638      	mov	r0, r7
 8008bb0:	3101      	adds	r1, #1
 8008bb2:	f7ff ff79 	bl	8008aa8 <_Balloc>
 8008bb6:	4680      	mov	r8, r0
 8008bb8:	b928      	cbnz	r0, 8008bc6 <__multadd+0x5a>
 8008bba:	4602      	mov	r2, r0
 8008bbc:	4b0c      	ldr	r3, [pc, #48]	; (8008bf0 <__multadd+0x84>)
 8008bbe:	480d      	ldr	r0, [pc, #52]	; (8008bf4 <__multadd+0x88>)
 8008bc0:	21b5      	movs	r1, #181	; 0xb5
 8008bc2:	f000 fdab 	bl	800971c <__assert_func>
 8008bc6:	6922      	ldr	r2, [r4, #16]
 8008bc8:	3202      	adds	r2, #2
 8008bca:	f104 010c 	add.w	r1, r4, #12
 8008bce:	0092      	lsls	r2, r2, #2
 8008bd0:	300c      	adds	r0, #12
 8008bd2:	f7ff ff5b 	bl	8008a8c <memcpy>
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	4638      	mov	r0, r7
 8008bda:	f7ff ffa5 	bl	8008b28 <_Bfree>
 8008bde:	4644      	mov	r4, r8
 8008be0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008be4:	3501      	adds	r5, #1
 8008be6:	615e      	str	r6, [r3, #20]
 8008be8:	6125      	str	r5, [r4, #16]
 8008bea:	4620      	mov	r0, r4
 8008bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bf0:	08009a3f 	.word	0x08009a3f
 8008bf4:	08009ab0 	.word	0x08009ab0

08008bf8 <__hi0bits>:
 8008bf8:	0c03      	lsrs	r3, r0, #16
 8008bfa:	041b      	lsls	r3, r3, #16
 8008bfc:	b9d3      	cbnz	r3, 8008c34 <__hi0bits+0x3c>
 8008bfe:	0400      	lsls	r0, r0, #16
 8008c00:	2310      	movs	r3, #16
 8008c02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008c06:	bf04      	itt	eq
 8008c08:	0200      	lsleq	r0, r0, #8
 8008c0a:	3308      	addeq	r3, #8
 8008c0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008c10:	bf04      	itt	eq
 8008c12:	0100      	lsleq	r0, r0, #4
 8008c14:	3304      	addeq	r3, #4
 8008c16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008c1a:	bf04      	itt	eq
 8008c1c:	0080      	lsleq	r0, r0, #2
 8008c1e:	3302      	addeq	r3, #2
 8008c20:	2800      	cmp	r0, #0
 8008c22:	db05      	blt.n	8008c30 <__hi0bits+0x38>
 8008c24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008c28:	f103 0301 	add.w	r3, r3, #1
 8008c2c:	bf08      	it	eq
 8008c2e:	2320      	moveq	r3, #32
 8008c30:	4618      	mov	r0, r3
 8008c32:	4770      	bx	lr
 8008c34:	2300      	movs	r3, #0
 8008c36:	e7e4      	b.n	8008c02 <__hi0bits+0xa>

08008c38 <__lo0bits>:
 8008c38:	6803      	ldr	r3, [r0, #0]
 8008c3a:	f013 0207 	ands.w	r2, r3, #7
 8008c3e:	4601      	mov	r1, r0
 8008c40:	d00b      	beq.n	8008c5a <__lo0bits+0x22>
 8008c42:	07da      	lsls	r2, r3, #31
 8008c44:	d423      	bmi.n	8008c8e <__lo0bits+0x56>
 8008c46:	0798      	lsls	r0, r3, #30
 8008c48:	bf49      	itett	mi
 8008c4a:	085b      	lsrmi	r3, r3, #1
 8008c4c:	089b      	lsrpl	r3, r3, #2
 8008c4e:	2001      	movmi	r0, #1
 8008c50:	600b      	strmi	r3, [r1, #0]
 8008c52:	bf5c      	itt	pl
 8008c54:	600b      	strpl	r3, [r1, #0]
 8008c56:	2002      	movpl	r0, #2
 8008c58:	4770      	bx	lr
 8008c5a:	b298      	uxth	r0, r3
 8008c5c:	b9a8      	cbnz	r0, 8008c8a <__lo0bits+0x52>
 8008c5e:	0c1b      	lsrs	r3, r3, #16
 8008c60:	2010      	movs	r0, #16
 8008c62:	b2da      	uxtb	r2, r3
 8008c64:	b90a      	cbnz	r2, 8008c6a <__lo0bits+0x32>
 8008c66:	3008      	adds	r0, #8
 8008c68:	0a1b      	lsrs	r3, r3, #8
 8008c6a:	071a      	lsls	r2, r3, #28
 8008c6c:	bf04      	itt	eq
 8008c6e:	091b      	lsreq	r3, r3, #4
 8008c70:	3004      	addeq	r0, #4
 8008c72:	079a      	lsls	r2, r3, #30
 8008c74:	bf04      	itt	eq
 8008c76:	089b      	lsreq	r3, r3, #2
 8008c78:	3002      	addeq	r0, #2
 8008c7a:	07da      	lsls	r2, r3, #31
 8008c7c:	d403      	bmi.n	8008c86 <__lo0bits+0x4e>
 8008c7e:	085b      	lsrs	r3, r3, #1
 8008c80:	f100 0001 	add.w	r0, r0, #1
 8008c84:	d005      	beq.n	8008c92 <__lo0bits+0x5a>
 8008c86:	600b      	str	r3, [r1, #0]
 8008c88:	4770      	bx	lr
 8008c8a:	4610      	mov	r0, r2
 8008c8c:	e7e9      	b.n	8008c62 <__lo0bits+0x2a>
 8008c8e:	2000      	movs	r0, #0
 8008c90:	4770      	bx	lr
 8008c92:	2020      	movs	r0, #32
 8008c94:	4770      	bx	lr
	...

08008c98 <__i2b>:
 8008c98:	b510      	push	{r4, lr}
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	2101      	movs	r1, #1
 8008c9e:	f7ff ff03 	bl	8008aa8 <_Balloc>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	b928      	cbnz	r0, 8008cb2 <__i2b+0x1a>
 8008ca6:	4b05      	ldr	r3, [pc, #20]	; (8008cbc <__i2b+0x24>)
 8008ca8:	4805      	ldr	r0, [pc, #20]	; (8008cc0 <__i2b+0x28>)
 8008caa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008cae:	f000 fd35 	bl	800971c <__assert_func>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	6144      	str	r4, [r0, #20]
 8008cb6:	6103      	str	r3, [r0, #16]
 8008cb8:	bd10      	pop	{r4, pc}
 8008cba:	bf00      	nop
 8008cbc:	08009a3f 	.word	0x08009a3f
 8008cc0:	08009ab0 	.word	0x08009ab0

08008cc4 <__multiply>:
 8008cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	4691      	mov	r9, r2
 8008cca:	690a      	ldr	r2, [r1, #16]
 8008ccc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	bfb8      	it	lt
 8008cd4:	460b      	movlt	r3, r1
 8008cd6:	460c      	mov	r4, r1
 8008cd8:	bfbc      	itt	lt
 8008cda:	464c      	movlt	r4, r9
 8008cdc:	4699      	movlt	r9, r3
 8008cde:	6927      	ldr	r7, [r4, #16]
 8008ce0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ce4:	68a3      	ldr	r3, [r4, #8]
 8008ce6:	6861      	ldr	r1, [r4, #4]
 8008ce8:	eb07 060a 	add.w	r6, r7, sl
 8008cec:	42b3      	cmp	r3, r6
 8008cee:	b085      	sub	sp, #20
 8008cf0:	bfb8      	it	lt
 8008cf2:	3101      	addlt	r1, #1
 8008cf4:	f7ff fed8 	bl	8008aa8 <_Balloc>
 8008cf8:	b930      	cbnz	r0, 8008d08 <__multiply+0x44>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	4b44      	ldr	r3, [pc, #272]	; (8008e10 <__multiply+0x14c>)
 8008cfe:	4845      	ldr	r0, [pc, #276]	; (8008e14 <__multiply+0x150>)
 8008d00:	f240 115d 	movw	r1, #349	; 0x15d
 8008d04:	f000 fd0a 	bl	800971c <__assert_func>
 8008d08:	f100 0514 	add.w	r5, r0, #20
 8008d0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d10:	462b      	mov	r3, r5
 8008d12:	2200      	movs	r2, #0
 8008d14:	4543      	cmp	r3, r8
 8008d16:	d321      	bcc.n	8008d5c <__multiply+0x98>
 8008d18:	f104 0314 	add.w	r3, r4, #20
 8008d1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008d20:	f109 0314 	add.w	r3, r9, #20
 8008d24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008d28:	9202      	str	r2, [sp, #8]
 8008d2a:	1b3a      	subs	r2, r7, r4
 8008d2c:	3a15      	subs	r2, #21
 8008d2e:	f022 0203 	bic.w	r2, r2, #3
 8008d32:	3204      	adds	r2, #4
 8008d34:	f104 0115 	add.w	r1, r4, #21
 8008d38:	428f      	cmp	r7, r1
 8008d3a:	bf38      	it	cc
 8008d3c:	2204      	movcc	r2, #4
 8008d3e:	9201      	str	r2, [sp, #4]
 8008d40:	9a02      	ldr	r2, [sp, #8]
 8008d42:	9303      	str	r3, [sp, #12]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d80c      	bhi.n	8008d62 <__multiply+0x9e>
 8008d48:	2e00      	cmp	r6, #0
 8008d4a:	dd03      	ble.n	8008d54 <__multiply+0x90>
 8008d4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d05a      	beq.n	8008e0a <__multiply+0x146>
 8008d54:	6106      	str	r6, [r0, #16]
 8008d56:	b005      	add	sp, #20
 8008d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d5c:	f843 2b04 	str.w	r2, [r3], #4
 8008d60:	e7d8      	b.n	8008d14 <__multiply+0x50>
 8008d62:	f8b3 a000 	ldrh.w	sl, [r3]
 8008d66:	f1ba 0f00 	cmp.w	sl, #0
 8008d6a:	d024      	beq.n	8008db6 <__multiply+0xf2>
 8008d6c:	f104 0e14 	add.w	lr, r4, #20
 8008d70:	46a9      	mov	r9, r5
 8008d72:	f04f 0c00 	mov.w	ip, #0
 8008d76:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008d7a:	f8d9 1000 	ldr.w	r1, [r9]
 8008d7e:	fa1f fb82 	uxth.w	fp, r2
 8008d82:	b289      	uxth	r1, r1
 8008d84:	fb0a 110b 	mla	r1, sl, fp, r1
 8008d88:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008d8c:	f8d9 2000 	ldr.w	r2, [r9]
 8008d90:	4461      	add	r1, ip
 8008d92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008d96:	fb0a c20b 	mla	r2, sl, fp, ip
 8008d9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008d9e:	b289      	uxth	r1, r1
 8008da0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008da4:	4577      	cmp	r7, lr
 8008da6:	f849 1b04 	str.w	r1, [r9], #4
 8008daa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008dae:	d8e2      	bhi.n	8008d76 <__multiply+0xb2>
 8008db0:	9a01      	ldr	r2, [sp, #4]
 8008db2:	f845 c002 	str.w	ip, [r5, r2]
 8008db6:	9a03      	ldr	r2, [sp, #12]
 8008db8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008dbc:	3304      	adds	r3, #4
 8008dbe:	f1b9 0f00 	cmp.w	r9, #0
 8008dc2:	d020      	beq.n	8008e06 <__multiply+0x142>
 8008dc4:	6829      	ldr	r1, [r5, #0]
 8008dc6:	f104 0c14 	add.w	ip, r4, #20
 8008dca:	46ae      	mov	lr, r5
 8008dcc:	f04f 0a00 	mov.w	sl, #0
 8008dd0:	f8bc b000 	ldrh.w	fp, [ip]
 8008dd4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008dd8:	fb09 220b 	mla	r2, r9, fp, r2
 8008ddc:	4492      	add	sl, r2
 8008dde:	b289      	uxth	r1, r1
 8008de0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008de4:	f84e 1b04 	str.w	r1, [lr], #4
 8008de8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008dec:	f8be 1000 	ldrh.w	r1, [lr]
 8008df0:	0c12      	lsrs	r2, r2, #16
 8008df2:	fb09 1102 	mla	r1, r9, r2, r1
 8008df6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008dfa:	4567      	cmp	r7, ip
 8008dfc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e00:	d8e6      	bhi.n	8008dd0 <__multiply+0x10c>
 8008e02:	9a01      	ldr	r2, [sp, #4]
 8008e04:	50a9      	str	r1, [r5, r2]
 8008e06:	3504      	adds	r5, #4
 8008e08:	e79a      	b.n	8008d40 <__multiply+0x7c>
 8008e0a:	3e01      	subs	r6, #1
 8008e0c:	e79c      	b.n	8008d48 <__multiply+0x84>
 8008e0e:	bf00      	nop
 8008e10:	08009a3f 	.word	0x08009a3f
 8008e14:	08009ab0 	.word	0x08009ab0

08008e18 <__pow5mult>:
 8008e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e1c:	4615      	mov	r5, r2
 8008e1e:	f012 0203 	ands.w	r2, r2, #3
 8008e22:	4606      	mov	r6, r0
 8008e24:	460f      	mov	r7, r1
 8008e26:	d007      	beq.n	8008e38 <__pow5mult+0x20>
 8008e28:	4c25      	ldr	r4, [pc, #148]	; (8008ec0 <__pow5mult+0xa8>)
 8008e2a:	3a01      	subs	r2, #1
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e32:	f7ff fe9b 	bl	8008b6c <__multadd>
 8008e36:	4607      	mov	r7, r0
 8008e38:	10ad      	asrs	r5, r5, #2
 8008e3a:	d03d      	beq.n	8008eb8 <__pow5mult+0xa0>
 8008e3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e3e:	b97c      	cbnz	r4, 8008e60 <__pow5mult+0x48>
 8008e40:	2010      	movs	r0, #16
 8008e42:	f7ff fe1b 	bl	8008a7c <malloc>
 8008e46:	4602      	mov	r2, r0
 8008e48:	6270      	str	r0, [r6, #36]	; 0x24
 8008e4a:	b928      	cbnz	r0, 8008e58 <__pow5mult+0x40>
 8008e4c:	4b1d      	ldr	r3, [pc, #116]	; (8008ec4 <__pow5mult+0xac>)
 8008e4e:	481e      	ldr	r0, [pc, #120]	; (8008ec8 <__pow5mult+0xb0>)
 8008e50:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008e54:	f000 fc62 	bl	800971c <__assert_func>
 8008e58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e5c:	6004      	str	r4, [r0, #0]
 8008e5e:	60c4      	str	r4, [r0, #12]
 8008e60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008e64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e68:	b94c      	cbnz	r4, 8008e7e <__pow5mult+0x66>
 8008e6a:	f240 2171 	movw	r1, #625	; 0x271
 8008e6e:	4630      	mov	r0, r6
 8008e70:	f7ff ff12 	bl	8008c98 <__i2b>
 8008e74:	2300      	movs	r3, #0
 8008e76:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	6003      	str	r3, [r0, #0]
 8008e7e:	f04f 0900 	mov.w	r9, #0
 8008e82:	07eb      	lsls	r3, r5, #31
 8008e84:	d50a      	bpl.n	8008e9c <__pow5mult+0x84>
 8008e86:	4639      	mov	r1, r7
 8008e88:	4622      	mov	r2, r4
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	f7ff ff1a 	bl	8008cc4 <__multiply>
 8008e90:	4639      	mov	r1, r7
 8008e92:	4680      	mov	r8, r0
 8008e94:	4630      	mov	r0, r6
 8008e96:	f7ff fe47 	bl	8008b28 <_Bfree>
 8008e9a:	4647      	mov	r7, r8
 8008e9c:	106d      	asrs	r5, r5, #1
 8008e9e:	d00b      	beq.n	8008eb8 <__pow5mult+0xa0>
 8008ea0:	6820      	ldr	r0, [r4, #0]
 8008ea2:	b938      	cbnz	r0, 8008eb4 <__pow5mult+0x9c>
 8008ea4:	4622      	mov	r2, r4
 8008ea6:	4621      	mov	r1, r4
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	f7ff ff0b 	bl	8008cc4 <__multiply>
 8008eae:	6020      	str	r0, [r4, #0]
 8008eb0:	f8c0 9000 	str.w	r9, [r0]
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	e7e4      	b.n	8008e82 <__pow5mult+0x6a>
 8008eb8:	4638      	mov	r0, r7
 8008eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ebe:	bf00      	nop
 8008ec0:	08009c00 	.word	0x08009c00
 8008ec4:	080099cd 	.word	0x080099cd
 8008ec8:	08009ab0 	.word	0x08009ab0

08008ecc <__lshift>:
 8008ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed0:	460c      	mov	r4, r1
 8008ed2:	6849      	ldr	r1, [r1, #4]
 8008ed4:	6923      	ldr	r3, [r4, #16]
 8008ed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eda:	68a3      	ldr	r3, [r4, #8]
 8008edc:	4607      	mov	r7, r0
 8008ede:	4691      	mov	r9, r2
 8008ee0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ee4:	f108 0601 	add.w	r6, r8, #1
 8008ee8:	42b3      	cmp	r3, r6
 8008eea:	db0b      	blt.n	8008f04 <__lshift+0x38>
 8008eec:	4638      	mov	r0, r7
 8008eee:	f7ff fddb 	bl	8008aa8 <_Balloc>
 8008ef2:	4605      	mov	r5, r0
 8008ef4:	b948      	cbnz	r0, 8008f0a <__lshift+0x3e>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	4b2a      	ldr	r3, [pc, #168]	; (8008fa4 <__lshift+0xd8>)
 8008efa:	482b      	ldr	r0, [pc, #172]	; (8008fa8 <__lshift+0xdc>)
 8008efc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008f00:	f000 fc0c 	bl	800971c <__assert_func>
 8008f04:	3101      	adds	r1, #1
 8008f06:	005b      	lsls	r3, r3, #1
 8008f08:	e7ee      	b.n	8008ee8 <__lshift+0x1c>
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f100 0114 	add.w	r1, r0, #20
 8008f10:	f100 0210 	add.w	r2, r0, #16
 8008f14:	4618      	mov	r0, r3
 8008f16:	4553      	cmp	r3, sl
 8008f18:	db37      	blt.n	8008f8a <__lshift+0xbe>
 8008f1a:	6920      	ldr	r0, [r4, #16]
 8008f1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f20:	f104 0314 	add.w	r3, r4, #20
 8008f24:	f019 091f 	ands.w	r9, r9, #31
 8008f28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f2c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008f30:	d02f      	beq.n	8008f92 <__lshift+0xc6>
 8008f32:	f1c9 0e20 	rsb	lr, r9, #32
 8008f36:	468a      	mov	sl, r1
 8008f38:	f04f 0c00 	mov.w	ip, #0
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	fa02 f209 	lsl.w	r2, r2, r9
 8008f42:	ea42 020c 	orr.w	r2, r2, ip
 8008f46:	f84a 2b04 	str.w	r2, [sl], #4
 8008f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f4e:	4298      	cmp	r0, r3
 8008f50:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008f54:	d8f2      	bhi.n	8008f3c <__lshift+0x70>
 8008f56:	1b03      	subs	r3, r0, r4
 8008f58:	3b15      	subs	r3, #21
 8008f5a:	f023 0303 	bic.w	r3, r3, #3
 8008f5e:	3304      	adds	r3, #4
 8008f60:	f104 0215 	add.w	r2, r4, #21
 8008f64:	4290      	cmp	r0, r2
 8008f66:	bf38      	it	cc
 8008f68:	2304      	movcc	r3, #4
 8008f6a:	f841 c003 	str.w	ip, [r1, r3]
 8008f6e:	f1bc 0f00 	cmp.w	ip, #0
 8008f72:	d001      	beq.n	8008f78 <__lshift+0xac>
 8008f74:	f108 0602 	add.w	r6, r8, #2
 8008f78:	3e01      	subs	r6, #1
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	612e      	str	r6, [r5, #16]
 8008f7e:	4621      	mov	r1, r4
 8008f80:	f7ff fdd2 	bl	8008b28 <_Bfree>
 8008f84:	4628      	mov	r0, r5
 8008f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f8a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f8e:	3301      	adds	r3, #1
 8008f90:	e7c1      	b.n	8008f16 <__lshift+0x4a>
 8008f92:	3904      	subs	r1, #4
 8008f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f98:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f9c:	4298      	cmp	r0, r3
 8008f9e:	d8f9      	bhi.n	8008f94 <__lshift+0xc8>
 8008fa0:	e7ea      	b.n	8008f78 <__lshift+0xac>
 8008fa2:	bf00      	nop
 8008fa4:	08009a3f 	.word	0x08009a3f
 8008fa8:	08009ab0 	.word	0x08009ab0

08008fac <__mcmp>:
 8008fac:	b530      	push	{r4, r5, lr}
 8008fae:	6902      	ldr	r2, [r0, #16]
 8008fb0:	690c      	ldr	r4, [r1, #16]
 8008fb2:	1b12      	subs	r2, r2, r4
 8008fb4:	d10e      	bne.n	8008fd4 <__mcmp+0x28>
 8008fb6:	f100 0314 	add.w	r3, r0, #20
 8008fba:	3114      	adds	r1, #20
 8008fbc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008fc0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008fc4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008fc8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008fcc:	42a5      	cmp	r5, r4
 8008fce:	d003      	beq.n	8008fd8 <__mcmp+0x2c>
 8008fd0:	d305      	bcc.n	8008fde <__mcmp+0x32>
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	4610      	mov	r0, r2
 8008fd6:	bd30      	pop	{r4, r5, pc}
 8008fd8:	4283      	cmp	r3, r0
 8008fda:	d3f3      	bcc.n	8008fc4 <__mcmp+0x18>
 8008fdc:	e7fa      	b.n	8008fd4 <__mcmp+0x28>
 8008fde:	f04f 32ff 	mov.w	r2, #4294967295
 8008fe2:	e7f7      	b.n	8008fd4 <__mcmp+0x28>

08008fe4 <__mdiff>:
 8008fe4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe8:	460c      	mov	r4, r1
 8008fea:	4606      	mov	r6, r0
 8008fec:	4611      	mov	r1, r2
 8008fee:	4620      	mov	r0, r4
 8008ff0:	4690      	mov	r8, r2
 8008ff2:	f7ff ffdb 	bl	8008fac <__mcmp>
 8008ff6:	1e05      	subs	r5, r0, #0
 8008ff8:	d110      	bne.n	800901c <__mdiff+0x38>
 8008ffa:	4629      	mov	r1, r5
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7ff fd53 	bl	8008aa8 <_Balloc>
 8009002:	b930      	cbnz	r0, 8009012 <__mdiff+0x2e>
 8009004:	4b3a      	ldr	r3, [pc, #232]	; (80090f0 <__mdiff+0x10c>)
 8009006:	4602      	mov	r2, r0
 8009008:	f240 2132 	movw	r1, #562	; 0x232
 800900c:	4839      	ldr	r0, [pc, #228]	; (80090f4 <__mdiff+0x110>)
 800900e:	f000 fb85 	bl	800971c <__assert_func>
 8009012:	2301      	movs	r3, #1
 8009014:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009018:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800901c:	bfa4      	itt	ge
 800901e:	4643      	movge	r3, r8
 8009020:	46a0      	movge	r8, r4
 8009022:	4630      	mov	r0, r6
 8009024:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009028:	bfa6      	itte	ge
 800902a:	461c      	movge	r4, r3
 800902c:	2500      	movge	r5, #0
 800902e:	2501      	movlt	r5, #1
 8009030:	f7ff fd3a 	bl	8008aa8 <_Balloc>
 8009034:	b920      	cbnz	r0, 8009040 <__mdiff+0x5c>
 8009036:	4b2e      	ldr	r3, [pc, #184]	; (80090f0 <__mdiff+0x10c>)
 8009038:	4602      	mov	r2, r0
 800903a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800903e:	e7e5      	b.n	800900c <__mdiff+0x28>
 8009040:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009044:	6926      	ldr	r6, [r4, #16]
 8009046:	60c5      	str	r5, [r0, #12]
 8009048:	f104 0914 	add.w	r9, r4, #20
 800904c:	f108 0514 	add.w	r5, r8, #20
 8009050:	f100 0e14 	add.w	lr, r0, #20
 8009054:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009058:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800905c:	f108 0210 	add.w	r2, r8, #16
 8009060:	46f2      	mov	sl, lr
 8009062:	2100      	movs	r1, #0
 8009064:	f859 3b04 	ldr.w	r3, [r9], #4
 8009068:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800906c:	fa1f f883 	uxth.w	r8, r3
 8009070:	fa11 f18b 	uxtah	r1, r1, fp
 8009074:	0c1b      	lsrs	r3, r3, #16
 8009076:	eba1 0808 	sub.w	r8, r1, r8
 800907a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800907e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009082:	fa1f f888 	uxth.w	r8, r8
 8009086:	1419      	asrs	r1, r3, #16
 8009088:	454e      	cmp	r6, r9
 800908a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800908e:	f84a 3b04 	str.w	r3, [sl], #4
 8009092:	d8e7      	bhi.n	8009064 <__mdiff+0x80>
 8009094:	1b33      	subs	r3, r6, r4
 8009096:	3b15      	subs	r3, #21
 8009098:	f023 0303 	bic.w	r3, r3, #3
 800909c:	3304      	adds	r3, #4
 800909e:	3415      	adds	r4, #21
 80090a0:	42a6      	cmp	r6, r4
 80090a2:	bf38      	it	cc
 80090a4:	2304      	movcc	r3, #4
 80090a6:	441d      	add	r5, r3
 80090a8:	4473      	add	r3, lr
 80090aa:	469e      	mov	lr, r3
 80090ac:	462e      	mov	r6, r5
 80090ae:	4566      	cmp	r6, ip
 80090b0:	d30e      	bcc.n	80090d0 <__mdiff+0xec>
 80090b2:	f10c 0203 	add.w	r2, ip, #3
 80090b6:	1b52      	subs	r2, r2, r5
 80090b8:	f022 0203 	bic.w	r2, r2, #3
 80090bc:	3d03      	subs	r5, #3
 80090be:	45ac      	cmp	ip, r5
 80090c0:	bf38      	it	cc
 80090c2:	2200      	movcc	r2, #0
 80090c4:	441a      	add	r2, r3
 80090c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80090ca:	b17b      	cbz	r3, 80090ec <__mdiff+0x108>
 80090cc:	6107      	str	r7, [r0, #16]
 80090ce:	e7a3      	b.n	8009018 <__mdiff+0x34>
 80090d0:	f856 8b04 	ldr.w	r8, [r6], #4
 80090d4:	fa11 f288 	uxtah	r2, r1, r8
 80090d8:	1414      	asrs	r4, r2, #16
 80090da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80090de:	b292      	uxth	r2, r2
 80090e0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80090e4:	f84e 2b04 	str.w	r2, [lr], #4
 80090e8:	1421      	asrs	r1, r4, #16
 80090ea:	e7e0      	b.n	80090ae <__mdiff+0xca>
 80090ec:	3f01      	subs	r7, #1
 80090ee:	e7ea      	b.n	80090c6 <__mdiff+0xe2>
 80090f0:	08009a3f 	.word	0x08009a3f
 80090f4:	08009ab0 	.word	0x08009ab0

080090f8 <__d2b>:
 80090f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80090fc:	4689      	mov	r9, r1
 80090fe:	2101      	movs	r1, #1
 8009100:	ec57 6b10 	vmov	r6, r7, d0
 8009104:	4690      	mov	r8, r2
 8009106:	f7ff fccf 	bl	8008aa8 <_Balloc>
 800910a:	4604      	mov	r4, r0
 800910c:	b930      	cbnz	r0, 800911c <__d2b+0x24>
 800910e:	4602      	mov	r2, r0
 8009110:	4b25      	ldr	r3, [pc, #148]	; (80091a8 <__d2b+0xb0>)
 8009112:	4826      	ldr	r0, [pc, #152]	; (80091ac <__d2b+0xb4>)
 8009114:	f240 310a 	movw	r1, #778	; 0x30a
 8009118:	f000 fb00 	bl	800971c <__assert_func>
 800911c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009120:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009124:	bb35      	cbnz	r5, 8009174 <__d2b+0x7c>
 8009126:	2e00      	cmp	r6, #0
 8009128:	9301      	str	r3, [sp, #4]
 800912a:	d028      	beq.n	800917e <__d2b+0x86>
 800912c:	4668      	mov	r0, sp
 800912e:	9600      	str	r6, [sp, #0]
 8009130:	f7ff fd82 	bl	8008c38 <__lo0bits>
 8009134:	9900      	ldr	r1, [sp, #0]
 8009136:	b300      	cbz	r0, 800917a <__d2b+0x82>
 8009138:	9a01      	ldr	r2, [sp, #4]
 800913a:	f1c0 0320 	rsb	r3, r0, #32
 800913e:	fa02 f303 	lsl.w	r3, r2, r3
 8009142:	430b      	orrs	r3, r1
 8009144:	40c2      	lsrs	r2, r0
 8009146:	6163      	str	r3, [r4, #20]
 8009148:	9201      	str	r2, [sp, #4]
 800914a:	9b01      	ldr	r3, [sp, #4]
 800914c:	61a3      	str	r3, [r4, #24]
 800914e:	2b00      	cmp	r3, #0
 8009150:	bf14      	ite	ne
 8009152:	2202      	movne	r2, #2
 8009154:	2201      	moveq	r2, #1
 8009156:	6122      	str	r2, [r4, #16]
 8009158:	b1d5      	cbz	r5, 8009190 <__d2b+0x98>
 800915a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800915e:	4405      	add	r5, r0
 8009160:	f8c9 5000 	str.w	r5, [r9]
 8009164:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009168:	f8c8 0000 	str.w	r0, [r8]
 800916c:	4620      	mov	r0, r4
 800916e:	b003      	add	sp, #12
 8009170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009174:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009178:	e7d5      	b.n	8009126 <__d2b+0x2e>
 800917a:	6161      	str	r1, [r4, #20]
 800917c:	e7e5      	b.n	800914a <__d2b+0x52>
 800917e:	a801      	add	r0, sp, #4
 8009180:	f7ff fd5a 	bl	8008c38 <__lo0bits>
 8009184:	9b01      	ldr	r3, [sp, #4]
 8009186:	6163      	str	r3, [r4, #20]
 8009188:	2201      	movs	r2, #1
 800918a:	6122      	str	r2, [r4, #16]
 800918c:	3020      	adds	r0, #32
 800918e:	e7e3      	b.n	8009158 <__d2b+0x60>
 8009190:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009194:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009198:	f8c9 0000 	str.w	r0, [r9]
 800919c:	6918      	ldr	r0, [r3, #16]
 800919e:	f7ff fd2b 	bl	8008bf8 <__hi0bits>
 80091a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80091a6:	e7df      	b.n	8009168 <__d2b+0x70>
 80091a8:	08009a3f 	.word	0x08009a3f
 80091ac:	08009ab0 	.word	0x08009ab0

080091b0 <_calloc_r>:
 80091b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091b2:	fba1 2402 	umull	r2, r4, r1, r2
 80091b6:	b94c      	cbnz	r4, 80091cc <_calloc_r+0x1c>
 80091b8:	4611      	mov	r1, r2
 80091ba:	9201      	str	r2, [sp, #4]
 80091bc:	f000 f87a 	bl	80092b4 <_malloc_r>
 80091c0:	9a01      	ldr	r2, [sp, #4]
 80091c2:	4605      	mov	r5, r0
 80091c4:	b930      	cbnz	r0, 80091d4 <_calloc_r+0x24>
 80091c6:	4628      	mov	r0, r5
 80091c8:	b003      	add	sp, #12
 80091ca:	bd30      	pop	{r4, r5, pc}
 80091cc:	220c      	movs	r2, #12
 80091ce:	6002      	str	r2, [r0, #0]
 80091d0:	2500      	movs	r5, #0
 80091d2:	e7f8      	b.n	80091c6 <_calloc_r+0x16>
 80091d4:	4621      	mov	r1, r4
 80091d6:	f7fd fd25 	bl	8006c24 <memset>
 80091da:	e7f4      	b.n	80091c6 <_calloc_r+0x16>

080091dc <_free_r>:
 80091dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091de:	2900      	cmp	r1, #0
 80091e0:	d044      	beq.n	800926c <_free_r+0x90>
 80091e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091e6:	9001      	str	r0, [sp, #4]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	f1a1 0404 	sub.w	r4, r1, #4
 80091ee:	bfb8      	it	lt
 80091f0:	18e4      	addlt	r4, r4, r3
 80091f2:	f000 fb19 	bl	8009828 <__malloc_lock>
 80091f6:	4a1e      	ldr	r2, [pc, #120]	; (8009270 <_free_r+0x94>)
 80091f8:	9801      	ldr	r0, [sp, #4]
 80091fa:	6813      	ldr	r3, [r2, #0]
 80091fc:	b933      	cbnz	r3, 800920c <_free_r+0x30>
 80091fe:	6063      	str	r3, [r4, #4]
 8009200:	6014      	str	r4, [r2, #0]
 8009202:	b003      	add	sp, #12
 8009204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009208:	f000 bb14 	b.w	8009834 <__malloc_unlock>
 800920c:	42a3      	cmp	r3, r4
 800920e:	d908      	bls.n	8009222 <_free_r+0x46>
 8009210:	6825      	ldr	r5, [r4, #0]
 8009212:	1961      	adds	r1, r4, r5
 8009214:	428b      	cmp	r3, r1
 8009216:	bf01      	itttt	eq
 8009218:	6819      	ldreq	r1, [r3, #0]
 800921a:	685b      	ldreq	r3, [r3, #4]
 800921c:	1949      	addeq	r1, r1, r5
 800921e:	6021      	streq	r1, [r4, #0]
 8009220:	e7ed      	b.n	80091fe <_free_r+0x22>
 8009222:	461a      	mov	r2, r3
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	b10b      	cbz	r3, 800922c <_free_r+0x50>
 8009228:	42a3      	cmp	r3, r4
 800922a:	d9fa      	bls.n	8009222 <_free_r+0x46>
 800922c:	6811      	ldr	r1, [r2, #0]
 800922e:	1855      	adds	r5, r2, r1
 8009230:	42a5      	cmp	r5, r4
 8009232:	d10b      	bne.n	800924c <_free_r+0x70>
 8009234:	6824      	ldr	r4, [r4, #0]
 8009236:	4421      	add	r1, r4
 8009238:	1854      	adds	r4, r2, r1
 800923a:	42a3      	cmp	r3, r4
 800923c:	6011      	str	r1, [r2, #0]
 800923e:	d1e0      	bne.n	8009202 <_free_r+0x26>
 8009240:	681c      	ldr	r4, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	6053      	str	r3, [r2, #4]
 8009246:	4421      	add	r1, r4
 8009248:	6011      	str	r1, [r2, #0]
 800924a:	e7da      	b.n	8009202 <_free_r+0x26>
 800924c:	d902      	bls.n	8009254 <_free_r+0x78>
 800924e:	230c      	movs	r3, #12
 8009250:	6003      	str	r3, [r0, #0]
 8009252:	e7d6      	b.n	8009202 <_free_r+0x26>
 8009254:	6825      	ldr	r5, [r4, #0]
 8009256:	1961      	adds	r1, r4, r5
 8009258:	428b      	cmp	r3, r1
 800925a:	bf04      	itt	eq
 800925c:	6819      	ldreq	r1, [r3, #0]
 800925e:	685b      	ldreq	r3, [r3, #4]
 8009260:	6063      	str	r3, [r4, #4]
 8009262:	bf04      	itt	eq
 8009264:	1949      	addeq	r1, r1, r5
 8009266:	6021      	streq	r1, [r4, #0]
 8009268:	6054      	str	r4, [r2, #4]
 800926a:	e7ca      	b.n	8009202 <_free_r+0x26>
 800926c:	b003      	add	sp, #12
 800926e:	bd30      	pop	{r4, r5, pc}
 8009270:	200003e8 	.word	0x200003e8

08009274 <sbrk_aligned>:
 8009274:	b570      	push	{r4, r5, r6, lr}
 8009276:	4e0e      	ldr	r6, [pc, #56]	; (80092b0 <sbrk_aligned+0x3c>)
 8009278:	460c      	mov	r4, r1
 800927a:	6831      	ldr	r1, [r6, #0]
 800927c:	4605      	mov	r5, r0
 800927e:	b911      	cbnz	r1, 8009286 <sbrk_aligned+0x12>
 8009280:	f000 f9e6 	bl	8009650 <_sbrk_r>
 8009284:	6030      	str	r0, [r6, #0]
 8009286:	4621      	mov	r1, r4
 8009288:	4628      	mov	r0, r5
 800928a:	f000 f9e1 	bl	8009650 <_sbrk_r>
 800928e:	1c43      	adds	r3, r0, #1
 8009290:	d00a      	beq.n	80092a8 <sbrk_aligned+0x34>
 8009292:	1cc4      	adds	r4, r0, #3
 8009294:	f024 0403 	bic.w	r4, r4, #3
 8009298:	42a0      	cmp	r0, r4
 800929a:	d007      	beq.n	80092ac <sbrk_aligned+0x38>
 800929c:	1a21      	subs	r1, r4, r0
 800929e:	4628      	mov	r0, r5
 80092a0:	f000 f9d6 	bl	8009650 <_sbrk_r>
 80092a4:	3001      	adds	r0, #1
 80092a6:	d101      	bne.n	80092ac <sbrk_aligned+0x38>
 80092a8:	f04f 34ff 	mov.w	r4, #4294967295
 80092ac:	4620      	mov	r0, r4
 80092ae:	bd70      	pop	{r4, r5, r6, pc}
 80092b0:	200003ec 	.word	0x200003ec

080092b4 <_malloc_r>:
 80092b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b8:	1ccd      	adds	r5, r1, #3
 80092ba:	f025 0503 	bic.w	r5, r5, #3
 80092be:	3508      	adds	r5, #8
 80092c0:	2d0c      	cmp	r5, #12
 80092c2:	bf38      	it	cc
 80092c4:	250c      	movcc	r5, #12
 80092c6:	2d00      	cmp	r5, #0
 80092c8:	4607      	mov	r7, r0
 80092ca:	db01      	blt.n	80092d0 <_malloc_r+0x1c>
 80092cc:	42a9      	cmp	r1, r5
 80092ce:	d905      	bls.n	80092dc <_malloc_r+0x28>
 80092d0:	230c      	movs	r3, #12
 80092d2:	603b      	str	r3, [r7, #0]
 80092d4:	2600      	movs	r6, #0
 80092d6:	4630      	mov	r0, r6
 80092d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092dc:	4e2e      	ldr	r6, [pc, #184]	; (8009398 <_malloc_r+0xe4>)
 80092de:	f000 faa3 	bl	8009828 <__malloc_lock>
 80092e2:	6833      	ldr	r3, [r6, #0]
 80092e4:	461c      	mov	r4, r3
 80092e6:	bb34      	cbnz	r4, 8009336 <_malloc_r+0x82>
 80092e8:	4629      	mov	r1, r5
 80092ea:	4638      	mov	r0, r7
 80092ec:	f7ff ffc2 	bl	8009274 <sbrk_aligned>
 80092f0:	1c43      	adds	r3, r0, #1
 80092f2:	4604      	mov	r4, r0
 80092f4:	d14d      	bne.n	8009392 <_malloc_r+0xde>
 80092f6:	6834      	ldr	r4, [r6, #0]
 80092f8:	4626      	mov	r6, r4
 80092fa:	2e00      	cmp	r6, #0
 80092fc:	d140      	bne.n	8009380 <_malloc_r+0xcc>
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	4631      	mov	r1, r6
 8009302:	4638      	mov	r0, r7
 8009304:	eb04 0803 	add.w	r8, r4, r3
 8009308:	f000 f9a2 	bl	8009650 <_sbrk_r>
 800930c:	4580      	cmp	r8, r0
 800930e:	d13a      	bne.n	8009386 <_malloc_r+0xd2>
 8009310:	6821      	ldr	r1, [r4, #0]
 8009312:	3503      	adds	r5, #3
 8009314:	1a6d      	subs	r5, r5, r1
 8009316:	f025 0503 	bic.w	r5, r5, #3
 800931a:	3508      	adds	r5, #8
 800931c:	2d0c      	cmp	r5, #12
 800931e:	bf38      	it	cc
 8009320:	250c      	movcc	r5, #12
 8009322:	4629      	mov	r1, r5
 8009324:	4638      	mov	r0, r7
 8009326:	f7ff ffa5 	bl	8009274 <sbrk_aligned>
 800932a:	3001      	adds	r0, #1
 800932c:	d02b      	beq.n	8009386 <_malloc_r+0xd2>
 800932e:	6823      	ldr	r3, [r4, #0]
 8009330:	442b      	add	r3, r5
 8009332:	6023      	str	r3, [r4, #0]
 8009334:	e00e      	b.n	8009354 <_malloc_r+0xa0>
 8009336:	6822      	ldr	r2, [r4, #0]
 8009338:	1b52      	subs	r2, r2, r5
 800933a:	d41e      	bmi.n	800937a <_malloc_r+0xc6>
 800933c:	2a0b      	cmp	r2, #11
 800933e:	d916      	bls.n	800936e <_malloc_r+0xba>
 8009340:	1961      	adds	r1, r4, r5
 8009342:	42a3      	cmp	r3, r4
 8009344:	6025      	str	r5, [r4, #0]
 8009346:	bf18      	it	ne
 8009348:	6059      	strne	r1, [r3, #4]
 800934a:	6863      	ldr	r3, [r4, #4]
 800934c:	bf08      	it	eq
 800934e:	6031      	streq	r1, [r6, #0]
 8009350:	5162      	str	r2, [r4, r5]
 8009352:	604b      	str	r3, [r1, #4]
 8009354:	4638      	mov	r0, r7
 8009356:	f104 060b 	add.w	r6, r4, #11
 800935a:	f000 fa6b 	bl	8009834 <__malloc_unlock>
 800935e:	f026 0607 	bic.w	r6, r6, #7
 8009362:	1d23      	adds	r3, r4, #4
 8009364:	1af2      	subs	r2, r6, r3
 8009366:	d0b6      	beq.n	80092d6 <_malloc_r+0x22>
 8009368:	1b9b      	subs	r3, r3, r6
 800936a:	50a3      	str	r3, [r4, r2]
 800936c:	e7b3      	b.n	80092d6 <_malloc_r+0x22>
 800936e:	6862      	ldr	r2, [r4, #4]
 8009370:	42a3      	cmp	r3, r4
 8009372:	bf0c      	ite	eq
 8009374:	6032      	streq	r2, [r6, #0]
 8009376:	605a      	strne	r2, [r3, #4]
 8009378:	e7ec      	b.n	8009354 <_malloc_r+0xa0>
 800937a:	4623      	mov	r3, r4
 800937c:	6864      	ldr	r4, [r4, #4]
 800937e:	e7b2      	b.n	80092e6 <_malloc_r+0x32>
 8009380:	4634      	mov	r4, r6
 8009382:	6876      	ldr	r6, [r6, #4]
 8009384:	e7b9      	b.n	80092fa <_malloc_r+0x46>
 8009386:	230c      	movs	r3, #12
 8009388:	603b      	str	r3, [r7, #0]
 800938a:	4638      	mov	r0, r7
 800938c:	f000 fa52 	bl	8009834 <__malloc_unlock>
 8009390:	e7a1      	b.n	80092d6 <_malloc_r+0x22>
 8009392:	6025      	str	r5, [r4, #0]
 8009394:	e7de      	b.n	8009354 <_malloc_r+0xa0>
 8009396:	bf00      	nop
 8009398:	200003e8 	.word	0x200003e8

0800939c <__sfputc_r>:
 800939c:	6893      	ldr	r3, [r2, #8]
 800939e:	3b01      	subs	r3, #1
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	b410      	push	{r4}
 80093a4:	6093      	str	r3, [r2, #8]
 80093a6:	da08      	bge.n	80093ba <__sfputc_r+0x1e>
 80093a8:	6994      	ldr	r4, [r2, #24]
 80093aa:	42a3      	cmp	r3, r4
 80093ac:	db01      	blt.n	80093b2 <__sfputc_r+0x16>
 80093ae:	290a      	cmp	r1, #10
 80093b0:	d103      	bne.n	80093ba <__sfputc_r+0x1e>
 80093b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b6:	f7fe ba03 	b.w	80077c0 <__swbuf_r>
 80093ba:	6813      	ldr	r3, [r2, #0]
 80093bc:	1c58      	adds	r0, r3, #1
 80093be:	6010      	str	r0, [r2, #0]
 80093c0:	7019      	strb	r1, [r3, #0]
 80093c2:	4608      	mov	r0, r1
 80093c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093c8:	4770      	bx	lr

080093ca <__sfputs_r>:
 80093ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093cc:	4606      	mov	r6, r0
 80093ce:	460f      	mov	r7, r1
 80093d0:	4614      	mov	r4, r2
 80093d2:	18d5      	adds	r5, r2, r3
 80093d4:	42ac      	cmp	r4, r5
 80093d6:	d101      	bne.n	80093dc <__sfputs_r+0x12>
 80093d8:	2000      	movs	r0, #0
 80093da:	e007      	b.n	80093ec <__sfputs_r+0x22>
 80093dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e0:	463a      	mov	r2, r7
 80093e2:	4630      	mov	r0, r6
 80093e4:	f7ff ffda 	bl	800939c <__sfputc_r>
 80093e8:	1c43      	adds	r3, r0, #1
 80093ea:	d1f3      	bne.n	80093d4 <__sfputs_r+0xa>
 80093ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093f0 <_vfiprintf_r>:
 80093f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f4:	460d      	mov	r5, r1
 80093f6:	b09d      	sub	sp, #116	; 0x74
 80093f8:	4614      	mov	r4, r2
 80093fa:	4698      	mov	r8, r3
 80093fc:	4606      	mov	r6, r0
 80093fe:	b118      	cbz	r0, 8009408 <_vfiprintf_r+0x18>
 8009400:	6983      	ldr	r3, [r0, #24]
 8009402:	b90b      	cbnz	r3, 8009408 <_vfiprintf_r+0x18>
 8009404:	f7ff fa30 	bl	8008868 <__sinit>
 8009408:	4b89      	ldr	r3, [pc, #548]	; (8009630 <_vfiprintf_r+0x240>)
 800940a:	429d      	cmp	r5, r3
 800940c:	d11b      	bne.n	8009446 <_vfiprintf_r+0x56>
 800940e:	6875      	ldr	r5, [r6, #4]
 8009410:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009412:	07d9      	lsls	r1, r3, #31
 8009414:	d405      	bmi.n	8009422 <_vfiprintf_r+0x32>
 8009416:	89ab      	ldrh	r3, [r5, #12]
 8009418:	059a      	lsls	r2, r3, #22
 800941a:	d402      	bmi.n	8009422 <_vfiprintf_r+0x32>
 800941c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800941e:	f7ff fac6 	bl	80089ae <__retarget_lock_acquire_recursive>
 8009422:	89ab      	ldrh	r3, [r5, #12]
 8009424:	071b      	lsls	r3, r3, #28
 8009426:	d501      	bpl.n	800942c <_vfiprintf_r+0x3c>
 8009428:	692b      	ldr	r3, [r5, #16]
 800942a:	b9eb      	cbnz	r3, 8009468 <_vfiprintf_r+0x78>
 800942c:	4629      	mov	r1, r5
 800942e:	4630      	mov	r0, r6
 8009430:	f7fe fa18 	bl	8007864 <__swsetup_r>
 8009434:	b1c0      	cbz	r0, 8009468 <_vfiprintf_r+0x78>
 8009436:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009438:	07dc      	lsls	r4, r3, #31
 800943a:	d50e      	bpl.n	800945a <_vfiprintf_r+0x6a>
 800943c:	f04f 30ff 	mov.w	r0, #4294967295
 8009440:	b01d      	add	sp, #116	; 0x74
 8009442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009446:	4b7b      	ldr	r3, [pc, #492]	; (8009634 <_vfiprintf_r+0x244>)
 8009448:	429d      	cmp	r5, r3
 800944a:	d101      	bne.n	8009450 <_vfiprintf_r+0x60>
 800944c:	68b5      	ldr	r5, [r6, #8]
 800944e:	e7df      	b.n	8009410 <_vfiprintf_r+0x20>
 8009450:	4b79      	ldr	r3, [pc, #484]	; (8009638 <_vfiprintf_r+0x248>)
 8009452:	429d      	cmp	r5, r3
 8009454:	bf08      	it	eq
 8009456:	68f5      	ldreq	r5, [r6, #12]
 8009458:	e7da      	b.n	8009410 <_vfiprintf_r+0x20>
 800945a:	89ab      	ldrh	r3, [r5, #12]
 800945c:	0598      	lsls	r0, r3, #22
 800945e:	d4ed      	bmi.n	800943c <_vfiprintf_r+0x4c>
 8009460:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009462:	f7ff faa5 	bl	80089b0 <__retarget_lock_release_recursive>
 8009466:	e7e9      	b.n	800943c <_vfiprintf_r+0x4c>
 8009468:	2300      	movs	r3, #0
 800946a:	9309      	str	r3, [sp, #36]	; 0x24
 800946c:	2320      	movs	r3, #32
 800946e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009472:	f8cd 800c 	str.w	r8, [sp, #12]
 8009476:	2330      	movs	r3, #48	; 0x30
 8009478:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800963c <_vfiprintf_r+0x24c>
 800947c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009480:	f04f 0901 	mov.w	r9, #1
 8009484:	4623      	mov	r3, r4
 8009486:	469a      	mov	sl, r3
 8009488:	f813 2b01 	ldrb.w	r2, [r3], #1
 800948c:	b10a      	cbz	r2, 8009492 <_vfiprintf_r+0xa2>
 800948e:	2a25      	cmp	r2, #37	; 0x25
 8009490:	d1f9      	bne.n	8009486 <_vfiprintf_r+0x96>
 8009492:	ebba 0b04 	subs.w	fp, sl, r4
 8009496:	d00b      	beq.n	80094b0 <_vfiprintf_r+0xc0>
 8009498:	465b      	mov	r3, fp
 800949a:	4622      	mov	r2, r4
 800949c:	4629      	mov	r1, r5
 800949e:	4630      	mov	r0, r6
 80094a0:	f7ff ff93 	bl	80093ca <__sfputs_r>
 80094a4:	3001      	adds	r0, #1
 80094a6:	f000 80aa 	beq.w	80095fe <_vfiprintf_r+0x20e>
 80094aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094ac:	445a      	add	r2, fp
 80094ae:	9209      	str	r2, [sp, #36]	; 0x24
 80094b0:	f89a 3000 	ldrb.w	r3, [sl]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f000 80a2 	beq.w	80095fe <_vfiprintf_r+0x20e>
 80094ba:	2300      	movs	r3, #0
 80094bc:	f04f 32ff 	mov.w	r2, #4294967295
 80094c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094c4:	f10a 0a01 	add.w	sl, sl, #1
 80094c8:	9304      	str	r3, [sp, #16]
 80094ca:	9307      	str	r3, [sp, #28]
 80094cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094d0:	931a      	str	r3, [sp, #104]	; 0x68
 80094d2:	4654      	mov	r4, sl
 80094d4:	2205      	movs	r2, #5
 80094d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094da:	4858      	ldr	r0, [pc, #352]	; (800963c <_vfiprintf_r+0x24c>)
 80094dc:	f7f6 fea8 	bl	8000230 <memchr>
 80094e0:	9a04      	ldr	r2, [sp, #16]
 80094e2:	b9d8      	cbnz	r0, 800951c <_vfiprintf_r+0x12c>
 80094e4:	06d1      	lsls	r1, r2, #27
 80094e6:	bf44      	itt	mi
 80094e8:	2320      	movmi	r3, #32
 80094ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094ee:	0713      	lsls	r3, r2, #28
 80094f0:	bf44      	itt	mi
 80094f2:	232b      	movmi	r3, #43	; 0x2b
 80094f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094f8:	f89a 3000 	ldrb.w	r3, [sl]
 80094fc:	2b2a      	cmp	r3, #42	; 0x2a
 80094fe:	d015      	beq.n	800952c <_vfiprintf_r+0x13c>
 8009500:	9a07      	ldr	r2, [sp, #28]
 8009502:	4654      	mov	r4, sl
 8009504:	2000      	movs	r0, #0
 8009506:	f04f 0c0a 	mov.w	ip, #10
 800950a:	4621      	mov	r1, r4
 800950c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009510:	3b30      	subs	r3, #48	; 0x30
 8009512:	2b09      	cmp	r3, #9
 8009514:	d94e      	bls.n	80095b4 <_vfiprintf_r+0x1c4>
 8009516:	b1b0      	cbz	r0, 8009546 <_vfiprintf_r+0x156>
 8009518:	9207      	str	r2, [sp, #28]
 800951a:	e014      	b.n	8009546 <_vfiprintf_r+0x156>
 800951c:	eba0 0308 	sub.w	r3, r0, r8
 8009520:	fa09 f303 	lsl.w	r3, r9, r3
 8009524:	4313      	orrs	r3, r2
 8009526:	9304      	str	r3, [sp, #16]
 8009528:	46a2      	mov	sl, r4
 800952a:	e7d2      	b.n	80094d2 <_vfiprintf_r+0xe2>
 800952c:	9b03      	ldr	r3, [sp, #12]
 800952e:	1d19      	adds	r1, r3, #4
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	9103      	str	r1, [sp, #12]
 8009534:	2b00      	cmp	r3, #0
 8009536:	bfbb      	ittet	lt
 8009538:	425b      	neglt	r3, r3
 800953a:	f042 0202 	orrlt.w	r2, r2, #2
 800953e:	9307      	strge	r3, [sp, #28]
 8009540:	9307      	strlt	r3, [sp, #28]
 8009542:	bfb8      	it	lt
 8009544:	9204      	strlt	r2, [sp, #16]
 8009546:	7823      	ldrb	r3, [r4, #0]
 8009548:	2b2e      	cmp	r3, #46	; 0x2e
 800954a:	d10c      	bne.n	8009566 <_vfiprintf_r+0x176>
 800954c:	7863      	ldrb	r3, [r4, #1]
 800954e:	2b2a      	cmp	r3, #42	; 0x2a
 8009550:	d135      	bne.n	80095be <_vfiprintf_r+0x1ce>
 8009552:	9b03      	ldr	r3, [sp, #12]
 8009554:	1d1a      	adds	r2, r3, #4
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	9203      	str	r2, [sp, #12]
 800955a:	2b00      	cmp	r3, #0
 800955c:	bfb8      	it	lt
 800955e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009562:	3402      	adds	r4, #2
 8009564:	9305      	str	r3, [sp, #20]
 8009566:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800964c <_vfiprintf_r+0x25c>
 800956a:	7821      	ldrb	r1, [r4, #0]
 800956c:	2203      	movs	r2, #3
 800956e:	4650      	mov	r0, sl
 8009570:	f7f6 fe5e 	bl	8000230 <memchr>
 8009574:	b140      	cbz	r0, 8009588 <_vfiprintf_r+0x198>
 8009576:	2340      	movs	r3, #64	; 0x40
 8009578:	eba0 000a 	sub.w	r0, r0, sl
 800957c:	fa03 f000 	lsl.w	r0, r3, r0
 8009580:	9b04      	ldr	r3, [sp, #16]
 8009582:	4303      	orrs	r3, r0
 8009584:	3401      	adds	r4, #1
 8009586:	9304      	str	r3, [sp, #16]
 8009588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800958c:	482c      	ldr	r0, [pc, #176]	; (8009640 <_vfiprintf_r+0x250>)
 800958e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009592:	2206      	movs	r2, #6
 8009594:	f7f6 fe4c 	bl	8000230 <memchr>
 8009598:	2800      	cmp	r0, #0
 800959a:	d03f      	beq.n	800961c <_vfiprintf_r+0x22c>
 800959c:	4b29      	ldr	r3, [pc, #164]	; (8009644 <_vfiprintf_r+0x254>)
 800959e:	bb1b      	cbnz	r3, 80095e8 <_vfiprintf_r+0x1f8>
 80095a0:	9b03      	ldr	r3, [sp, #12]
 80095a2:	3307      	adds	r3, #7
 80095a4:	f023 0307 	bic.w	r3, r3, #7
 80095a8:	3308      	adds	r3, #8
 80095aa:	9303      	str	r3, [sp, #12]
 80095ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ae:	443b      	add	r3, r7
 80095b0:	9309      	str	r3, [sp, #36]	; 0x24
 80095b2:	e767      	b.n	8009484 <_vfiprintf_r+0x94>
 80095b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80095b8:	460c      	mov	r4, r1
 80095ba:	2001      	movs	r0, #1
 80095bc:	e7a5      	b.n	800950a <_vfiprintf_r+0x11a>
 80095be:	2300      	movs	r3, #0
 80095c0:	3401      	adds	r4, #1
 80095c2:	9305      	str	r3, [sp, #20]
 80095c4:	4619      	mov	r1, r3
 80095c6:	f04f 0c0a 	mov.w	ip, #10
 80095ca:	4620      	mov	r0, r4
 80095cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095d0:	3a30      	subs	r2, #48	; 0x30
 80095d2:	2a09      	cmp	r2, #9
 80095d4:	d903      	bls.n	80095de <_vfiprintf_r+0x1ee>
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d0c5      	beq.n	8009566 <_vfiprintf_r+0x176>
 80095da:	9105      	str	r1, [sp, #20]
 80095dc:	e7c3      	b.n	8009566 <_vfiprintf_r+0x176>
 80095de:	fb0c 2101 	mla	r1, ip, r1, r2
 80095e2:	4604      	mov	r4, r0
 80095e4:	2301      	movs	r3, #1
 80095e6:	e7f0      	b.n	80095ca <_vfiprintf_r+0x1da>
 80095e8:	ab03      	add	r3, sp, #12
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	462a      	mov	r2, r5
 80095ee:	4b16      	ldr	r3, [pc, #88]	; (8009648 <_vfiprintf_r+0x258>)
 80095f0:	a904      	add	r1, sp, #16
 80095f2:	4630      	mov	r0, r6
 80095f4:	f7fd fbbe 	bl	8006d74 <_printf_float>
 80095f8:	4607      	mov	r7, r0
 80095fa:	1c78      	adds	r0, r7, #1
 80095fc:	d1d6      	bne.n	80095ac <_vfiprintf_r+0x1bc>
 80095fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009600:	07d9      	lsls	r1, r3, #31
 8009602:	d405      	bmi.n	8009610 <_vfiprintf_r+0x220>
 8009604:	89ab      	ldrh	r3, [r5, #12]
 8009606:	059a      	lsls	r2, r3, #22
 8009608:	d402      	bmi.n	8009610 <_vfiprintf_r+0x220>
 800960a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800960c:	f7ff f9d0 	bl	80089b0 <__retarget_lock_release_recursive>
 8009610:	89ab      	ldrh	r3, [r5, #12]
 8009612:	065b      	lsls	r3, r3, #25
 8009614:	f53f af12 	bmi.w	800943c <_vfiprintf_r+0x4c>
 8009618:	9809      	ldr	r0, [sp, #36]	; 0x24
 800961a:	e711      	b.n	8009440 <_vfiprintf_r+0x50>
 800961c:	ab03      	add	r3, sp, #12
 800961e:	9300      	str	r3, [sp, #0]
 8009620:	462a      	mov	r2, r5
 8009622:	4b09      	ldr	r3, [pc, #36]	; (8009648 <_vfiprintf_r+0x258>)
 8009624:	a904      	add	r1, sp, #16
 8009626:	4630      	mov	r0, r6
 8009628:	f7fd fe48 	bl	80072bc <_printf_i>
 800962c:	e7e4      	b.n	80095f8 <_vfiprintf_r+0x208>
 800962e:	bf00      	nop
 8009630:	08009a70 	.word	0x08009a70
 8009634:	08009a90 	.word	0x08009a90
 8009638:	08009a50 	.word	0x08009a50
 800963c:	08009c0c 	.word	0x08009c0c
 8009640:	08009c16 	.word	0x08009c16
 8009644:	08006d75 	.word	0x08006d75
 8009648:	080093cb 	.word	0x080093cb
 800964c:	08009c12 	.word	0x08009c12

08009650 <_sbrk_r>:
 8009650:	b538      	push	{r3, r4, r5, lr}
 8009652:	4d06      	ldr	r5, [pc, #24]	; (800966c <_sbrk_r+0x1c>)
 8009654:	2300      	movs	r3, #0
 8009656:	4604      	mov	r4, r0
 8009658:	4608      	mov	r0, r1
 800965a:	602b      	str	r3, [r5, #0]
 800965c:	f7f8 fb1e 	bl	8001c9c <_sbrk>
 8009660:	1c43      	adds	r3, r0, #1
 8009662:	d102      	bne.n	800966a <_sbrk_r+0x1a>
 8009664:	682b      	ldr	r3, [r5, #0]
 8009666:	b103      	cbz	r3, 800966a <_sbrk_r+0x1a>
 8009668:	6023      	str	r3, [r4, #0]
 800966a:	bd38      	pop	{r3, r4, r5, pc}
 800966c:	200003f0 	.word	0x200003f0

08009670 <__sread>:
 8009670:	b510      	push	{r4, lr}
 8009672:	460c      	mov	r4, r1
 8009674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009678:	f000 f8e2 	bl	8009840 <_read_r>
 800967c:	2800      	cmp	r0, #0
 800967e:	bfab      	itete	ge
 8009680:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009682:	89a3      	ldrhlt	r3, [r4, #12]
 8009684:	181b      	addge	r3, r3, r0
 8009686:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800968a:	bfac      	ite	ge
 800968c:	6563      	strge	r3, [r4, #84]	; 0x54
 800968e:	81a3      	strhlt	r3, [r4, #12]
 8009690:	bd10      	pop	{r4, pc}

08009692 <__swrite>:
 8009692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009696:	461f      	mov	r7, r3
 8009698:	898b      	ldrh	r3, [r1, #12]
 800969a:	05db      	lsls	r3, r3, #23
 800969c:	4605      	mov	r5, r0
 800969e:	460c      	mov	r4, r1
 80096a0:	4616      	mov	r6, r2
 80096a2:	d505      	bpl.n	80096b0 <__swrite+0x1e>
 80096a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a8:	2302      	movs	r3, #2
 80096aa:	2200      	movs	r2, #0
 80096ac:	f000 f898 	bl	80097e0 <_lseek_r>
 80096b0:	89a3      	ldrh	r3, [r4, #12]
 80096b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096ba:	81a3      	strh	r3, [r4, #12]
 80096bc:	4632      	mov	r2, r6
 80096be:	463b      	mov	r3, r7
 80096c0:	4628      	mov	r0, r5
 80096c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096c6:	f000 b817 	b.w	80096f8 <_write_r>

080096ca <__sseek>:
 80096ca:	b510      	push	{r4, lr}
 80096cc:	460c      	mov	r4, r1
 80096ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096d2:	f000 f885 	bl	80097e0 <_lseek_r>
 80096d6:	1c43      	adds	r3, r0, #1
 80096d8:	89a3      	ldrh	r3, [r4, #12]
 80096da:	bf15      	itete	ne
 80096dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80096de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80096e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096e6:	81a3      	strheq	r3, [r4, #12]
 80096e8:	bf18      	it	ne
 80096ea:	81a3      	strhne	r3, [r4, #12]
 80096ec:	bd10      	pop	{r4, pc}

080096ee <__sclose>:
 80096ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096f2:	f000 b831 	b.w	8009758 <_close_r>
	...

080096f8 <_write_r>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	4d07      	ldr	r5, [pc, #28]	; (8009718 <_write_r+0x20>)
 80096fc:	4604      	mov	r4, r0
 80096fe:	4608      	mov	r0, r1
 8009700:	4611      	mov	r1, r2
 8009702:	2200      	movs	r2, #0
 8009704:	602a      	str	r2, [r5, #0]
 8009706:	461a      	mov	r2, r3
 8009708:	f7f8 fa77 	bl	8001bfa <_write>
 800970c:	1c43      	adds	r3, r0, #1
 800970e:	d102      	bne.n	8009716 <_write_r+0x1e>
 8009710:	682b      	ldr	r3, [r5, #0]
 8009712:	b103      	cbz	r3, 8009716 <_write_r+0x1e>
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	bd38      	pop	{r3, r4, r5, pc}
 8009718:	200003f0 	.word	0x200003f0

0800971c <__assert_func>:
 800971c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800971e:	4614      	mov	r4, r2
 8009720:	461a      	mov	r2, r3
 8009722:	4b09      	ldr	r3, [pc, #36]	; (8009748 <__assert_func+0x2c>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4605      	mov	r5, r0
 8009728:	68d8      	ldr	r0, [r3, #12]
 800972a:	b14c      	cbz	r4, 8009740 <__assert_func+0x24>
 800972c:	4b07      	ldr	r3, [pc, #28]	; (800974c <__assert_func+0x30>)
 800972e:	9100      	str	r1, [sp, #0]
 8009730:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009734:	4906      	ldr	r1, [pc, #24]	; (8009750 <__assert_func+0x34>)
 8009736:	462b      	mov	r3, r5
 8009738:	f000 f81e 	bl	8009778 <fiprintf>
 800973c:	f000 f89f 	bl	800987e <abort>
 8009740:	4b04      	ldr	r3, [pc, #16]	; (8009754 <__assert_func+0x38>)
 8009742:	461c      	mov	r4, r3
 8009744:	e7f3      	b.n	800972e <__assert_func+0x12>
 8009746:	bf00      	nop
 8009748:	20000038 	.word	0x20000038
 800974c:	08009c1d 	.word	0x08009c1d
 8009750:	08009c2a 	.word	0x08009c2a
 8009754:	08009c58 	.word	0x08009c58

08009758 <_close_r>:
 8009758:	b538      	push	{r3, r4, r5, lr}
 800975a:	4d06      	ldr	r5, [pc, #24]	; (8009774 <_close_r+0x1c>)
 800975c:	2300      	movs	r3, #0
 800975e:	4604      	mov	r4, r0
 8009760:	4608      	mov	r0, r1
 8009762:	602b      	str	r3, [r5, #0]
 8009764:	f7f8 fa65 	bl	8001c32 <_close>
 8009768:	1c43      	adds	r3, r0, #1
 800976a:	d102      	bne.n	8009772 <_close_r+0x1a>
 800976c:	682b      	ldr	r3, [r5, #0]
 800976e:	b103      	cbz	r3, 8009772 <_close_r+0x1a>
 8009770:	6023      	str	r3, [r4, #0]
 8009772:	bd38      	pop	{r3, r4, r5, pc}
 8009774:	200003f0 	.word	0x200003f0

08009778 <fiprintf>:
 8009778:	b40e      	push	{r1, r2, r3}
 800977a:	b503      	push	{r0, r1, lr}
 800977c:	4601      	mov	r1, r0
 800977e:	ab03      	add	r3, sp, #12
 8009780:	4805      	ldr	r0, [pc, #20]	; (8009798 <fiprintf+0x20>)
 8009782:	f853 2b04 	ldr.w	r2, [r3], #4
 8009786:	6800      	ldr	r0, [r0, #0]
 8009788:	9301      	str	r3, [sp, #4]
 800978a:	f7ff fe31 	bl	80093f0 <_vfiprintf_r>
 800978e:	b002      	add	sp, #8
 8009790:	f85d eb04 	ldr.w	lr, [sp], #4
 8009794:	b003      	add	sp, #12
 8009796:	4770      	bx	lr
 8009798:	20000038 	.word	0x20000038

0800979c <_fstat_r>:
 800979c:	b538      	push	{r3, r4, r5, lr}
 800979e:	4d07      	ldr	r5, [pc, #28]	; (80097bc <_fstat_r+0x20>)
 80097a0:	2300      	movs	r3, #0
 80097a2:	4604      	mov	r4, r0
 80097a4:	4608      	mov	r0, r1
 80097a6:	4611      	mov	r1, r2
 80097a8:	602b      	str	r3, [r5, #0]
 80097aa:	f7f8 fa4e 	bl	8001c4a <_fstat>
 80097ae:	1c43      	adds	r3, r0, #1
 80097b0:	d102      	bne.n	80097b8 <_fstat_r+0x1c>
 80097b2:	682b      	ldr	r3, [r5, #0]
 80097b4:	b103      	cbz	r3, 80097b8 <_fstat_r+0x1c>
 80097b6:	6023      	str	r3, [r4, #0]
 80097b8:	bd38      	pop	{r3, r4, r5, pc}
 80097ba:	bf00      	nop
 80097bc:	200003f0 	.word	0x200003f0

080097c0 <_isatty_r>:
 80097c0:	b538      	push	{r3, r4, r5, lr}
 80097c2:	4d06      	ldr	r5, [pc, #24]	; (80097dc <_isatty_r+0x1c>)
 80097c4:	2300      	movs	r3, #0
 80097c6:	4604      	mov	r4, r0
 80097c8:	4608      	mov	r0, r1
 80097ca:	602b      	str	r3, [r5, #0]
 80097cc:	f7f8 fa4d 	bl	8001c6a <_isatty>
 80097d0:	1c43      	adds	r3, r0, #1
 80097d2:	d102      	bne.n	80097da <_isatty_r+0x1a>
 80097d4:	682b      	ldr	r3, [r5, #0]
 80097d6:	b103      	cbz	r3, 80097da <_isatty_r+0x1a>
 80097d8:	6023      	str	r3, [r4, #0]
 80097da:	bd38      	pop	{r3, r4, r5, pc}
 80097dc:	200003f0 	.word	0x200003f0

080097e0 <_lseek_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4d07      	ldr	r5, [pc, #28]	; (8009800 <_lseek_r+0x20>)
 80097e4:	4604      	mov	r4, r0
 80097e6:	4608      	mov	r0, r1
 80097e8:	4611      	mov	r1, r2
 80097ea:	2200      	movs	r2, #0
 80097ec:	602a      	str	r2, [r5, #0]
 80097ee:	461a      	mov	r2, r3
 80097f0:	f7f8 fa46 	bl	8001c80 <_lseek>
 80097f4:	1c43      	adds	r3, r0, #1
 80097f6:	d102      	bne.n	80097fe <_lseek_r+0x1e>
 80097f8:	682b      	ldr	r3, [r5, #0]
 80097fa:	b103      	cbz	r3, 80097fe <_lseek_r+0x1e>
 80097fc:	6023      	str	r3, [r4, #0]
 80097fe:	bd38      	pop	{r3, r4, r5, pc}
 8009800:	200003f0 	.word	0x200003f0

08009804 <__ascii_mbtowc>:
 8009804:	b082      	sub	sp, #8
 8009806:	b901      	cbnz	r1, 800980a <__ascii_mbtowc+0x6>
 8009808:	a901      	add	r1, sp, #4
 800980a:	b142      	cbz	r2, 800981e <__ascii_mbtowc+0x1a>
 800980c:	b14b      	cbz	r3, 8009822 <__ascii_mbtowc+0x1e>
 800980e:	7813      	ldrb	r3, [r2, #0]
 8009810:	600b      	str	r3, [r1, #0]
 8009812:	7812      	ldrb	r2, [r2, #0]
 8009814:	1e10      	subs	r0, r2, #0
 8009816:	bf18      	it	ne
 8009818:	2001      	movne	r0, #1
 800981a:	b002      	add	sp, #8
 800981c:	4770      	bx	lr
 800981e:	4610      	mov	r0, r2
 8009820:	e7fb      	b.n	800981a <__ascii_mbtowc+0x16>
 8009822:	f06f 0001 	mvn.w	r0, #1
 8009826:	e7f8      	b.n	800981a <__ascii_mbtowc+0x16>

08009828 <__malloc_lock>:
 8009828:	4801      	ldr	r0, [pc, #4]	; (8009830 <__malloc_lock+0x8>)
 800982a:	f7ff b8c0 	b.w	80089ae <__retarget_lock_acquire_recursive>
 800982e:	bf00      	nop
 8009830:	200003e4 	.word	0x200003e4

08009834 <__malloc_unlock>:
 8009834:	4801      	ldr	r0, [pc, #4]	; (800983c <__malloc_unlock+0x8>)
 8009836:	f7ff b8bb 	b.w	80089b0 <__retarget_lock_release_recursive>
 800983a:	bf00      	nop
 800983c:	200003e4 	.word	0x200003e4

08009840 <_read_r>:
 8009840:	b538      	push	{r3, r4, r5, lr}
 8009842:	4d07      	ldr	r5, [pc, #28]	; (8009860 <_read_r+0x20>)
 8009844:	4604      	mov	r4, r0
 8009846:	4608      	mov	r0, r1
 8009848:	4611      	mov	r1, r2
 800984a:	2200      	movs	r2, #0
 800984c:	602a      	str	r2, [r5, #0]
 800984e:	461a      	mov	r2, r3
 8009850:	f7f8 f9b6 	bl	8001bc0 <_read>
 8009854:	1c43      	adds	r3, r0, #1
 8009856:	d102      	bne.n	800985e <_read_r+0x1e>
 8009858:	682b      	ldr	r3, [r5, #0]
 800985a:	b103      	cbz	r3, 800985e <_read_r+0x1e>
 800985c:	6023      	str	r3, [r4, #0]
 800985e:	bd38      	pop	{r3, r4, r5, pc}
 8009860:	200003f0 	.word	0x200003f0

08009864 <__ascii_wctomb>:
 8009864:	b149      	cbz	r1, 800987a <__ascii_wctomb+0x16>
 8009866:	2aff      	cmp	r2, #255	; 0xff
 8009868:	bf85      	ittet	hi
 800986a:	238a      	movhi	r3, #138	; 0x8a
 800986c:	6003      	strhi	r3, [r0, #0]
 800986e:	700a      	strbls	r2, [r1, #0]
 8009870:	f04f 30ff 	movhi.w	r0, #4294967295
 8009874:	bf98      	it	ls
 8009876:	2001      	movls	r0, #1
 8009878:	4770      	bx	lr
 800987a:	4608      	mov	r0, r1
 800987c:	4770      	bx	lr

0800987e <abort>:
 800987e:	b508      	push	{r3, lr}
 8009880:	2006      	movs	r0, #6
 8009882:	f000 f82b 	bl	80098dc <raise>
 8009886:	2001      	movs	r0, #1
 8009888:	f7f8 f990 	bl	8001bac <_exit>

0800988c <_raise_r>:
 800988c:	291f      	cmp	r1, #31
 800988e:	b538      	push	{r3, r4, r5, lr}
 8009890:	4604      	mov	r4, r0
 8009892:	460d      	mov	r5, r1
 8009894:	d904      	bls.n	80098a0 <_raise_r+0x14>
 8009896:	2316      	movs	r3, #22
 8009898:	6003      	str	r3, [r0, #0]
 800989a:	f04f 30ff 	mov.w	r0, #4294967295
 800989e:	bd38      	pop	{r3, r4, r5, pc}
 80098a0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80098a2:	b112      	cbz	r2, 80098aa <_raise_r+0x1e>
 80098a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098a8:	b94b      	cbnz	r3, 80098be <_raise_r+0x32>
 80098aa:	4620      	mov	r0, r4
 80098ac:	f000 f830 	bl	8009910 <_getpid_r>
 80098b0:	462a      	mov	r2, r5
 80098b2:	4601      	mov	r1, r0
 80098b4:	4620      	mov	r0, r4
 80098b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ba:	f000 b817 	b.w	80098ec <_kill_r>
 80098be:	2b01      	cmp	r3, #1
 80098c0:	d00a      	beq.n	80098d8 <_raise_r+0x4c>
 80098c2:	1c59      	adds	r1, r3, #1
 80098c4:	d103      	bne.n	80098ce <_raise_r+0x42>
 80098c6:	2316      	movs	r3, #22
 80098c8:	6003      	str	r3, [r0, #0]
 80098ca:	2001      	movs	r0, #1
 80098cc:	e7e7      	b.n	800989e <_raise_r+0x12>
 80098ce:	2400      	movs	r4, #0
 80098d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80098d4:	4628      	mov	r0, r5
 80098d6:	4798      	blx	r3
 80098d8:	2000      	movs	r0, #0
 80098da:	e7e0      	b.n	800989e <_raise_r+0x12>

080098dc <raise>:
 80098dc:	4b02      	ldr	r3, [pc, #8]	; (80098e8 <raise+0xc>)
 80098de:	4601      	mov	r1, r0
 80098e0:	6818      	ldr	r0, [r3, #0]
 80098e2:	f7ff bfd3 	b.w	800988c <_raise_r>
 80098e6:	bf00      	nop
 80098e8:	20000038 	.word	0x20000038

080098ec <_kill_r>:
 80098ec:	b538      	push	{r3, r4, r5, lr}
 80098ee:	4d07      	ldr	r5, [pc, #28]	; (800990c <_kill_r+0x20>)
 80098f0:	2300      	movs	r3, #0
 80098f2:	4604      	mov	r4, r0
 80098f4:	4608      	mov	r0, r1
 80098f6:	4611      	mov	r1, r2
 80098f8:	602b      	str	r3, [r5, #0]
 80098fa:	f7f8 f947 	bl	8001b8c <_kill>
 80098fe:	1c43      	adds	r3, r0, #1
 8009900:	d102      	bne.n	8009908 <_kill_r+0x1c>
 8009902:	682b      	ldr	r3, [r5, #0]
 8009904:	b103      	cbz	r3, 8009908 <_kill_r+0x1c>
 8009906:	6023      	str	r3, [r4, #0]
 8009908:	bd38      	pop	{r3, r4, r5, pc}
 800990a:	bf00      	nop
 800990c:	200003f0 	.word	0x200003f0

08009910 <_getpid_r>:
 8009910:	f7f8 b934 	b.w	8001b7c <_getpid>

08009914 <_init>:
 8009914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009916:	bf00      	nop
 8009918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991a:	bc08      	pop	{r3}
 800991c:	469e      	mov	lr, r3
 800991e:	4770      	bx	lr

08009920 <_fini>:
 8009920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009922:	bf00      	nop
 8009924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009926:	bc08      	pop	{r3}
 8009928:	469e      	mov	lr, r3
 800992a:	4770      	bx	lr
