
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15270500                       # Number of ticks simulated
final_tick                                   15270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138624                       # Simulator instruction rate (inst/s)
host_op_rate                                   170904                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              121786799                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648404                       # Number of bytes of host memory used
host_seconds                                     0.13                       # Real time elapsed on the host
sim_insts                                       17378                       # Number of instructions simulated
sim_ops                                         21427                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          754395730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1370485577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2124881307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     754395730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        754395730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12573262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12573262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12573262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         754395730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1370485577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2137454569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                       508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  32512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   32512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      15251500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           67                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    463.283582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   288.398277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.072885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           16     23.88%     23.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           12     17.91%     41.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9     13.43%     55.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      4.48%     59.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      4.48%     64.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      4.48%     68.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      4.48%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.99%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16     23.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           67                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      3125500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                12650500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6152.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24902.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2129.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2129.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      430                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29846.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE           1000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF          260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT         7799750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                 260                       # Transaction distribution
system.membus.trans_dist::ReadResp                260                       # Transaction distribution
system.membus.trans_dist::Writeback                 3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               248                       # Transaction distribution
system.membus.trans_dist::ReadExResp              246                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                     511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                 511                       # Request fanout histogram
system.membus.reqLayer0.occupancy              686000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1692999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3101750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             20.3                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                    5531                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4865                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               392                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3599                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2719                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.548764                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     234                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    6                       # Number of system calls
system.cpu.numCycles                            30542                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               6808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          26001                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5531                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2953                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         15659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                      2322                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   207                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              22876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.361908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.659527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    16902     73.89%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      412      1.80%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      649      2.84%     78.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1497      6.54%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      213      0.93%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      259      1.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      311      1.36%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      123      0.54%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2510     10.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                22876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181095                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.851319                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     5779                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 11657                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4562                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   587                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    291                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  270                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   120                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  28654                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   571                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    291                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     6198                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2279                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1472                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      4692                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7944                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  27877                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     35                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   7761                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               42607                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                130112                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            35266                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                58                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 33596                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9011                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3000                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2327                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4628                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                64                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      26668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     24756                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                40                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        11680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         22876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.082182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.802360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               15060     65.83%     65.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1819      7.95%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1205      5.27%     79.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1480      6.47%     85.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1485      6.49%     92.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1072      4.69%     96.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 528      2.31%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 197      0.86%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  30      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           22876                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      96     42.29%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     67     29.52%     71.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    64     28.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 17701     71.50%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  485      1.96%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.01%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2200      8.89%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4367     17.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  24756                       # Type of FU issued
system.cpu.iq.rate                           0.810556                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         227                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              72594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             31670                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        23881                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 88                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  24958                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               19                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          969                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          581                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    291                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     904                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1352                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               26716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                69                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2327                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4628                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1345                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             70                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  300                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 24309                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               447                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                         6373                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4212                       # Number of branches executed
system.cpu.iew.exec_stores                       4301                       # Number of stores executed
system.cpu.iew.exec_rate                     0.795920                       # Inst execution rate
system.cpu.iew.wb_sent                          24012                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         23899                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     13125                       # num instructions producing a value
system.cpu.iew.wb_consumers                     29080                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.782496                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.451341                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            5291                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               274                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        21988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.974532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.918185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        15279     69.49%     69.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2432     11.06%     80.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          615      2.80%     83.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          728      3.31%     86.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1552      7.06%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          338      1.54%     95.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          130      0.59%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          408      1.86%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          506      2.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        21988                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                17379                       # Number of instructions committed
system.cpu.commit.committedOps                  21428                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           5405                       # Number of memory references committed
system.cpu.commit.loads                          1358                       # Number of loads committed
system.cpu.commit.membars                          15                       # Number of memory barriers committed
system.cpu.commit.branches                       3780                       # Number of branches committed
system.cpu.commit.fp_insts                         18                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     17818                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   70                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15595     72.78%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             425      1.98%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.01%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1358      6.34%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4047     18.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             21428                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   506                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        48122                       # The number of ROB reads
system.cpu.rob.rob_writes                       54331                       # The number of ROB writes
system.cpu.timesIdled                             138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            7666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       17378                       # Number of Instructions Simulated
system.cpu.committedOps                         21427                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.757509                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.757509                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.568987                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.568987                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    28234                       # number of integer regfile reads
system.cpu.int_regfile_writes                   12649                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        18                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     77963                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    24749                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    6374                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     16                       # number of misc regfile writes
system.cpu.icache.tags.replacements                 5                       # number of replacements
system.cpu.icache.tags.tagsinuse           126.997105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  15                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                     3                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   126.997105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.248041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.248041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4824                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         2069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2069                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          2069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         2069                       # number of overall hits
system.cpu.icache.overall_hits::total            2069                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     11822249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11822249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     11822249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11822249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     11822249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11822249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         2322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         2322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         2322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2322                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.108958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.108958                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.108958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.108958                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.108958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.108958                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46728.256917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46728.256917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46728.256917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46728.256917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46728.256917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46728.256917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           73                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8669001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8669001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8669001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8669001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8669001                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8669001                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.077519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.077519                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077519                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48161.116667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48161.116667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48161.116667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 8                       # number of replacements
system.cpu.dcache.tags.tagsinuse           124.404420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  60                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 8                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   124.404420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.121489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.121489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.310547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12290                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         1784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1784                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            552                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          2336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2339                       # number of overall hits
system.cpu.dcache.overall_hits::total            2339                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3460                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3629                       # number of overall misses
system.cpu.dcache.overall_misses::total          3629                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8289750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8289750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    150381242                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150381242                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    158670992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    158670992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    158670992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    158670992                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         4012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         5965                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5965                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         5968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5968                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.086534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.086534                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.862413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.862413                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.608382                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.608382                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.608076                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.608076                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49051.775148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49051.775148                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43462.786705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43462.786705                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        44250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        44250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43723.062001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43723.062001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43723.062001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43723.062001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          497                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.416667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3212                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3302                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10896248                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10896248                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        40250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        40250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14890748                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14890748                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14890748                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14890748                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.061815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054792                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50563.291139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50563.291139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43936.483871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43936.483871                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        40250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       73500                       # Number of ticks simulated
final_tick                                   15344000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7247413                       # Simulator instruction rate (inst/s)
host_op_rate                                  8870133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30265883                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648404                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                       17379                       # Number of instructions simulated
sim_ops                                         21429                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data             128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::cpu.data                2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data         1741496599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1741496599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1741496599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1741496599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                         36000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                        13750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   32500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       870.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    870.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36000.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE              0                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer0.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              28500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             38.8                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                              147                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.Cycles                            32                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingDrainCycles                40                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.rateDist::samples                 72                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                     0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       72    100.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   72                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.rate                               0                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                       38                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                    33                       # Number of cycles decode is blocked
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                       38                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                    32                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                      5                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                     32                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                   5                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                    24                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups                7                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                     1                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                        4                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   1                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                          4                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         4                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples            72                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.055556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.471405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  71     98.61%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0      0.00%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              72                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     3     75.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   1     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      4                       # Type of FU issued
system.cpu.iq.rate                           0.027211                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads                 80                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes                 4                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses            4                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                      4                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     1                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                   4                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                    1                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                     4                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_stores                          1                       # Number of stores executed
system.cpu.iew.exec_rate                     0.027211                       # Inst execution rate
system.cpu.iew.wb_sent                              4                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                             4                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.027211                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts               3                       # The number of squashed insts skipped by commit
system.cpu.commit.committed_per_cycle::samples           71                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.028169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.237356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           70     98.59%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           71                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      2                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                         2                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                1     50.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              1     50.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 2                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          11                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              75                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             2                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             147.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       147.000000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.006803                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.006803                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                        4                       # number of integer regfile reads
system.cpu.int_regfile_writes                       2                       # number of integer regfile writes
system.cpu.cc_regfile_reads                        12                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        3                       # number of cc regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           319.639474                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   319.639474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.312148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.312148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.313477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 5                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                5                       # Number of data accesses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1397500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1397500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      1397500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1397500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      1397500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1397500                       # number of overall miss cycles
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data      1397500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total      1397500                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data      1397500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total      1397500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data      1397500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total      1397500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       133000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       133000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data       133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data       133000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       133000                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data       133000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       133000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data       133000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total       133000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data       133000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total       133000                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000233                       # Number of seconds simulated
sim_ticks                                   233218500                       # Number of ticks simulated
final_tick                                  248562500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149193                       # Simulator instruction rate (inst/s)
host_op_rate                                   178851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              143682739                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649460                       # Number of bytes of host memory used
host_seconds                                     1.62                       # Real time elapsed on the host
sim_insts                                      242158                       # Number of instructions simulated
sim_ops                                        290299                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst            4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          248320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             252800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       196992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          196992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst               70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           19209454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1064752582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1083962036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      19209454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19209454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       844667125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            844667125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       844667125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          19209454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1064752582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1928629161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3078                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3951                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 252864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  195392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  252864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               196992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              130                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     233271500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3951                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    748.126878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   571.074166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.478693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     10.02%     10.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45      7.51%     17.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      3.34%     20.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      4.51%     25.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      7.51%     32.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      3.84%     36.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      3.51%     40.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      3.17%     43.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          339     56.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.410526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.458206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.601047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            184     96.84%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             2      1.05%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.53%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.05%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.068421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.064193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.385659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              184     96.84%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      2.63%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           190                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     33285750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               107367000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8424.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27174.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1084.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       837.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1084.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    844.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2787                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33187.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        1740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF         7800000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       224928250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp                122                       # Transaction distribution
system.membus.trans_dist::Writeback              3078                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3829                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3828                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       445312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  449792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7029                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                    7029    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                7029                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32276000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             658000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           36296250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             15.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                   32268                       # Number of BP lookups
system.cpu.branchPred.condPredicted             31619                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               398                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                27477                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   25713                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.580085                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     166                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    3                       # Number of system calls
system.cpu.numCycles                           466437                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              44343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         239912                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       32268                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              25879                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        418254                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingTrapStallCycles            15                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     42885                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    93                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             463023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.615121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.770091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   395342     85.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3833      0.83%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18536      4.00%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17942      3.87%     94.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4693      1.01%     95.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      957      0.21%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2947      0.64%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1339      0.29%     96.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    17434      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               463023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.069180                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.514350                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    19183                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                399235                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     30799                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 13447                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    359                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  385                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    53                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 278030                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   291                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    359                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    25621                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   25217                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1119                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     37746                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                372953                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 276012                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10124                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    400                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 358491                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              378214                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1366063                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           395569                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                368499                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9676                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 12                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     76343                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                26607                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               67618                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2023                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1571                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     274345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  29                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    272161                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                68                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        11509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        463023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.587792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.409472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              374505     80.88%     80.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20586      4.45%     85.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17585      3.80%     89.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10828      2.34%     91.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               23644      5.11%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8631      1.86%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5088      1.10%     99.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1586      0.34%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 570      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          463023                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     789     74.36%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     30      2.83%     77.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   242     22.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                178323     65.52%     65.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   41      0.02%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26430      9.71%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               67367     24.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 272161                       # Type of FU issued
system.cpu.iq.rate                           0.583489                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1061                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003898                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1008470                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            279831                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       271505                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 273222                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              472                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          700                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          636                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    359                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1560                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 22214                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              274375                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               102                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 26607                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                67618                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 12                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 22161                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            137                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  367                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                271648                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 26326                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               509                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             1                       # number of nop insts executed
system.cpu.iew.exec_refs                        93620                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    30827                       # Number of branches executed
system.cpu.iew.exec_stores                      67294                       # Number of stores executed
system.cpu.iew.exec_rate                     0.582389                       # Inst execution rate
system.cpu.iew.wb_sent                         271540                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        271505                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    154534                       # num instructions producing a value
system.cpu.iew.wb_consumers                    367823                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.582083                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.420131                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            5512                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               346                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       462128                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.581809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.508141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       376183     81.40%     81.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        29040      6.28%     87.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9846      2.13%     89.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9127      1.97%     91.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18071      3.91%     95.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11802      2.55%     98.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1070      0.23%     98.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          869      0.19%     98.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6120      1.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       462128                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               224779                       # Number of instructions committed
system.cpu.commit.committedOps                 268870                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          92883                       # Number of memory references committed
system.cpu.commit.loads                         25904                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                      30611                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    235790                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  118                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           175962     65.45%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              25      0.01%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           25904      9.63%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          66979     24.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            268870                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  6120                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       730351                       # The number of ROB reads
system.cpu.rob.rob_writes                      549678                       # The number of ROB writes
system.cpu.timesIdled                              45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            3414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      224779                       # Number of Instructions Simulated
system.cpu.committedOps                        268870                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.075092                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.075092                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.481906                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.481906                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   351059                       # number of integer regfile reads
system.cpu.int_regfile_writes                  143549                       # number of integer regfile writes
system.cpu.cc_regfile_reads                    893591                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   228759                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   93661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     16                       # number of misc regfile writes
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           196.027712                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44856                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            183.085714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   196.027712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.382867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.382867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.464844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             85840                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            85840                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        42802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           42802                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         42802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            42802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        42802                       # number of overall hits
system.cpu.icache.overall_hits::total           42802                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             83                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            83                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      4554000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4554000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      4554000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4554000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      4554000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4554000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        42885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        42885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        42885                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        42885                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        42885                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        42885                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001935                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001935                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001935                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001935                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001935                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54867.469880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54867.469880                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54867.469880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54867.469880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54867.469880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54867.469880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           70                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           70                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           70                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      3784000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3784000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      3784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      3784000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3784000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001632                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001632                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001632                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001632                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54057.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54057.142857                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54057.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54057.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54057.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54057.142857                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              3177                       # number of replacements
system.cpu.dcache.tags.tagsinuse           963.168552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               35871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.538681                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          58557250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   963.168552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.940594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.940594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            189396                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           189396                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        25681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25681                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         7883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7883                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         33564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            33564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        33564                       # number of overall hits
system.cpu.dcache.overall_hits::total           33564                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           140                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        59038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59038                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        59178                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          59178                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        59178                       # number of overall misses
system.cpu.dcache.overall_misses::total         59178                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7524750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7524750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2966296999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2966296999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        58500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        58500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2973821749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2973821749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2973821749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2973821749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        25821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        25821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        66921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        92742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        92742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        92742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        92742                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005422                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.882204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.882204                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.638093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.638093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.638093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.638093                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53748.214286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53748.214286                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50243.859870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50243.859870                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50252.150275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50252.150275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50252.150275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50252.150275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3078                       # number of writebacks
system.cpu.dcache.writebacks::total              3078                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        55209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55209                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        55298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        55298                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55298                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           51                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3829                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3880                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3880                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      2951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    188384750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    188384750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    191336250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    191336250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    191336250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    191336250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.057217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041836                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041836                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57872.549020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57872.549020                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49199.464612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49199.464612                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        55000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49313.466495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49313.466495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49313.466495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49313.466495                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
