#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 22 20:24:26 2023
# Process ID: 9528
# Current directory: /home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1
# Command line: vivado -log testing1004.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source testing1004.tcl -notrace
# Log file: /home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/testing1004.vdi
# Journal file: /home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source testing1004.tcl -notrace
Command: link_design -top testing1004 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.230 ; gain = 0.000 ; free physical = 2293 ; free virtual = 38630
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1486.230 ; gain = 165.359 ; free physical = 2291 ; free virtual = 38628
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1538.246 ; gain = 52.016 ; free physical = 2270 ; free virtual = 38603

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1285adbe3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1950.746 ; gain = 412.500 ; free physical = 1887 ; free virtual = 38247

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38185
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38185
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38185
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38185
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38184
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38184
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38184
Ending Logic Optimization Task | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38184

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1285adbe3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38184

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1285adbe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38184

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1824 ; free virtual = 38184
Ending Netlist Obfuscation Task | Checksum: 1285adbe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1823 ; free virtual = 38184
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2028.746 ; gain = 542.516 ; free physical = 1823 ; free virtual = 38184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.746 ; gain = 0.000 ; free physical = 1823 ; free virtual = 38184
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/testing1004_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file testing1004_drc_opted.rpt -pb testing1004_drc_opted.pb -rpx testing1004_drc_opted.rpx
Command: report_drc -file testing1004_drc_opted.rpt -pb testing1004_drc_opted.pb -rpx testing1004_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/kunal/Desktop/NewFolder/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/testing1004_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2068.766 ; gain = 8.004 ; free physical = 1821 ; free virtual = 38170
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.766 ; gain = 0.000 ; free physical = 1818 ; free virtual = 38168
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc421191

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2068.766 ; gain = 0.000 ; free physical = 1818 ; free virtual = 38168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.766 ; gain = 0.000 ; free physical = 1818 ; free virtual = 38168

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c0221a33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.762 ; gain = 6.996 ; free physical = 1818 ; free virtual = 38172

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 254149d2f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.762 ; gain = 6.996 ; free physical = 1818 ; free virtual = 38172

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 254149d2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.762 ; gain = 6.996 ; free physical = 1818 ; free virtual = 38173
Phase 1 Placer Initialization | Checksum: 254149d2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.762 ; gain = 6.996 ; free physical = 1818 ; free virtual = 38173

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 254149d2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.762 ; gain = 6.996 ; free physical = 1815 ; free virtual = 38173
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 23d71d4ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.770 ; gain = 25.004 ; free physical = 1812 ; free virtual = 38171

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23d71d4ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.770 ; gain = 25.004 ; free physical = 1812 ; free virtual = 38171

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2205314bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.770 ; gain = 25.004 ; free physical = 1812 ; free virtual = 38171

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2003b5d67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.770 ; gain = 25.004 ; free physical = 1812 ; free virtual = 38171

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2003b5d67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.770 ; gain = 25.004 ; free physical = 1812 ; free virtual = 38171

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168
Phase 3 Detail Placement | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.730 ; gain = 0.000 ; free physical = 1809 ; free virtual = 38168
Phase 4.4 Final Placement Cleanup | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2bf7363a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1809 ; free virtual = 38168
Ending Placer Task | Checksum: 1ca2b3084

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1813 ; free virtual = 38172
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.730 ; gain = 35.965 ; free physical = 1813 ; free virtual = 38172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.730 ; gain = 0.000 ; free physical = 1813 ; free virtual = 38172
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2104.730 ; gain = 0.000 ; free physical = 1818 ; free virtual = 38178
INFO: [Common 17-1381] The checkpoint '/home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/testing1004_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file testing1004_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2107.730 ; gain = 3.000 ; free physical = 1813 ; free virtual = 38172
INFO: [runtcl-4] Executing : report_utilization -file testing1004_utilization_placed.rpt -pb testing1004_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file testing1004_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2107.730 ; gain = 0.000 ; free physical = 1815 ; free virtual = 38175
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cde91ef3 ConstDB: 0 ShapeSum: fc421191 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 94d2fa16

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2219.406 ; gain = 111.676 ; free physical = 1705 ; free virtual = 38052
Post Restoration Checksum: NetGraph: 75970a00 NumContArr: 1f3bf016 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 94d2fa16

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2224.402 ; gain = 116.672 ; free physical = 1701 ; free virtual = 38049

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 94d2fa16

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2224.402 ; gain = 116.672 ; free physical = 1701 ; free virtual = 38049
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: ce0515ec

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2227.402 ; gain = 119.672 ; free physical = 1698 ; free virtual = 38046

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cbf8a429

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.414 ; gain = 123.684 ; free physical = 1697 ; free virtual = 38045

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 3e6a71b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.414 ; gain = 123.684 ; free physical = 1697 ; free virtual = 38045
Phase 4 Rip-up And Reroute | Checksum: 3e6a71b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.414 ; gain = 123.684 ; free physical = 1697 ; free virtual = 38045

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 3e6a71b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.414 ; gain = 123.684 ; free physical = 1697 ; free virtual = 38045

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 3e6a71b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.414 ; gain = 123.684 ; free physical = 1697 ; free virtual = 38045
Phase 6 Post Hold Fix | Checksum: 3e6a71b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.414 ; gain = 123.684 ; free physical = 1697 ; free virtual = 38045

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00231205 %
  Global Horizontal Routing Utilization  = 0.00247267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 3e6a71b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.414 ; gain = 123.684 ; free physical = 1697 ; free virtual = 38045

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3e6a71b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2233.414 ; gain = 125.684 ; free physical = 1695 ; free virtual = 38044

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 837f0e37

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2233.414 ; gain = 125.684 ; free physical = 1695 ; free virtual = 38044
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2233.414 ; gain = 125.684 ; free physical = 1701 ; free virtual = 38050

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2233.414 ; gain = 125.684 ; free physical = 1701 ; free virtual = 38050
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.414 ; gain = 0.000 ; free physical = 1701 ; free virtual = 38050
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2233.414 ; gain = 0.000 ; free physical = 1703 ; free virtual = 38053
INFO: [Common 17-1381] The checkpoint '/home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/testing1004_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file testing1004_drc_routed.rpt -pb testing1004_drc_routed.pb -rpx testing1004_drc_routed.rpx
Command: report_drc -file testing1004_drc_routed.rpt -pb testing1004_drc_routed.pb -rpx testing1004_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/testing1004_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2289.441 ; gain = 56.027 ; free physical = 1709 ; free virtual = 38059
INFO: [runtcl-4] Executing : report_methodology -file testing1004_methodology_drc_routed.rpt -pb testing1004_methodology_drc_routed.pb -rpx testing1004_methodology_drc_routed.rpx
Command: report_methodology -file testing1004_methodology_drc_routed.rpt -pb testing1004_methodology_drc_routed.pb -rpx testing1004_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kunal/Kunal_PES1UG22EC134/Kunal_PES1UG22EC134.runs/impl_1/testing1004_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2289.441 ; gain = 0.000 ; free physical = 1685 ; free virtual = 38043
INFO: [runtcl-4] Executing : report_power -file testing1004_power_routed.rpt -pb testing1004_power_summary_routed.pb -rpx testing1004_power_routed.rpx
Command: report_power -file testing1004_power_routed.rpt -pb testing1004_power_summary_routed.pb -rpx testing1004_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file testing1004_route_status.rpt -pb testing1004_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file testing1004_timing_summary_routed.rpt -pb testing1004_timing_summary_routed.pb -rpx testing1004_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file testing1004_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file testing1004_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file testing1004_bus_skew_routed.rpt -pb testing1004_bus_skew_routed.pb -rpx testing1004_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 22 20:26:49 2023...
