
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2595832 heartbeat IPC: 3.85233 cumulative IPC: 3.85233 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5186726 heartbeat IPC: 3.85967 cumulative IPC: 3.856 (Simulation time: 0 hr 1 min 33 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6482509 (Simulation time: 0 hr 1 min 54 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30049871 heartbeat IPC: 0.402202 cumulative IPC: 0.212158 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77066343 heartbeat IPC: 0.212691 cumulative IPC: 0.212513 (Simulation time: 0 hr 8 min 29 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125123660 heartbeat IPC: 0.208085 cumulative IPC: 0.210719 (Simulation time: 0 hr 11 min 12 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118641151 cumulative IPC: 0.210719 (Simulation time: 0 hr 11 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210719 instructions: 25000000 cycles: 118641151
cpu0_DTLB TOTAL     ACCESS:    4450953  HIT:    4416906  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981103  HIT:    1976482  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2469850  HIT:    2440424  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 529.957 cycles
cpu0_ITLB TOTAL     ACCESS:     472712  HIT:     472712  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472712  HIT:     472712  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551181  HIT:     551181  MISS:          0
cpu0_L1I LOAD      ACCESS:     551181  HIT:     551181  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 959.86 cycles
cpu0_L1D TOTAL     ACCESS:    5917629  HIT:    3967057  MISS:    1950572
cpu0_L1D LOAD      ACCESS:    1405322  HIT:    1109770  MISS:     295552
cpu0_L1D RFO       ACCESS:    4494790  HIT:    2839779  MISS:    1655011
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17517  HIT:      17508  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 762.078 cycles
cpu0_L2C TOTAL     ACCESS:    3954581  HIT:    2717175  MISS:    1237406
cpu0_L2C LOAD      ACCESS:     295552  HIT:          3  MISS:     295549
cpu0_L2C RFO       ACCESS:    1655010  HIT:     738816  MISS:     916194
cpu0_L2C PREFETCH  ACCESS:     348973  HIT:     323373  MISS:      25600
cpu0_L2C WRITEBACK ACCESS:    1655037  HIT:    1654983  MISS:         54
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     471454  ISSUED:     393559  USEFUL:      25517  USELESS:         83
cpu0_L2C AVERAGE MISS LATENCY: 1215.39 cycles
LLC TOTAL     ACCESS:    2156018  HIT:     948244  MISS:    1207774
LLC LOAD      ACCESS:     295549  HIT:          2  MISS:     295547
LLC RFO       ACCESS:     916145  HIT:      29564  MISS:     886581
LLC PREFETCH  ACCESS:      27876  HIT:       2280  MISS:      25596
LLC WRITEBACK ACCESS:     916439  HIT:     916398  MISS:         41
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1227.49 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35329  ROW_BUFFER_MISS:    1172404
 DBUS AVG_CONGESTED_CYCLE:    4.00308
 WQ ROW_BUFFER_HIT:      14404  ROW_BUFFER_MISS:     872335  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.143
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

