# Verilog Masterclass Assignments

Assignments from the **Verilog Masterclass** conducted by **Hariprasad Sir** organized by **Anmaya Technologies**.

This repository contains Verilog source codes, testbenches, and waveform screenshots for digital design assignments completed during the workshop.

---

## ğŸ“š Assignments Overview

### ğŸ”¸ Assignment 1: 4:1 Multiplexer
- ğŸ”¹ [Design File](assignment_1_mux/mux4to1.v)
- ğŸ”¹ [Testbench](assignment_1_mux/mux4to1_tb.v)
- ğŸ–¼ï¸ [Waveform Screenshot](assignment_1_mux/mux4to1_waveform.png)

### ğŸ”¸ Assignment 2: Full Adder
- ğŸ”¹ [Design File](assignment_2_full_adder/full_adder.v)
- ğŸ”¹ [Testbench](assignment_2_full_adder/full_adder_tb.v)
- ğŸ–¼ï¸ [Waveform Screenshot](assignment_2_full_adder/full_adder_waveform.png)

### ğŸ”¸ Assignment 3: Up-Down Counter with Reset
- ğŸ”¹ [Design File](assignment_3_up_down_counter/up_down_counter.v)
- ğŸ”¹ [Testbench](assignment_3_up_down_counter/up_down_counter_tb.v)
- ğŸ–¼ï¸ [Waveform Screenshot](assignment_3_up_down_counter/up_down_counter_waveform.png)

---

## ğŸ› ï¸ How to Simulate

You can run all testbenches using [EDA Playground](https://edaplayground.com/) or locally using **Icarus Verilog**:

### Using EDA Playground
ğŸ”¹ Choose Icarus Verilog 12.0 under Tools & Simulators

ğŸ”¹ Enable Open EPWave after run to view waveform graphs

ğŸ”¹ Paste the design and testbench code in the respective panels

ğŸ”¹ Click Run

---
ğŸ™Œ Acknowledgments
Special thanks to Hariprasad Sir for delivering a detailed and practical session on Verilog, and to Anmaya Technologies for organizing this valuable masterclass.
