
eDesignMultimeter2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ab4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08009c50  08009c50  00019c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ee0  08009ee0  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08009ee0  08009ee0  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009ee0  08009ee0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ee0  08009ee0  00019ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ee4  08009ee4  00019ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08009ee8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c30  2000001c  08009f04  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c4c  08009f04  00020c4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000176f4  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c09  00000000  00000000  00037740  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001190  00000000  00000000  0003a350  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001068  00000000  00000000  0003b4e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000227fb  00000000  00000000  0003c548  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011c5e  00000000  00000000  0005ed43  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d515a  00000000  00000000  000709a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00145afb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cec  00000000  00000000  00145b78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000001c 	.word	0x2000001c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08009c34 	.word	0x08009c34

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000020 	.word	0x20000020
 80001d4:	08009c34 	.word	0x08009c34

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2f>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000adc:	bf24      	itt	cs
 8000ade:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ae6:	d90d      	bls.n	8000b04 <__aeabi_d2f+0x30>
 8000ae8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000afc:	bf08      	it	eq
 8000afe:	f020 0001 	biceq.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b08:	d121      	bne.n	8000b4e <__aeabi_d2f+0x7a>
 8000b0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b0e:	bfbc      	itt	lt
 8000b10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	4770      	bxlt	lr
 8000b16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b1e:	f1c2 0218 	rsb	r2, r2, #24
 8000b22:	f1c2 0c20 	rsb	ip, r2, #32
 8000b26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b2e:	bf18      	it	ne
 8000b30:	f040 0001 	orrne.w	r0, r0, #1
 8000b34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b40:	ea40 000c 	orr.w	r0, r0, ip
 8000b44:	fa23 f302 	lsr.w	r3, r3, r2
 8000b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b4c:	e7cc      	b.n	8000ae8 <__aeabi_d2f+0x14>
 8000b4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b52:	d107      	bne.n	8000b64 <__aeabi_d2f+0x90>
 8000b54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b58:	bf1e      	ittt	ne
 8000b5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b62:	4770      	bxne	lr
 8000b64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <ADC_Main_Function>:
uint16_t millivolts;
uint16_t adc_array[1000];
uint16_t adc_count = 0;

void ADC_Main_Function()
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
	if(adc_count > 999)
 8000b7a:	4b5b      	ldr	r3, [pc, #364]	; (8000ce8 <ADC_Main_Function+0x174>)
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b82:	d364      	bcc.n	8000c4e <ADC_Main_Function+0xda>
	{
	  // Do calculations every 1000 readings
	  adc_count = 0;
 8000b84:	4b58      	ldr	r3, [pc, #352]	; (8000ce8 <ADC_Main_Function+0x174>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	801a      	strh	r2, [r3, #0]
	  uint32_t total = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
	  uint16_t max = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	827b      	strh	r3, [r7, #18]
	  uint16_t min = adc_array[99]; // arbitrary value
 8000b92:	4b56      	ldr	r3, [pc, #344]	; (8000cec <ADC_Main_Function+0x178>)
 8000b94:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000b98:	823b      	strh	r3, [r7, #16]
	  int16_t diff = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	807b      	strh	r3, [r7, #2]
	  int16_t prev_diff = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	81fb      	strh	r3, [r7, #14]
	  uint16_t mid_passes = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	81bb      	strh	r3, [r7, #12]
	  // 1000 measurements at 5kHz take 200ms
	  for(int x = 0; x < 1000; x++)
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	e023      	b.n	8000bf4 <ADC_Main_Function+0x80>
	  {
		  total += adc_array[x];
 8000bac:	4a4f      	ldr	r2, [pc, #316]	; (8000cec <ADC_Main_Function+0x178>)
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	4413      	add	r3, r2
 8000bba:	617b      	str	r3, [r7, #20]
		  if(adc_array[x] > max)
 8000bbc:	4a4b      	ldr	r2, [pc, #300]	; (8000cec <ADC_Main_Function+0x178>)
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bc4:	8a7a      	ldrh	r2, [r7, #18]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d205      	bcs.n	8000bd6 <ADC_Main_Function+0x62>
		  {
			  max = adc_array[x];
 8000bca:	4a48      	ldr	r2, [pc, #288]	; (8000cec <ADC_Main_Function+0x178>)
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bd2:	827b      	strh	r3, [r7, #18]
 8000bd4:	e00b      	b.n	8000bee <ADC_Main_Function+0x7a>
		  }
		  else if(adc_array[x] < min)
 8000bd6:	4a45      	ldr	r2, [pc, #276]	; (8000cec <ADC_Main_Function+0x178>)
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bde:	8a3a      	ldrh	r2, [r7, #16]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d904      	bls.n	8000bee <ADC_Main_Function+0x7a>
		  {
			  min = adc_array[x];
 8000be4:	4a41      	ldr	r2, [pc, #260]	; (8000cec <ADC_Main_Function+0x178>)
 8000be6:	68bb      	ldr	r3, [r7, #8]
 8000be8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bec:	823b      	strh	r3, [r7, #16]
	  for(int x = 0; x < 1000; x++)
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	60bb      	str	r3, [r7, #8]
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000bfa:	dbd7      	blt.n	8000bac <ADC_Main_Function+0x38>
		  }
	  }
	//			  measured_offset = total/1000;
//	  MeasurementState.Offset = 1000;
	  for(int x = 0; x < 1000; x++)
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	e018      	b.n	8000c34 <ADC_Main_Function+0xc0>
	  {
		  // Calculate frequency
		  diff = adc_array[x] - MeasurementState.Offset;
 8000c02:	4a3a      	ldr	r2, [pc, #232]	; (8000cec <ADC_Main_Function+0x178>)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c0a:	4b39      	ldr	r3, [pc, #228]	; (8000cf0 <ADC_Main_Function+0x17c>)
 8000c0c:	891b      	ldrh	r3, [r3, #8]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	807b      	strh	r3, [r7, #2]
		  if(diff > 0 && prev_diff < 0)
 8000c14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	dd06      	ble.n	8000c2a <ADC_Main_Function+0xb6>
 8000c1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	da02      	bge.n	8000c2a <ADC_Main_Function+0xb6>
		  {
			  mid_passes++;
 8000c24:	89bb      	ldrh	r3, [r7, #12]
 8000c26:	3301      	adds	r3, #1
 8000c28:	81bb      	strh	r3, [r7, #12]
		  }
		  prev_diff = diff;
 8000c2a:	887b      	ldrh	r3, [r7, #2]
 8000c2c:	81fb      	strh	r3, [r7, #14]
	  for(int x = 0; x < 1000; x++)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	3301      	adds	r3, #1
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c3a:	dbe2      	blt.n	8000c02 <ADC_Main_Function+0x8e>
	  }
	  MeasurementState.Period = 50000/(mid_passes);
 8000c3c:	89bb      	ldrh	r3, [r7, #12]
 8000c3e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000c42:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	4b29      	ldr	r3, [pc, #164]	; (8000cf0 <ADC_Main_Function+0x17c>)
 8000c4a:	80da      	strh	r2, [r3, #6]
 8000c4c:	e043      	b.n	8000cd6 <ADC_Main_Function+0x162>
//			LCD_Display_Measurement();
		}
	}
	else
	{
	  HAL_ADC_Start(&hadc1);
 8000c4e:	4829      	ldr	r0, [pc, #164]	; (8000cf4 <ADC_Main_Function+0x180>)
 8000c50:	f002 fdce 	bl	80037f0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000c54:	f04f 31ff 	mov.w	r1, #4294967295
 8000c58:	4826      	ldr	r0, [pc, #152]	; (8000cf4 <ADC_Main_Function+0x180>)
 8000c5a:	f002 ff15 	bl	8003a88 <HAL_ADC_PollForConversion>
	  raw = HAL_ADC_GetValue(&hadc1);
 8000c5e:	4825      	ldr	r0, [pc, #148]	; (8000cf4 <ADC_Main_Function+0x180>)
 8000c60:	f003 f814 	bl	8003c8c <HAL_ADC_GetValue>
 8000c64:	4603      	mov	r3, r0
 8000c66:	b29a      	uxth	r2, r3
 8000c68:	4b23      	ldr	r3, [pc, #140]	; (8000cf8 <ADC_Main_Function+0x184>)
 8000c6a:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8000c6c:	4821      	ldr	r0, [pc, #132]	; (8000cf4 <ADC_Main_Function+0x180>)
 8000c6e:	f002 fed5 	bl	8003a1c <HAL_ADC_Stop>
	  millivolts = raw*3300/4095;
 8000c72:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <ADC_Main_Function+0x184>)
 8000c74:	881b      	ldrh	r3, [r3, #0]
 8000c76:	461a      	mov	r2, r3
 8000c78:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000c7c:	fb03 f302 	mul.w	r3, r3, r2
 8000c80:	4a1e      	ldr	r2, [pc, #120]	; (8000cfc <ADC_Main_Function+0x188>)
 8000c82:	fb82 1203 	smull	r1, r2, r2, r3
 8000c86:	441a      	add	r2, r3
 8000c88:	12d2      	asrs	r2, r2, #11
 8000c8a:	17db      	asrs	r3, r3, #31
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	4b1b      	ldr	r3, [pc, #108]	; (8000d00 <ADC_Main_Function+0x18c>)
 8000c92:	801a      	strh	r2, [r3, #0]
	  millivolts += 100*millivolts/1000; // Calibration
 8000c94:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <ADC_Main_Function+0x18c>)
 8000c96:	881b      	ldrh	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	2364      	movs	r3, #100	; 0x64
 8000c9c:	fb03 f302 	mul.w	r3, r3, r2
 8000ca0:	4a18      	ldr	r2, [pc, #96]	; (8000d04 <ADC_Main_Function+0x190>)
 8000ca2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ca6:	1192      	asrs	r2, r2, #6
 8000ca8:	17db      	asrs	r3, r3, #31
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	b29a      	uxth	r2, r3
 8000cae:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <ADC_Main_Function+0x18c>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	b29a      	uxth	r2, r3
 8000cb6:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <ADC_Main_Function+0x18c>)
 8000cb8:	801a      	strh	r2, [r3, #0]
	  adc_array[adc_count] = millivolts;
 8000cba:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <ADC_Main_Function+0x174>)
 8000cbc:	881b      	ldrh	r3, [r3, #0]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	4b0f      	ldr	r3, [pc, #60]	; (8000d00 <ADC_Main_Function+0x18c>)
 8000cc2:	8819      	ldrh	r1, [r3, #0]
 8000cc4:	4b09      	ldr	r3, [pc, #36]	; (8000cec <ADC_Main_Function+0x178>)
 8000cc6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  adc_count++;
 8000cca:	4b07      	ldr	r3, [pc, #28]	; (8000ce8 <ADC_Main_Function+0x174>)
 8000ccc:	881b      	ldrh	r3, [r3, #0]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	b29a      	uxth	r2, r3
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <ADC_Main_Function+0x174>)
 8000cd4:	801a      	strh	r2, [r3, #0]
	}

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 8000cd6:	2110      	movs	r1, #16
 8000cd8:	480b      	ldr	r0, [pc, #44]	; (8000d08 <ADC_Main_Function+0x194>)
 8000cda:	f004 fc4d 	bl	8005578 <HAL_GPIO_TogglePin>
}
 8000cde:	bf00      	nop
 8000ce0:	3718      	adds	r7, #24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000038 	.word	0x20000038
 8000cec:	20000054 	.word	0x20000054
 8000cf0:	20000828 	.word	0x20000828
 8000cf4:	20000ad4 	.word	0x20000ad4
 8000cf8:	20000824 	.word	0x20000824
 8000cfc:	80080081 	.word	0x80080081
 8000d00:	20000826 	.word	0x20000826
 8000d04:	10624dd3 	.word	0x10624dd3
 8000d08:	48000800 	.word	0x48000800

08000d0c <DAC_Calculate_Buffer>:
extern DAC_HandleTypeDef hdac1;

OutputStateType OutputState;

void DAC_Calculate_Buffer()
{
 8000d0c:	b590      	push	{r4, r7, lr}
 8000d0e:	ed2d 8b02 	vpush	{d8}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
	if(OutputState.Mode == d)
 8000d16:	4b3c      	ldr	r3, [pc, #240]	; (8000e08 <DAC_Calculate_Buffer+0xfc>)
 8000d18:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 8000d1c:	2b64      	cmp	r3, #100	; 0x64
 8000d1e:	d11c      	bne.n	8000d5a <DAC_Calculate_Buffer+0x4e>
	{
		for(int i=0; i<100; i++)
 8000d20:	2300      	movs	r3, #0
 8000d22:	607b      	str	r3, [r7, #4]
 8000d24:	e015      	b.n	8000d52 <DAC_Calculate_Buffer+0x46>
		{
			OutputState.Buffer[i] = (float)((float)(OutputState.Offset) * (float)(4096/3300) * (float)((float)(1000 / 600) / 2));
 8000d26:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <DAC_Calculate_Buffer+0xfc>)
 8000d28:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8000d2c:	ee07 3a90 	vmov	s15, r3
 8000d30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d34:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000d38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d40:	ee17 1a90 	vmov	r1, s15
 8000d44:	4a30      	ldr	r2, [pc, #192]	; (8000e08 <DAC_Calculate_Buffer+0xfc>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i=0; i<100; i++)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	607b      	str	r3, [r7, #4]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2b63      	cmp	r3, #99	; 0x63
 8000d56:	dde6      	ble.n	8000d26 <DAC_Calculate_Buffer+0x1a>
		for(int i=0; i<100; i++)
		{
			OutputState.Buffer[i] = ((float)((float)OutputState.Amplitude/2)*(float)sin(i*2*(float)(PI/100)) + (float)((float)OutputState.Offset * (float)0.85))*((float)(4096/3300)) * (float)((float)(1.165) / 2);
		}
	}
}
 8000d58:	e04f      	b.n	8000dfa <DAC_Calculate_Buffer+0xee>
	else if (OutputState.Mode == s)
 8000d5a:	4b2b      	ldr	r3, [pc, #172]	; (8000e08 <DAC_Calculate_Buffer+0xfc>)
 8000d5c:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 8000d60:	2b73      	cmp	r3, #115	; 0x73
 8000d62:	d14a      	bne.n	8000dfa <DAC_Calculate_Buffer+0xee>
		for(int i=0; i<100; i++)
 8000d64:	2300      	movs	r3, #0
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	e044      	b.n	8000df4 <DAC_Calculate_Buffer+0xe8>
			OutputState.Buffer[i] = ((float)((float)OutputState.Amplitude/2)*(float)sin(i*2*(float)(PI/100)) + (float)((float)OutputState.Offset * (float)0.85))*((float)(4096/3300)) * (float)((float)(1.165) / 2);
 8000d6a:	4b27      	ldr	r3, [pc, #156]	; (8000e08 <DAC_Calculate_Buffer+0xfc>)
 8000d6c:	f8b3 3196 	ldrh.w	r3, [r3, #406]	; 0x196
 8000d70:	ee07 3a90 	vmov	s15, r3
 8000d74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d78:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8000d7c:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	ee07 3a90 	vmov	s15, r3
 8000d88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d8c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8000e0c <DAC_Calculate_Buffer+0x100>
 8000d90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d94:	ee17 0a90 	vmov	r0, s15
 8000d98:	f7ff fb82 	bl	80004a0 <__aeabi_f2d>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	460c      	mov	r4, r1
 8000da0:	ec44 3b10 	vmov	d0, r3, r4
 8000da4:	f007 ff34 	bl	8008c10 <sin>
 8000da8:	ec54 3b10 	vmov	r3, r4, d0
 8000dac:	4618      	mov	r0, r3
 8000dae:	4621      	mov	r1, r4
 8000db0:	f7ff fe90 	bl	8000ad4 <__aeabi_d2f>
 8000db4:	ee07 0a90 	vmov	s15, r0
 8000db8:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000dbc:	4b12      	ldr	r3, [pc, #72]	; (8000e08 <DAC_Calculate_Buffer+0xfc>)
 8000dbe:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8000dc2:	ee07 3a90 	vmov	s15, r3
 8000dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dca:	eddf 6a11 	vldr	s13, [pc, #68]	; 8000e10 <DAC_Calculate_Buffer+0x104>
 8000dce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dd6:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000e14 <DAC_Calculate_Buffer+0x108>
 8000dda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000de2:	ee17 1a90 	vmov	r1, s15
 8000de6:	4a08      	ldr	r2, [pc, #32]	; (8000e08 <DAC_Calculate_Buffer+0xfc>)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i=0; i<100; i++)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	3301      	adds	r3, #1
 8000df2:	603b      	str	r3, [r7, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	2b63      	cmp	r3, #99	; 0x63
 8000df8:	ddb7      	ble.n	8000d6a <DAC_Calculate_Buffer+0x5e>
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	ecbd 8b02 	vpop	{d8}
 8000e04:	bd90      	pop	{r4, r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20000834 	.word	0x20000834
 8000e0c:	3d00adfc 	.word	0x3d00adfc
 8000e10:	3f59999a 	.word	0x3f59999a
 8000e14:	3f151eb8 	.word	0x3f151eb8

08000e18 <DAC_Set_Output_Frequency>:

void DAC_Set_Output_Frequency()
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
	OutputState.ARR_Val = OutputState.TIM2_Clock / (OutputState.Frequency*100);
 8000e1c:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <DAC_Set_Output_Frequency+0x5c>)
 8000e1e:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 8000e22:	4a14      	ldr	r2, [pc, #80]	; (8000e74 <DAC_Set_Output_Frequency+0x5c>)
 8000e24:	f8b2 2198 	ldrh.w	r2, [r2, #408]	; 0x198
 8000e28:	4611      	mov	r1, r2
 8000e2a:	2264      	movs	r2, #100	; 0x64
 8000e2c:	fb02 f201 	mul.w	r2, r2, r1
 8000e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e34:	4a0f      	ldr	r2, [pc, #60]	; (8000e74 <DAC_Set_Output_Frequency+0x5c>)
 8000e36:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0
	__HAL_TIM_SET_AUTORELOAD(&htim2, OutputState.ARR_Val);
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <DAC_Set_Output_Frequency+0x60>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a0d      	ldr	r2, [pc, #52]	; (8000e74 <DAC_Set_Output_Frequency+0x5c>)
 8000e40:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
 8000e44:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e46:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <DAC_Set_Output_Frequency+0x5c>)
 8000e48:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000e4c:	4a0a      	ldr	r2, [pc, #40]	; (8000e78 <DAC_Set_Output_Frequency+0x60>)
 8000e4e:	60d3      	str	r3, [r2, #12]
	TIM2->CR1 = 0;				// 	Disable Timer
 8000e50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
	TIM2->EGR = TIM_EGR_UG;		//	Init registers
 8000e58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	615a      	str	r2, [r3, #20]
	TIM2->CR1 = 1;				// 	Start
 8000e60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e64:	2201      	movs	r2, #1
 8000e66:	601a      	str	r2, [r3, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	20000834 	.word	0x20000834
 8000e78:	20000b24 	.word	0x20000b24

08000e7c <DAC_Start>:

void DAC_Start()
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af02      	add	r7, sp, #8
	if(OutputState.Mode != p)
 8000e82:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <DAC_Start+0x44>)
 8000e84:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 8000e88:	2b70      	cmp	r3, #112	; 0x70
 8000e8a:	d016      	beq.n	8000eba <DAC_Start+0x3e>
	{
		DAC_Calculate_Buffer();
 8000e8c:	f7ff ff3e 	bl	8000d0c <DAC_Calculate_Buffer>
		DAC_Set_Output_Frequency();
 8000e90:	f7ff ffc2 	bl	8000e18 <DAC_Set_Output_Frequency>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, OutputState.Buffer, 100, DAC_ALIGN_12B_R);
 8000e94:	2300      	movs	r3, #0
 8000e96:	9300      	str	r3, [sp, #0]
 8000e98:	2364      	movs	r3, #100	; 0x64
 8000e9a:	4a09      	ldr	r2, [pc, #36]	; (8000ec0 <DAC_Start+0x44>)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4809      	ldr	r0, [pc, #36]	; (8000ec4 <DAC_Start+0x48>)
 8000ea0:	f003 fe00 	bl	8004aa4 <HAL_DAC_Start_DMA>
		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eae:	f004 fb4b 	bl	8005548 <HAL_GPIO_WritePin>
		OutputState.On = true;
 8000eb2:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <DAC_Start+0x44>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
	}
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20000834 	.word	0x20000834
 8000ec4:	200009e4 	.word	0x200009e4

08000ec8 <DAC_Stop>:

void DAC_Stop()
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	OutputState.On = false;
 8000ecc:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <DAC_Stop+0x28>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <DAC_Stop+0x2c>)
 8000ed8:	f003 fd75 	bl	80049c6 <HAL_DAC_Stop_DMA>
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee6:	f004 fb2f 	bl	8005548 <HAL_GPIO_WritePin>
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000834 	.word	0x20000834
 8000ef4:	200009e4 	.word	0x200009e4

08000ef8 <DAC_Update_Output>:

void DAC_Update_Output()
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	DAC_Stop();
 8000efc:	f7ff ffe4 	bl	8000ec8 <DAC_Stop>
	DAC_Start();
 8000f00:	f7ff ffbc 	bl	8000e7c <DAC_Start>
}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <LCD_Init>:
#define lcd_D7_bit			12

DisplayStateType DisplayState;

void LCD_Init()
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0

	HAL_Delay(20);
 8000f0c:	2014      	movs	r0, #20
 8000f0e:	f002 fa53 	bl	80033b8 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 8000f12:	2030      	movs	r0, #48	; 0x30
 8000f14:	f000 f95c 	bl	80011d0 <LCD_Write_8bitInstruction>
	HAL_Delay(5);
 8000f18:	2005      	movs	r0, #5
 8000f1a:	f002 fa4d 	bl	80033b8 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 8000f1e:	2030      	movs	r0, #48	; 0x30
 8000f20:	f000 f956 	bl	80011d0 <LCD_Write_8bitInstruction>
	Delay_us_10(11);
 8000f24:	200b      	movs	r0, #11
 8000f26:	f001 fbe5 	bl	80026f4 <Delay_us_10>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 8000f2a:	2030      	movs	r0, #48	; 0x30
 8000f2c:	f000 f950 	bl	80011d0 <LCD_Write_8bitInstruction>
	Delay_us_10(5);
 8000f30:	2005      	movs	r0, #5
 8000f32:	f001 fbdf 	bl	80026f4 <Delay_us_10>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionSet4bit);
 8000f36:	2028      	movs	r0, #40	; 0x28
 8000f38:	f000 f94a 	bl	80011d0 <LCD_Write_8bitInstruction>
	Delay_us_10(5);
 8000f3c:	2005      	movs	r0, #5
 8000f3e:	f001 fbd9 	bl	80026f4 <Delay_us_10>

	LCD_Write_Instruction(lcd_instruction_FunctionSet4bit);
 8000f42:	2028      	movs	r0, #40	; 0x28
 8000f44:	f000 f89c 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(5);
 8000f48:	2005      	movs	r0, #5
 8000f4a:	f001 fbd3 	bl	80026f4 <Delay_us_10>

	LCD_Write_Instruction(lcd_instruction_DisplayOn);
 8000f4e:	200f      	movs	r0, #15
 8000f50:	f000 f896 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(5);
 8000f54:	2005      	movs	r0, #5
 8000f56:	f001 fbcd 	bl	80026f4 <Delay_us_10>

	LCD_Write_Instruction(lcd_instruction_ClearDisplay);
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f000 f890 	bl	8001080 <LCD_Write_Instruction>
	HAL_Delay(2);
 8000f60:	2002      	movs	r0, #2
 8000f62:	f002 fa29 	bl	80033b8 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_EntryMode);
 8000f66:	2006      	movs	r0, #6
 8000f68:	f000 f88a 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(5);
 8000f6c:	2005      	movs	r0, #5
 8000f6e:	f001 fbc1 	bl	80026f4 <Delay_us_10>
//	HAL_Delay(1);
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <LCD_Write_String>:

void LCD_Write_String(uint8_t string[])
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b084      	sub	sp, #16
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
//	HAL_Delay(1);
	int i = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0)
 8000f82:	e009      	b.n	8000f98 <LCD_Write_String+0x22>
	{
		LCD_Write_Character(string[i]);
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	4413      	add	r3, r2
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f000 f84b 	bl	8001028 <LCD_Write_Character>
		i++;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	3301      	adds	r3, #1
 8000f96:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0)
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d1ef      	bne.n	8000f84 <LCD_Write_String+0xe>
//		HAL_Delay(1);
	}
}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <LCD_Write_Character_Shift>:

void LCD_Write_Character_Shift(uint8_t character)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR |= (1<<lcd_RS_bit);			// select data register (RS High)
 8000fb6:	4b1a      	ldr	r3, [pc, #104]	; (8001020 <LCD_Write_Character_Shift+0x74>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	4a19      	ldr	r2, [pc, #100]	; (8001020 <LCD_Write_Character_Shift+0x74>)
 8000fbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fc0:	6153      	str	r3, [r2, #20]
	LCD_Write_Nibbles(character);
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 f871 	bl	80010ac <LCD_Write_Nibbles>
	if(DisplayState.CurrentLine == Topline){
 8000fca:	4b16      	ldr	r3, [pc, #88]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000fcc:	789b      	ldrb	r3, [r3, #2]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d106      	bne.n	8000fe0 <LCD_Write_Character_Shift+0x34>
		DisplayState.ToplineCharacters ++;
 8000fd2:	4b14      	ldr	r3, [pc, #80]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000fd4:	78db      	ldrb	r3, [r3, #3]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	4b12      	ldr	r3, [pc, #72]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000fdc:	70da      	strb	r2, [r3, #3]
 8000fde:	e009      	b.n	8000ff4 <LCD_Write_Character_Shift+0x48>
	} else if (DisplayState.CurrentLine == Bottomline){
 8000fe0:	4b10      	ldr	r3, [pc, #64]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000fe2:	789b      	ldrb	r3, [r3, #2]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d105      	bne.n	8000ff4 <LCD_Write_Character_Shift+0x48>
		DisplayState.BottomlineCharacters ++;
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000fea:	791b      	ldrb	r3, [r3, #4]
 8000fec:	3301      	adds	r3, #1
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000ff2:	711a      	strb	r2, [r3, #4]
	}
	if((DisplayState.CurrentLine == Topline && DisplayState.ToplineCharacters > 15)
 8000ff4:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000ff6:	789b      	ldrb	r3, [r3, #2]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d103      	bne.n	8001004 <LCD_Write_Character_Shift+0x58>
 8000ffc:	4b09      	ldr	r3, [pc, #36]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8000ffe:	78db      	ldrb	r3, [r3, #3]
 8001000:	2b0f      	cmp	r3, #15
 8001002:	d807      	bhi.n	8001014 <LCD_Write_Character_Shift+0x68>
			|| (DisplayState.CurrentLine == Bottomline && DisplayState.BottomlineCharacters > 15))
 8001004:	4b07      	ldr	r3, [pc, #28]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 8001006:	789b      	ldrb	r3, [r3, #2]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d105      	bne.n	8001018 <LCD_Write_Character_Shift+0x6c>
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <LCD_Write_Character_Shift+0x78>)
 800100e:	791b      	ldrb	r3, [r3, #4]
 8001010:	2b0f      	cmp	r3, #15
 8001012:	d901      	bls.n	8001018 <LCD_Write_Character_Shift+0x6c>
	{
		// Scroll Screen
		LCD_Shift_Left();
 8001014:	f000 f9ac 	bl	8001370 <LCD_Shift_Left>
	}
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	48000400 	.word	0x48000400
 8001024:	200009d8 	.word	0x200009d8

08001028 <LCD_Write_Character>:

void LCD_Write_Character(uint8_t character)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR |= (1<<lcd_RS_bit);			// select data register (RS High)
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <LCD_Write_Character+0x50>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	4a10      	ldr	r2, [pc, #64]	; (8001078 <LCD_Write_Character+0x50>)
 8001038:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800103c:	6153      	str	r3, [r2, #20]
	LCD_Write_Nibbles(character);
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	4618      	mov	r0, r3
 8001042:	f000 f833 	bl	80010ac <LCD_Write_Nibbles>
	if(DisplayState.CurrentLine == Topline){
 8001046:	4b0d      	ldr	r3, [pc, #52]	; (800107c <LCD_Write_Character+0x54>)
 8001048:	789b      	ldrb	r3, [r3, #2]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d106      	bne.n	800105c <LCD_Write_Character+0x34>
		DisplayState.ToplineCharacters ++;
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <LCD_Write_Character+0x54>)
 8001050:	78db      	ldrb	r3, [r3, #3]
 8001052:	3301      	adds	r3, #1
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b09      	ldr	r3, [pc, #36]	; (800107c <LCD_Write_Character+0x54>)
 8001058:	70da      	strb	r2, [r3, #3]
	} else if (DisplayState.CurrentLine == Bottomline){
		DisplayState.BottomlineCharacters ++;
	}
}
 800105a:	e009      	b.n	8001070 <LCD_Write_Character+0x48>
	} else if (DisplayState.CurrentLine == Bottomline){
 800105c:	4b07      	ldr	r3, [pc, #28]	; (800107c <LCD_Write_Character+0x54>)
 800105e:	789b      	ldrb	r3, [r3, #2]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d105      	bne.n	8001070 <LCD_Write_Character+0x48>
		DisplayState.BottomlineCharacters ++;
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <LCD_Write_Character+0x54>)
 8001066:	791b      	ldrb	r3, [r3, #4]
 8001068:	3301      	adds	r3, #1
 800106a:	b2da      	uxtb	r2, r3
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <LCD_Write_Character+0x54>)
 800106e:	711a      	strb	r2, [r3, #4]
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	48000400 	.word	0x48000400
 800107c:	200009d8 	.word	0x200009d8

08001080 <LCD_Write_Instruction>:

void LCD_Write_Instruction(uint8_t instruction)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR &= ~(1<<lcd_RS_bit);			// select the Instruction Register (RS low)
 800108a:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <LCD_Write_Instruction+0x28>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	4a06      	ldr	r2, [pc, #24]	; (80010a8 <LCD_Write_Instruction+0x28>)
 8001090:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001094:	6153      	str	r3, [r2, #20]
	LCD_Write_Nibbles(instruction);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f000 f807 	bl	80010ac <LCD_Write_Nibbles>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	48000400 	.word	0x48000400

080010ac <LCD_Write_Nibbles>:

void LCD_Write_Nibbles(uint8_t byte)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
	Delay_us_10(1); // tsu1 > 40ns
 80010b6:	2001      	movs	r0, #1
 80010b8:	f001 fb1c 	bl	80026f4 <Delay_us_10>
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);			// set E high
 80010bc:	4b42      	ldr	r3, [pc, #264]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	4a41      	ldr	r2, [pc, #260]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 80010c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010c6:	6153      	str	r3, [r2, #20]
	LCD_ZeroPins();
 80010c8:	f000 f8d8 	bl	800127c <LCD_ZeroPins>

	// Write first (most significant) nibble
	if(byte & 1<<7)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 80010cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	da07      	bge.n	80010e4 <LCD_Write_Nibbles+0x38>
 80010d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80010de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010e2:	6153      	str	r3, [r2, #20]
	if(byte & 1<<6)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d007      	beq.n	80010fe <LCD_Write_Nibbles+0x52>
 80010ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010f2:	695b      	ldr	r3, [r3, #20]
 80010f4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80010f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010fc:	6153      	str	r3, [r2, #20]
	if(byte & 1<<5)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	f003 0320 	and.w	r3, r3, #32
 8001104:	2b00      	cmp	r3, #0
 8001106:	d005      	beq.n	8001114 <LCD_Write_Nibbles+0x68>
 8001108:	4b30      	ldr	r3, [pc, #192]	; (80011cc <LCD_Write_Nibbles+0x120>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	4a2f      	ldr	r2, [pc, #188]	; (80011cc <LCD_Write_Nibbles+0x120>)
 800110e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001112:	6153      	str	r3, [r2, #20]
	if(byte & 1<<4)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	f003 0310 	and.w	r3, r3, #16
 800111a:	2b00      	cmp	r3, #0
 800111c:	d005      	beq.n	800112a <LCD_Write_Nibbles+0x7e>
 800111e:	4b2b      	ldr	r3, [pc, #172]	; (80011cc <LCD_Write_Nibbles+0x120>)
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	4a2a      	ldr	r2, [pc, #168]	; (80011cc <LCD_Write_Nibbles+0x120>)
 8001124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001128:	6153      	str	r3, [r2, #20]


	// Pulse Enable
//	HAL_Delay(1);
	Delay_us_10(10);
 800112a:	200a      	movs	r0, #10
 800112c:	f001 fae2 	bl	80026f4 <Delay_us_10>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);			// Set to 0
 8001130:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 8001132:	695b      	ldr	r3, [r3, #20]
 8001134:	4a24      	ldr	r2, [pc, #144]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 8001136:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800113a:	6153      	str	r3, [r2, #20]
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);				// Set to 1
 800113c:	4b22      	ldr	r3, [pc, #136]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 800113e:	695b      	ldr	r3, [r3, #20]
 8001140:	4a21      	ldr	r2, [pc, #132]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 8001142:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001146:	6153      	str	r3, [r2, #20]

	LCD_ZeroPins();
 8001148:	f000 f898 	bl	800127c <LCD_ZeroPins>
	if(byte & 1<<3)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	f003 0308 	and.w	r3, r3, #8
 8001152:	2b00      	cmp	r3, #0
 8001154:	d007      	beq.n	8001166 <LCD_Write_Nibbles+0xba>
 8001156:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800115a:	695b      	ldr	r3, [r3, #20]
 800115c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001160:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001164:	6153      	str	r3, [r2, #20]
	if(byte & 1<<2)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 0304 	and.w	r3, r3, #4
 800116c:	2b00      	cmp	r3, #0
 800116e:	d007      	beq.n	8001180 <LCD_Write_Nibbles+0xd4>
 8001170:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800117a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800117e:	6153      	str	r3, [r2, #20]
	if(byte & 1<<1)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d005      	beq.n	8001196 <LCD_Write_Nibbles+0xea>
 800118a:	4b10      	ldr	r3, [pc, #64]	; (80011cc <LCD_Write_Nibbles+0x120>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	4a0f      	ldr	r2, [pc, #60]	; (80011cc <LCD_Write_Nibbles+0x120>)
 8001190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001194:	6153      	str	r3, [r2, #20]
	if(byte & 1<<0)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	f003 0301 	and.w	r3, r3, #1
 800119c:	2b00      	cmp	r3, #0
 800119e:	d005      	beq.n	80011ac <LCD_Write_Nibbles+0x100>
 80011a0:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <LCD_Write_Nibbles+0x120>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	4a09      	ldr	r2, [pc, #36]	; (80011cc <LCD_Write_Nibbles+0x120>)
 80011a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011aa:	6153      	str	r3, [r2, #20]

	// Drop Enable
//	HAL_Delay(1);
	Delay_us_10(10);
 80011ac:	200a      	movs	r0, #10
 80011ae:	f001 faa1 	bl	80026f4 <Delay_us_10>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);		// Set to 0
 80011b2:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <LCD_Write_Nibbles+0x11c>)
 80011b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80011bc:	6153      	str	r3, [r2, #20]
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	48000400 	.word	0x48000400
 80011cc:	48000800 	.word	0x48000800

080011d0 <LCD_Write_8bitInstruction>:

void LCD_Write_8bitInstruction(uint8_t byte)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR &= ~(1<<lcd_RS_bit);			// Set RS to 0
 80011da:	4b26      	ldr	r3, [pc, #152]	; (8001274 <LCD_Write_8bitInstruction+0xa4>)
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	4a25      	ldr	r2, [pc, #148]	; (8001274 <LCD_Write_8bitInstruction+0xa4>)
 80011e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80011e4:	6153      	str	r3, [r2, #20]
	Delay_us_10(1); // tsu1 > 40ns
 80011e6:	2001      	movs	r0, #1
 80011e8:	f001 fa84 	bl	80026f4 <Delay_us_10>
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);				// Set E to 1
 80011ec:	4b21      	ldr	r3, [pc, #132]	; (8001274 <LCD_Write_8bitInstruction+0xa4>)
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	4a20      	ldr	r2, [pc, #128]	; (8001274 <LCD_Write_8bitInstruction+0xa4>)
 80011f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011f6:	6153      	str	r3, [r2, #20]
	LCD_ZeroPins();
 80011f8:	f000 f840 	bl	800127c <LCD_ZeroPins>

	// Set to zero first
	if(byte & 1<<7)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 80011fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001200:	2b00      	cmp	r3, #0
 8001202:	da07      	bge.n	8001214 <LCD_Write_8bitInstruction+0x44>
 8001204:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800120e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001212:	6153      	str	r3, [r2, #20]
	if(byte & 1<<6)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800121a:	2b00      	cmp	r3, #0
 800121c:	d007      	beq.n	800122e <LCD_Write_8bitInstruction+0x5e>
 800121e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001228:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800122c:	6153      	str	r3, [r2, #20]
	if(byte & 1<<5)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	f003 0320 	and.w	r3, r3, #32
 8001234:	2b00      	cmp	r3, #0
 8001236:	d005      	beq.n	8001244 <LCD_Write_8bitInstruction+0x74>
 8001238:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <LCD_Write_8bitInstruction+0xa8>)
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	4a0e      	ldr	r2, [pc, #56]	; (8001278 <LCD_Write_8bitInstruction+0xa8>)
 800123e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001242:	6153      	str	r3, [r2, #20]
	if(byte & 1<<4)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 0310 	and.w	r3, r3, #16
 800124a:	2b00      	cmp	r3, #0
 800124c:	d005      	beq.n	800125a <LCD_Write_8bitInstruction+0x8a>
 800124e:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <LCD_Write_8bitInstruction+0xa8>)
 8001250:	695b      	ldr	r3, [r3, #20]
 8001252:	4a09      	ldr	r2, [pc, #36]	; (8001278 <LCD_Write_8bitInstruction+0xa8>)
 8001254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001258:	6153      	str	r3, [r2, #20]

//	HAL_Delay(1);
	Delay_us_10(1);
 800125a:	2001      	movs	r0, #1
 800125c:	f001 fa4a 	bl	80026f4 <Delay_us_10>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);		// Set E to 0
 8001260:	4b04      	ldr	r3, [pc, #16]	; (8001274 <LCD_Write_8bitInstruction+0xa4>)
 8001262:	695b      	ldr	r3, [r3, #20]
 8001264:	4a03      	ldr	r2, [pc, #12]	; (8001274 <LCD_Write_8bitInstruction+0xa4>)
 8001266:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800126a:	6153      	str	r3, [r2, #20]
}
 800126c:	bf00      	nop
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	48000400 	.word	0x48000400
 8001278:	48000800 	.word	0x48000800

0800127c <LCD_ZeroPins>:

void LCD_ZeroPins()
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
	lcd_D7_GPIO_Port->ODR &= ~(1<<lcd_D7_bit);
 8001280:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001284:	695b      	ldr	r3, [r3, #20]
 8001286:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800128a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800128e:	6153      	str	r3, [r2, #20]
	lcd_D6_GPIO_Port->ODR &= ~(1<<lcd_D6_bit);
 8001290:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800129a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800129e:	6153      	str	r3, [r2, #20]
	lcd_D5_GPIO_Port->ODR &= ~(1<<lcd_D5_bit);
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <LCD_ZeroPins+0x48>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a07      	ldr	r2, [pc, #28]	; (80012c4 <LCD_ZeroPins+0x48>)
 80012a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012aa:	6153      	str	r3, [r2, #20]
	lcd_D4_GPIO_Port->ODR &= ~(1<<lcd_D4_bit);
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <LCD_ZeroPins+0x48>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	4a04      	ldr	r2, [pc, #16]	; (80012c4 <LCD_ZeroPins+0x48>)
 80012b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012b6:	6153      	str	r3, [r2, #20]
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	48000800 	.word	0x48000800

080012c8 <LCD_Clear_Display>:

void LCD_Clear_Display()
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	LCD_Write_Instruction(lcd_instruction_ReturnHome);
 80012cc:	2002      	movs	r0, #2
 80012ce:	f7ff fed7 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(200); // 2ms
 80012d2:	20c8      	movs	r0, #200	; 0xc8
 80012d4:	f001 fa0e 	bl	80026f4 <Delay_us_10>
	LCD_Write_Instruction(lcd_instruction_ClearDisplay);
 80012d8:	2001      	movs	r0, #1
 80012da:	f7ff fed1 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(200); // 2ms
 80012de:	20c8      	movs	r0, #200	; 0xc8
 80012e0:	f001 fa08 	bl	80026f4 <Delay_us_10>
	DisplayState.ToplineCharacters = 0;
 80012e4:	4b06      	ldr	r3, [pc, #24]	; (8001300 <LCD_Clear_Display+0x38>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	70da      	strb	r2, [r3, #3]
	DisplayState.BottomlineCharacters = 0;
 80012ea:	4b05      	ldr	r3, [pc, #20]	; (8001300 <LCD_Clear_Display+0x38>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	711a      	strb	r2, [r3, #4]
	DisplayState.CurrentLine = Topline;
 80012f0:	4b03      	ldr	r3, [pc, #12]	; (8001300 <LCD_Clear_Display+0x38>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	709a      	strb	r2, [r3, #2]
	DisplayState.DisplayPosition = 0;
 80012f6:	4b02      	ldr	r3, [pc, #8]	; (8001300 <LCD_Clear_Display+0x38>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	725a      	strb	r2, [r3, #9]
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200009d8 	.word	0x200009d8

08001304 <LCD_NewLine>:

void LCD_NewLine()
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	LCD_Write_Instruction(lcd_instruction_CursorNewLine);
 8001308:	20c0      	movs	r0, #192	; 0xc0
 800130a:	f7ff feb9 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(5);
 800130e:	2005      	movs	r0, #5
 8001310:	f001 f9f0 	bl	80026f4 <Delay_us_10>
	DisplayState.CurrentLine = Bottomline;
 8001314:	4b02      	ldr	r3, [pc, #8]	; (8001320 <LCD_NewLine+0x1c>)
 8001316:	2201      	movs	r2, #1
 8001318:	709a      	strb	r2, [r3, #2]
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200009d8 	.word	0x200009d8

08001324 <LCD_AutoScroll>:

void LCD_AutoScroll()
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
	uint8_t returnflag = DisplayState.DisplayPosition + 12;
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <LCD_AutoScroll+0x48>)
 800132c:	7a5b      	ldrb	r3, [r3, #9]
 800132e:	330c      	adds	r3, #12
 8001330:	71bb      	strb	r3, [r7, #6]
	uint8_t longestline;
	if(DisplayState.ToplineCharacters >= DisplayState.BottomlineCharacters) longestline = DisplayState.ToplineCharacters;
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <LCD_AutoScroll+0x48>)
 8001334:	78da      	ldrb	r2, [r3, #3]
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <LCD_AutoScroll+0x48>)
 8001338:	791b      	ldrb	r3, [r3, #4]
 800133a:	429a      	cmp	r2, r3
 800133c:	d303      	bcc.n	8001346 <LCD_AutoScroll+0x22>
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <LCD_AutoScroll+0x48>)
 8001340:	78db      	ldrb	r3, [r3, #3]
 8001342:	71fb      	strb	r3, [r7, #7]
 8001344:	e002      	b.n	800134c <LCD_AutoScroll+0x28>
	else longestline = DisplayState.BottomlineCharacters;
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <LCD_AutoScroll+0x48>)
 8001348:	791b      	ldrb	r3, [r3, #4]
 800134a:	71fb      	strb	r3, [r7, #7]
	if(longestline > 16)
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	2b10      	cmp	r3, #16
 8001350:	d908      	bls.n	8001364 <LCD_AutoScroll+0x40>
	{
		if(returnflag > longestline)
 8001352:	79ba      	ldrb	r2, [r7, #6]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	429a      	cmp	r2, r3
 8001358:	d902      	bls.n	8001360 <LCD_AutoScroll+0x3c>
		{
			LCD_Shift_Home();
 800135a:	f000 f82d 	bl	80013b8 <LCD_Shift_Home>
		else
		{
			LCD_Shift_Left();
		}
	}
}
 800135e:	e001      	b.n	8001364 <LCD_AutoScroll+0x40>
			LCD_Shift_Left();
 8001360:	f000 f806 	bl	8001370 <LCD_Shift_Left>
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200009d8 	.word	0x200009d8

08001370 <LCD_Shift_Left>:

void LCD_Shift_Left()
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	LCD_Write_Instruction(lcd_instruction_DisplayShiftLeft);
 8001374:	2018      	movs	r0, #24
 8001376:	f7ff fe83 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(5);
 800137a:	2005      	movs	r0, #5
 800137c:	f001 f9ba 	bl	80026f4 <Delay_us_10>
	DisplayState.DisplayPosition ++;
 8001380:	4b03      	ldr	r3, [pc, #12]	; (8001390 <LCD_Shift_Left+0x20>)
 8001382:	7a5b      	ldrb	r3, [r3, #9]
 8001384:	3301      	adds	r3, #1
 8001386:	b2da      	uxtb	r2, r3
 8001388:	4b01      	ldr	r3, [pc, #4]	; (8001390 <LCD_Shift_Left+0x20>)
 800138a:	725a      	strb	r2, [r3, #9]
}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200009d8 	.word	0x200009d8

08001394 <LCD_Shift_Right>:

void LCD_Shift_Right()
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	LCD_Write_Instruction(lcd_instruction_DisplayShiftRight);
 8001398:	201c      	movs	r0, #28
 800139a:	f7ff fe71 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(5);
 800139e:	2005      	movs	r0, #5
 80013a0:	f001 f9a8 	bl	80026f4 <Delay_us_10>
	DisplayState.DisplayPosition -= 1;
 80013a4:	4b03      	ldr	r3, [pc, #12]	; (80013b4 <LCD_Shift_Right+0x20>)
 80013a6:	7a5b      	ldrb	r3, [r3, #9]
 80013a8:	3b01      	subs	r3, #1
 80013aa:	b2da      	uxtb	r2, r3
 80013ac:	4b01      	ldr	r3, [pc, #4]	; (80013b4 <LCD_Shift_Right+0x20>)
 80013ae:	725a      	strb	r2, [r3, #9]
}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200009d8 	.word	0x200009d8

080013b8 <LCD_Shift_Home>:

void LCD_Shift_Home()
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
	uint8_t num_shifted = DisplayState.DisplayPosition;
 80013be:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <LCD_Shift_Home+0x2c>)
 80013c0:	7a5b      	ldrb	r3, [r3, #9]
 80013c2:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < num_shifted; i++)
 80013c4:	2300      	movs	r3, #0
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	e004      	b.n	80013d4 <LCD_Shift_Home+0x1c>
	{
		LCD_Shift_Right();
 80013ca:	f7ff ffe3 	bl	8001394 <LCD_Shift_Right>
	for(int i = 0; i < num_shifted; i++)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3301      	adds	r3, #1
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	78fb      	ldrb	r3, [r7, #3]
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	429a      	cmp	r2, r3
 80013da:	dbf6      	blt.n	80013ca <LCD_Shift_Home+0x12>
	}
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	200009d8 	.word	0x200009d8

080013e8 <LCD_Cursor_Home>:

void LCD_Cursor_Home()
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	LCD_Write_Instruction(lcd_instruction_CursorHome);
 80013ec:	2080      	movs	r0, #128	; 0x80
 80013ee:	f7ff fe47 	bl	8001080 <LCD_Write_Instruction>
	Delay_us_10(5);
 80013f2:	2005      	movs	r0, #5
 80013f4:	f001 f97e 	bl	80026f4 <Delay_us_10>
	DisplayState.ToplineCharacters = 0;
 80013f8:	4b05      	ldr	r3, [pc, #20]	; (8001410 <LCD_Cursor_Home+0x28>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	70da      	strb	r2, [r3, #3]
	DisplayState.BottomlineCharacters = 0;
 80013fe:	4b04      	ldr	r3, [pc, #16]	; (8001410 <LCD_Cursor_Home+0x28>)
 8001400:	2200      	movs	r2, #0
 8001402:	711a      	strb	r2, [r3, #4]
	DisplayState.CurrentLine = Topline;
 8001404:	4b02      	ldr	r3, [pc, #8]	; (8001410 <LCD_Cursor_Home+0x28>)
 8001406:	2200      	movs	r2, #0
 8001408:	709a      	strb	r2, [r3, #2]
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	200009d8 	.word	0x200009d8

08001414 <LCD_changeDisplayMode>:

void LCD_changeDisplayMode(DisplayMode newDisplayMode)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
	LCD_Clear_Display();
 800141e:	f7ff ff53 	bl	80012c8 <LCD_Clear_Display>
	if (newDisplayMode == Menu)
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d11b      	bne.n	8001460 <LCD_changeDisplayMode+0x4c>
	{
		// Change to Menu Display State
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	2120      	movs	r1, #32
 800142c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001430:	f004 f88a 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	2180      	movs	r1, #128	; 0x80
 8001438:	4829      	ldr	r0, [pc, #164]	; (80014e0 <LCD_changeDisplayMode+0xcc>)
 800143a:	f004 f885 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001444:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001448:	f004 f87e 	bl	8005548 <HAL_GPIO_WritePin>
		LCD_Display_Menu();
 800144c:	f000 f84c 	bl	80014e8 <LCD_Display_Menu>
		DisplayState.LastMode = DisplayState.Mode;
 8001450:	4b24      	ldr	r3, [pc, #144]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 8001452:	781a      	ldrb	r2, [r3, #0]
 8001454:	4b23      	ldr	r3, [pc, #140]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 8001456:	705a      	strb	r2, [r3, #1]
		DisplayState.Mode = Menu;
 8001458:	4b22      	ldr	r3, [pc, #136]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
		DisplayState.LastMode = DisplayState.Mode;
		DisplayState.Mode = Output;
	}
}
 800145e:	e03a      	b.n	80014d6 <LCD_changeDisplayMode+0xc2>
	else if (newDisplayMode == Measurement)
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d11b      	bne.n	800149e <LCD_changeDisplayMode+0x8a>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2120      	movs	r1, #32
 800146a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800146e:	f004 f86b 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001472:	2201      	movs	r2, #1
 8001474:	2180      	movs	r1, #128	; 0x80
 8001476:	481a      	ldr	r0, [pc, #104]	; (80014e0 <LCD_changeDisplayMode+0xcc>)
 8001478:	f004 f866 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001482:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001486:	f004 f85f 	bl	8005548 <HAL_GPIO_WritePin>
		LCD_Display_Measurement();
 800148a:	f000 f843 	bl	8001514 <LCD_Display_Measurement>
		DisplayState.LastMode = DisplayState.Mode;
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 8001490:	781a      	ldrb	r2, [r3, #0]
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 8001494:	705a      	strb	r2, [r3, #1]
		DisplayState.Mode = Measurement;
 8001496:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
}
 800149c:	e01b      	b.n	80014d6 <LCD_changeDisplayMode+0xc2>
	else if (newDisplayMode == Output)
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d118      	bne.n	80014d6 <LCD_changeDisplayMode+0xc2>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2120      	movs	r1, #32
 80014a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ac:	f004 f84c 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	480a      	ldr	r0, [pc, #40]	; (80014e0 <LCD_changeDisplayMode+0xcc>)
 80014b6:	f004 f847 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 80014ba:	2201      	movs	r2, #1
 80014bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c4:	f004 f840 	bl	8005548 <HAL_GPIO_WritePin>
		DisplayState.LastMode = DisplayState.Mode;
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 80014ca:	781a      	ldrb	r2, [r3, #0]
 80014cc:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 80014ce:	705a      	strb	r2, [r3, #1]
		DisplayState.Mode = Output;
 80014d0:	4b04      	ldr	r3, [pc, #16]	; (80014e4 <LCD_changeDisplayMode+0xd0>)
 80014d2:	2202      	movs	r2, #2
 80014d4:	701a      	strb	r2, [r3, #0]
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	48000800 	.word	0x48000800
 80014e4:	200009d8 	.word	0x200009d8

080014e8 <LCD_Display_Menu>:

void LCD_Display_Menu()
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
	uint8_t lcd_string[] = "Menu Top Level";
 80014ee:	4b08      	ldr	r3, [pc, #32]	; (8001510 <LCD_Display_Menu+0x28>)
 80014f0:	463c      	mov	r4, r7
 80014f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014f4:	c407      	stmia	r4!, {r0, r1, r2}
 80014f6:	8023      	strh	r3, [r4, #0]
 80014f8:	3402      	adds	r4, #2
 80014fa:	0c1b      	lsrs	r3, r3, #16
 80014fc:	7023      	strb	r3, [r4, #0]
	LCD_Write_String(lcd_string);
 80014fe:	463b      	mov	r3, r7
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fd38 	bl	8000f76 <LCD_Write_String>
}
 8001506:	bf00      	nop
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	bd90      	pop	{r4, r7, pc}
 800150e:	bf00      	nop
 8001510:	08009c50 	.word	0x08009c50

08001514 <LCD_Display_Measurement>:

void LCD_Display_Measurement()
{
 8001514:	b5b0      	push	{r4, r5, r7, lr}
 8001516:	b09e      	sub	sp, #120	; 0x78
 8001518:	af00      	add	r7, sp, #0
//	LCD_Clear_Display();
	LCD_Cursor_Home();
 800151a:	f7ff ff65 	bl	80013e8 <LCD_Cursor_Home>
	switch(MeasurementState.Mode)
 800151e:	4b44      	ldr	r3, [pc, #272]	; (8001630 <LCD_Display_Measurement+0x11c>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	2b04      	cmp	r3, #4
 8001524:	f200 81c8 	bhi.w	80018b8 <LCD_Display_Measurement+0x3a4>
 8001528:	a201      	add	r2, pc, #4	; (adr r2, 8001530 <LCD_Display_Measurement+0x1c>)
 800152a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152e:	bf00      	nop
 8001530:	08001545 	.word	0x08001545
 8001534:	0800160f 	.word	0x0800160f
 8001538:	08001649 	.word	0x08001649
 800153c:	08001863 	.word	0x08001863
 8001540:	08001883 	.word	0x08001883
	{
		case DV:
		{
			uint8_t topline[] = "x.xxxV";
 8001544:	4a3b      	ldr	r2, [pc, #236]	; (8001634 <LCD_Display_Measurement+0x120>)
 8001546:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800154a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800154e:	6018      	str	r0, [r3, #0]
 8001550:	3304      	adds	r3, #4
 8001552:	8019      	strh	r1, [r3, #0]
 8001554:	3302      	adds	r3, #2
 8001556:	0c0a      	lsrs	r2, r1, #16
 8001558:	701a      	strb	r2, [r3, #0]
			topline[0] = ((MeasurementState.Offset/1000) % 10) + 48;
 800155a:	4b35      	ldr	r3, [pc, #212]	; (8001630 <LCD_Display_Measurement+0x11c>)
 800155c:	891b      	ldrh	r3, [r3, #8]
 800155e:	4a36      	ldr	r2, [pc, #216]	; (8001638 <LCD_Display_Measurement+0x124>)
 8001560:	fba2 2303 	umull	r2, r3, r2, r3
 8001564:	099b      	lsrs	r3, r3, #6
 8001566:	b29a      	uxth	r2, r3
 8001568:	4b34      	ldr	r3, [pc, #208]	; (800163c <LCD_Display_Measurement+0x128>)
 800156a:	fba3 1302 	umull	r1, r3, r3, r2
 800156e:	08d9      	lsrs	r1, r3, #3
 8001570:	460b      	mov	r3, r1
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	b29b      	uxth	r3, r3
 800157c:	b2db      	uxtb	r3, r3
 800157e:	3330      	adds	r3, #48	; 0x30
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
			topline[2] = ((MeasurementState.Offset/100) % 10) + 48;
 8001586:	4b2a      	ldr	r3, [pc, #168]	; (8001630 <LCD_Display_Measurement+0x11c>)
 8001588:	891b      	ldrh	r3, [r3, #8]
 800158a:	4a2d      	ldr	r2, [pc, #180]	; (8001640 <LCD_Display_Measurement+0x12c>)
 800158c:	fba2 2303 	umull	r2, r3, r2, r3
 8001590:	095b      	lsrs	r3, r3, #5
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b29      	ldr	r3, [pc, #164]	; (800163c <LCD_Display_Measurement+0x128>)
 8001596:	fba3 1302 	umull	r1, r3, r3, r2
 800159a:	08d9      	lsrs	r1, r3, #3
 800159c:	460b      	mov	r3, r1
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	3330      	adds	r3, #48	; 0x30
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
			topline[3] = ((MeasurementState.Offset/10) % 10) + 48;
 80015b2:	4b1f      	ldr	r3, [pc, #124]	; (8001630 <LCD_Display_Measurement+0x11c>)
 80015b4:	891b      	ldrh	r3, [r3, #8]
 80015b6:	4a21      	ldr	r2, [pc, #132]	; (800163c <LCD_Display_Measurement+0x128>)
 80015b8:	fba2 2303 	umull	r2, r3, r2, r3
 80015bc:	08db      	lsrs	r3, r3, #3
 80015be:	b29a      	uxth	r2, r3
 80015c0:	4b1e      	ldr	r3, [pc, #120]	; (800163c <LCD_Display_Measurement+0x128>)
 80015c2:	fba3 1302 	umull	r1, r3, r3, r2
 80015c6:	08d9      	lsrs	r1, r3, #3
 80015c8:	460b      	mov	r3, r1
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	3330      	adds	r3, #48	; 0x30
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
			topline[4] = ((MeasurementState.Offset) % 10) + 48;
 80015de:	4b14      	ldr	r3, [pc, #80]	; (8001630 <LCD_Display_Measurement+0x11c>)
 80015e0:	891a      	ldrh	r2, [r3, #8]
 80015e2:	4b16      	ldr	r3, [pc, #88]	; (800163c <LCD_Display_Measurement+0x128>)
 80015e4:	fba3 1302 	umull	r1, r3, r3, r2
 80015e8:	08d9      	lsrs	r1, r3, #3
 80015ea:	460b      	mov	r3, r1
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	440b      	add	r3, r1
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	3330      	adds	r3, #48	; 0x30
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
			LCD_Write_String(topline);
 8001600:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fcb6 	bl	8000f76 <LCD_Write_String>
			break;
 800160a:	bf00      	nop
 800160c:	e155      	b.n	80018ba <LCD_Display_Measurement+0x3a6>
		}
		case DI:
		{
			uint8_t topline[] = "DC Current";
 800160e:	4a0d      	ldr	r2, [pc, #52]	; (8001644 <LCD_Display_Measurement+0x130>)
 8001610:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001614:	ca07      	ldmia	r2, {r0, r1, r2}
 8001616:	c303      	stmia	r3!, {r0, r1}
 8001618:	801a      	strh	r2, [r3, #0]
 800161a:	3302      	adds	r3, #2
 800161c:	0c12      	lsrs	r2, r2, #16
 800161e:	701a      	strb	r2, [r3, #0]
			LCD_Write_String(topline);
 8001620:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fca6 	bl	8000f76 <LCD_Write_String>
			break;
 800162a:	bf00      	nop
 800162c:	e145      	b.n	80018ba <LCD_Display_Measurement+0x3a6>
 800162e:	bf00      	nop
 8001630:	20000828 	.word	0x20000828
 8001634:	08009c60 	.word	0x08009c60
 8001638:	10624dd3 	.word	0x10624dd3
 800163c:	cccccccd 	.word	0xcccccccd
 8001640:	51eb851f 	.word	0x51eb851f
 8001644:	08009c68 	.word	0x08009c68
		}
		case AV:
		{
			uint8_t topline[] = "O:x.xxxV,A:x.xxxV,F:xxxxHz";
 8001648:	4b94      	ldr	r3, [pc, #592]	; (800189c <LCD_Display_Measurement+0x388>)
 800164a:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800164e:	461d      	mov	r5, r3
 8001650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001654:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001658:	c403      	stmia	r4!, {r0, r1}
 800165a:	8022      	strh	r2, [r4, #0]
 800165c:	3402      	adds	r4, #2
 800165e:	0c13      	lsrs	r3, r2, #16
 8001660:	7023      	strb	r3, [r4, #0]
			topline[2] = ((MeasurementState.Offset/1000) % 10) + 48;
 8001662:	4b8f      	ldr	r3, [pc, #572]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 8001664:	891b      	ldrh	r3, [r3, #8]
 8001666:	4a8f      	ldr	r2, [pc, #572]	; (80018a4 <LCD_Display_Measurement+0x390>)
 8001668:	fba2 2303 	umull	r2, r3, r2, r3
 800166c:	099b      	lsrs	r3, r3, #6
 800166e:	b29a      	uxth	r2, r3
 8001670:	4b8d      	ldr	r3, [pc, #564]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001672:	fba3 1302 	umull	r1, r3, r3, r2
 8001676:	08d9      	lsrs	r1, r3, #3
 8001678:	460b      	mov	r3, r1
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	440b      	add	r3, r1
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	b29b      	uxth	r3, r3
 8001684:	b2db      	uxtb	r3, r3
 8001686:	3330      	adds	r3, #48	; 0x30
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
			topline[4] = ((MeasurementState.Offset/100) % 10) + 48;
 800168e:	4b84      	ldr	r3, [pc, #528]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 8001690:	891b      	ldrh	r3, [r3, #8]
 8001692:	4a86      	ldr	r2, [pc, #536]	; (80018ac <LCD_Display_Measurement+0x398>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	095b      	lsrs	r3, r3, #5
 800169a:	b29a      	uxth	r2, r3
 800169c:	4b82      	ldr	r3, [pc, #520]	; (80018a8 <LCD_Display_Measurement+0x394>)
 800169e:	fba3 1302 	umull	r1, r3, r3, r2
 80016a2:	08d9      	lsrs	r1, r3, #3
 80016a4:	460b      	mov	r3, r1
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	440b      	add	r3, r1
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	3330      	adds	r3, #48	; 0x30
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
			topline[5] = ((MeasurementState.Offset/10) % 10) + 48;
 80016ba:	4b79      	ldr	r3, [pc, #484]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 80016bc:	891b      	ldrh	r3, [r3, #8]
 80016be:	4a7a      	ldr	r2, [pc, #488]	; (80018a8 <LCD_Display_Measurement+0x394>)
 80016c0:	fba2 2303 	umull	r2, r3, r2, r3
 80016c4:	08db      	lsrs	r3, r3, #3
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	4b77      	ldr	r3, [pc, #476]	; (80018a8 <LCD_Display_Measurement+0x394>)
 80016ca:	fba3 1302 	umull	r1, r3, r3, r2
 80016ce:	08d9      	lsrs	r1, r3, #3
 80016d0:	460b      	mov	r3, r1
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	b29b      	uxth	r3, r3
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	3330      	adds	r3, #48	; 0x30
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
			topline[6] = ((MeasurementState.Offset) % 10) + 48;
 80016e6:	4b6e      	ldr	r3, [pc, #440]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 80016e8:	891a      	ldrh	r2, [r3, #8]
 80016ea:	4b6f      	ldr	r3, [pc, #444]	; (80018a8 <LCD_Display_Measurement+0x394>)
 80016ec:	fba3 1302 	umull	r1, r3, r3, r2
 80016f0:	08d9      	lsrs	r1, r3, #3
 80016f2:	460b      	mov	r3, r1
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	440b      	add	r3, r1
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	3330      	adds	r3, #48	; 0x30
 8001702:	b2db      	uxtb	r3, r3
 8001704:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
			topline[11] = ((MeasurementState.Amplitude/1000) % 10) + 48;
 8001708:	4b65      	ldr	r3, [pc, #404]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 800170a:	885b      	ldrh	r3, [r3, #2]
 800170c:	4a65      	ldr	r2, [pc, #404]	; (80018a4 <LCD_Display_Measurement+0x390>)
 800170e:	fba2 2303 	umull	r2, r3, r2, r3
 8001712:	099b      	lsrs	r3, r3, #6
 8001714:	b29a      	uxth	r2, r3
 8001716:	4b64      	ldr	r3, [pc, #400]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001718:	fba3 1302 	umull	r1, r3, r3, r2
 800171c:	08d9      	lsrs	r1, r3, #3
 800171e:	460b      	mov	r3, r1
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	440b      	add	r3, r1
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	b29b      	uxth	r3, r3
 800172a:	b2db      	uxtb	r3, r3
 800172c:	3330      	adds	r3, #48	; 0x30
 800172e:	b2db      	uxtb	r3, r3
 8001730:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			topline[13] = ((MeasurementState.Amplitude/100) % 10) + 48;
 8001734:	4b5a      	ldr	r3, [pc, #360]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 8001736:	885b      	ldrh	r3, [r3, #2]
 8001738:	4a5c      	ldr	r2, [pc, #368]	; (80018ac <LCD_Display_Measurement+0x398>)
 800173a:	fba2 2303 	umull	r2, r3, r2, r3
 800173e:	095b      	lsrs	r3, r3, #5
 8001740:	b29a      	uxth	r2, r3
 8001742:	4b59      	ldr	r3, [pc, #356]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001744:	fba3 1302 	umull	r1, r3, r3, r2
 8001748:	08d9      	lsrs	r1, r3, #3
 800174a:	460b      	mov	r3, r1
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	440b      	add	r3, r1
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	b29b      	uxth	r3, r3
 8001756:	b2db      	uxtb	r3, r3
 8001758:	3330      	adds	r3, #48	; 0x30
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
			topline[14] = ((MeasurementState.Amplitude/10) % 10) + 48;
 8001760:	4b4f      	ldr	r3, [pc, #316]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 8001762:	885b      	ldrh	r3, [r3, #2]
 8001764:	4a50      	ldr	r2, [pc, #320]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001766:	fba2 2303 	umull	r2, r3, r2, r3
 800176a:	08db      	lsrs	r3, r3, #3
 800176c:	b29a      	uxth	r2, r3
 800176e:	4b4e      	ldr	r3, [pc, #312]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001770:	fba3 1302 	umull	r1, r3, r3, r2
 8001774:	08d9      	lsrs	r1, r3, #3
 8001776:	460b      	mov	r3, r1
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	440b      	add	r3, r1
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	b29b      	uxth	r3, r3
 8001782:	b2db      	uxtb	r3, r3
 8001784:	3330      	adds	r3, #48	; 0x30
 8001786:	b2db      	uxtb	r3, r3
 8001788:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			topline[15] = ((MeasurementState.Amplitude) % 10) + 48;
 800178c:	4b44      	ldr	r3, [pc, #272]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 800178e:	885a      	ldrh	r2, [r3, #2]
 8001790:	4b45      	ldr	r3, [pc, #276]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001792:	fba3 1302 	umull	r1, r3, r3, r2
 8001796:	08d9      	lsrs	r1, r3, #3
 8001798:	460b      	mov	r3, r1
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	440b      	add	r3, r1
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	3330      	adds	r3, #48	; 0x30
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			topline[20] = ((MeasurementState.Frequency/1000) % 10) + 48;
 80017ae:	4b3c      	ldr	r3, [pc, #240]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 80017b0:	889b      	ldrh	r3, [r3, #4]
 80017b2:	4a3c      	ldr	r2, [pc, #240]	; (80018a4 <LCD_Display_Measurement+0x390>)
 80017b4:	fba2 2303 	umull	r2, r3, r2, r3
 80017b8:	099b      	lsrs	r3, r3, #6
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	4b3a      	ldr	r3, [pc, #232]	; (80018a8 <LCD_Display_Measurement+0x394>)
 80017be:	fba3 1302 	umull	r1, r3, r3, r2
 80017c2:	08d9      	lsrs	r1, r3, #3
 80017c4:	460b      	mov	r3, r1
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	440b      	add	r3, r1
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	3330      	adds	r3, #48	; 0x30
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
			topline[21] = ((MeasurementState.Frequency/100) % 10) + 48;
 80017da:	4b31      	ldr	r3, [pc, #196]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 80017dc:	889b      	ldrh	r3, [r3, #4]
 80017de:	4a33      	ldr	r2, [pc, #204]	; (80018ac <LCD_Display_Measurement+0x398>)
 80017e0:	fba2 2303 	umull	r2, r3, r2, r3
 80017e4:	095b      	lsrs	r3, r3, #5
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <LCD_Display_Measurement+0x394>)
 80017ea:	fba3 1302 	umull	r1, r3, r3, r2
 80017ee:	08d9      	lsrs	r1, r3, #3
 80017f0:	460b      	mov	r3, r1
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	3330      	adds	r3, #48	; 0x30
 8001800:	b2db      	uxtb	r3, r3
 8001802:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
			topline[22] = ((MeasurementState.Frequency/10) % 10) + 48;
 8001806:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 8001808:	889b      	ldrh	r3, [r3, #4]
 800180a:	4a27      	ldr	r2, [pc, #156]	; (80018a8 <LCD_Display_Measurement+0x394>)
 800180c:	fba2 2303 	umull	r2, r3, r2, r3
 8001810:	08db      	lsrs	r3, r3, #3
 8001812:	b29a      	uxth	r2, r3
 8001814:	4b24      	ldr	r3, [pc, #144]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001816:	fba3 1302 	umull	r1, r3, r3, r2
 800181a:	08d9      	lsrs	r1, r3, #3
 800181c:	460b      	mov	r3, r1
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	440b      	add	r3, r1
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	b29b      	uxth	r3, r3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	3330      	adds	r3, #48	; 0x30
 800182c:	b2db      	uxtb	r3, r3
 800182e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			topline[23] = ((MeasurementState.Frequency) % 10) + 48;
 8001832:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <LCD_Display_Measurement+0x38c>)
 8001834:	889a      	ldrh	r2, [r3, #4]
 8001836:	4b1c      	ldr	r3, [pc, #112]	; (80018a8 <LCD_Display_Measurement+0x394>)
 8001838:	fba3 1302 	umull	r1, r3, r3, r2
 800183c:	08d9      	lsrs	r1, r3, #3
 800183e:	460b      	mov	r3, r1
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	440b      	add	r3, r1
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	b29b      	uxth	r3, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	3330      	adds	r3, #48	; 0x30
 800184e:	b2db      	uxtb	r3, r3
 8001850:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			LCD_Write_String(topline);
 8001854:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fb8c 	bl	8000f76 <LCD_Write_String>
			break;
 800185e:	bf00      	nop
 8001860:	e02b      	b.n	80018ba <LCD_Display_Measurement+0x3a6>
		}
		case AI:
		{
			uint8_t topline[] = "AC Current";
 8001862:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <LCD_Display_Measurement+0x39c>)
 8001864:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001868:	ca07      	ldmia	r2, {r0, r1, r2}
 800186a:	c303      	stmia	r3!, {r0, r1}
 800186c:	801a      	strh	r2, [r3, #0]
 800186e:	3302      	adds	r3, #2
 8001870:	0c12      	lsrs	r2, r2, #16
 8001872:	701a      	strb	r2, [r3, #0]
			LCD_Write_String(topline);
 8001874:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff fb7c 	bl	8000f76 <LCD_Write_String>
			break;
 800187e:	bf00      	nop
 8001880:	e01b      	b.n	80018ba <LCD_Display_Measurement+0x3a6>
		}
		case TC:
		{
			uint8_t topline[] = "Temperature";
 8001882:	4a0c      	ldr	r2, [pc, #48]	; (80018b4 <LCD_Display_Measurement+0x3a0>)
 8001884:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001888:	ca07      	ldmia	r2, {r0, r1, r2}
 800188a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			LCD_Write_String(topline);
 800188e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff fb6f 	bl	8000f76 <LCD_Write_String>
			break;
 8001898:	bf00      	nop
 800189a:	e00e      	b.n	80018ba <LCD_Display_Measurement+0x3a6>
 800189c:	08009c74 	.word	0x08009c74
 80018a0:	20000828 	.word	0x20000828
 80018a4:	10624dd3 	.word	0x10624dd3
 80018a8:	cccccccd 	.word	0xcccccccd
 80018ac:	51eb851f 	.word	0x51eb851f
 80018b0:	08009c90 	.word	0x08009c90
 80018b4:	08009c9c 	.word	0x08009c9c
		}
		default:
			// Problems
			break;
 80018b8:	bf00      	nop
	}
	LCD_NewLine();
 80018ba:	f7ff fd23 	bl	8001304 <LCD_NewLine>
	if(OutputState.On){
 80018be:	4b39      	ldr	r3, [pc, #228]	; (80019a4 <LCD_Display_Measurement+0x490>)
 80018c0:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	f000 818d 	beq.w	8001be4 <LCD_Display_Measurement+0x6d0>
		if(OutputState.Mode == d){
 80018ca:	4b36      	ldr	r3, [pc, #216]	; (80019a4 <LCD_Display_Measurement+0x490>)
 80018cc:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 80018d0:	2b64      	cmp	r3, #100	; 0x64
 80018d2:	d171      	bne.n	80019b8 <LCD_Display_Measurement+0x4a4>
			uint8_t bottomline[] = "x.xxxV";
 80018d4:	4a34      	ldr	r2, [pc, #208]	; (80019a8 <LCD_Display_Measurement+0x494>)
 80018d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018de:	6018      	str	r0, [r3, #0]
 80018e0:	3304      	adds	r3, #4
 80018e2:	8019      	strh	r1, [r3, #0]
 80018e4:	3302      	adds	r3, #2
 80018e6:	0c0a      	lsrs	r2, r1, #16
 80018e8:	701a      	strb	r2, [r3, #0]
			bottomline[0] = ((OutputState.Offset/1000) % 10) + 48;
 80018ea:	4b2e      	ldr	r3, [pc, #184]	; (80019a4 <LCD_Display_Measurement+0x490>)
 80018ec:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 80018f0:	4a2e      	ldr	r2, [pc, #184]	; (80019ac <LCD_Display_Measurement+0x498>)
 80018f2:	fba2 2303 	umull	r2, r3, r2, r3
 80018f6:	099b      	lsrs	r3, r3, #6
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	4b2d      	ldr	r3, [pc, #180]	; (80019b0 <LCD_Display_Measurement+0x49c>)
 80018fc:	fba3 1302 	umull	r1, r3, r3, r2
 8001900:	08d9      	lsrs	r1, r3, #3
 8001902:	460b      	mov	r3, r1
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	440b      	add	r3, r1
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	b29b      	uxth	r3, r3
 800190e:	b2db      	uxtb	r3, r3
 8001910:	3330      	adds	r3, #48	; 0x30
 8001912:	b2db      	uxtb	r3, r3
 8001914:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			bottomline[2] = ((OutputState.Offset/100) % 10) + 48;
 8001918:	4b22      	ldr	r3, [pc, #136]	; (80019a4 <LCD_Display_Measurement+0x490>)
 800191a:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 800191e:	4a25      	ldr	r2, [pc, #148]	; (80019b4 <LCD_Display_Measurement+0x4a0>)
 8001920:	fba2 2303 	umull	r2, r3, r2, r3
 8001924:	095b      	lsrs	r3, r3, #5
 8001926:	b29a      	uxth	r2, r3
 8001928:	4b21      	ldr	r3, [pc, #132]	; (80019b0 <LCD_Display_Measurement+0x49c>)
 800192a:	fba3 1302 	umull	r1, r3, r3, r2
 800192e:	08d9      	lsrs	r1, r3, #3
 8001930:	460b      	mov	r3, r1
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	440b      	add	r3, r1
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	b29b      	uxth	r3, r3
 800193c:	b2db      	uxtb	r3, r3
 800193e:	3330      	adds	r3, #48	; 0x30
 8001940:	b2db      	uxtb	r3, r3
 8001942:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			bottomline[3] = ((OutputState.Offset/10) % 10) + 48;
 8001946:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <LCD_Display_Measurement+0x490>)
 8001948:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 800194c:	4a18      	ldr	r2, [pc, #96]	; (80019b0 <LCD_Display_Measurement+0x49c>)
 800194e:	fba2 2303 	umull	r2, r3, r2, r3
 8001952:	08db      	lsrs	r3, r3, #3
 8001954:	b29a      	uxth	r2, r3
 8001956:	4b16      	ldr	r3, [pc, #88]	; (80019b0 <LCD_Display_Measurement+0x49c>)
 8001958:	fba3 1302 	umull	r1, r3, r3, r2
 800195c:	08d9      	lsrs	r1, r3, #3
 800195e:	460b      	mov	r3, r1
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	440b      	add	r3, r1
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	b29b      	uxth	r3, r3
 800196a:	b2db      	uxtb	r3, r3
 800196c:	3330      	adds	r3, #48	; 0x30
 800196e:	b2db      	uxtb	r3, r3
 8001970:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			bottomline[4] = ((OutputState.Offset) % 10) + 48;
 8001974:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <LCD_Display_Measurement+0x490>)
 8001976:	f8b3 219c 	ldrh.w	r2, [r3, #412]	; 0x19c
 800197a:	4b0d      	ldr	r3, [pc, #52]	; (80019b0 <LCD_Display_Measurement+0x49c>)
 800197c:	fba3 1302 	umull	r1, r3, r3, r2
 8001980:	08d9      	lsrs	r1, r3, #3
 8001982:	460b      	mov	r3, r1
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	440b      	add	r3, r1
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	b29b      	uxth	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	3330      	adds	r3, #48	; 0x30
 8001992:	b2db      	uxtb	r3, r3
 8001994:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			LCD_Write_String(bottomline);
 8001998:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff faea 	bl	8000f76 <LCD_Write_String>
		}
	} else {
		uint8_t bottomline[] = "OUTPUT OFF";
		LCD_Write_String(bottomline);
	}
}
 80019a2:	e12b      	b.n	8001bfc <LCD_Display_Measurement+0x6e8>
 80019a4:	20000834 	.word	0x20000834
 80019a8:	08009c60 	.word	0x08009c60
 80019ac:	10624dd3 	.word	0x10624dd3
 80019b0:	cccccccd 	.word	0xcccccccd
 80019b4:	51eb851f 	.word	0x51eb851f
		} else if (OutputState.Mode == s){
 80019b8:	4b92      	ldr	r3, [pc, #584]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 80019ba:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 80019be:	2b73      	cmp	r3, #115	; 0x73
 80019c0:	f040 811c 	bne.w	8001bfc <LCD_Display_Measurement+0x6e8>
			uint8_t bottomline[] = "O:x.xxxV,A:x.xxxV,F:xxxxHz";
 80019c4:	4b90      	ldr	r3, [pc, #576]	; (8001c08 <LCD_Display_Measurement+0x6f4>)
 80019c6:	f107 040c 	add.w	r4, r7, #12
 80019ca:	461d      	mov	r5, r3
 80019cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019d4:	c403      	stmia	r4!, {r0, r1}
 80019d6:	8022      	strh	r2, [r4, #0]
 80019d8:	3402      	adds	r4, #2
 80019da:	0c13      	lsrs	r3, r2, #16
 80019dc:	7023      	strb	r3, [r4, #0]
			bottomline[2] = ((OutputState.Offset/1000) % 10) + 48;
 80019de:	4b89      	ldr	r3, [pc, #548]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 80019e0:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 80019e4:	4a89      	ldr	r2, [pc, #548]	; (8001c0c <LCD_Display_Measurement+0x6f8>)
 80019e6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ea:	099b      	lsrs	r3, r3, #6
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	4b88      	ldr	r3, [pc, #544]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 80019f0:	fba3 1302 	umull	r1, r3, r3, r2
 80019f4:	08d9      	lsrs	r1, r3, #3
 80019f6:	460b      	mov	r3, r1
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	440b      	add	r3, r1
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	3330      	adds	r3, #48	; 0x30
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	73bb      	strb	r3, [r7, #14]
			bottomline[4] = ((OutputState.Offset/100) % 10) + 48;
 8001a0a:	4b7e      	ldr	r3, [pc, #504]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001a0c:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8001a10:	4a80      	ldr	r2, [pc, #512]	; (8001c14 <LCD_Display_Measurement+0x700>)
 8001a12:	fba2 2303 	umull	r2, r3, r2, r3
 8001a16:	095b      	lsrs	r3, r3, #5
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	4b7d      	ldr	r3, [pc, #500]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8001a20:	08d9      	lsrs	r1, r3, #3
 8001a22:	460b      	mov	r3, r1
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	440b      	add	r3, r1
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	3330      	adds	r3, #48	; 0x30
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	743b      	strb	r3, [r7, #16]
			bottomline[5] = ((OutputState.Offset/10) % 10) + 48;
 8001a36:	4b73      	ldr	r3, [pc, #460]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001a38:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8001a3c:	4a74      	ldr	r2, [pc, #464]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a42:	08db      	lsrs	r3, r3, #3
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	4b72      	ldr	r3, [pc, #456]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001a48:	fba3 1302 	umull	r1, r3, r3, r2
 8001a4c:	08d9      	lsrs	r1, r3, #3
 8001a4e:	460b      	mov	r3, r1
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	440b      	add	r3, r1
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	3330      	adds	r3, #48	; 0x30
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	747b      	strb	r3, [r7, #17]
			bottomline[6] = ((OutputState.Offset) % 10) + 48;
 8001a62:	4b68      	ldr	r3, [pc, #416]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001a64:	f8b3 219c 	ldrh.w	r2, [r3, #412]	; 0x19c
 8001a68:	4b69      	ldr	r3, [pc, #420]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001a6a:	fba3 1302 	umull	r1, r3, r3, r2
 8001a6e:	08d9      	lsrs	r1, r3, #3
 8001a70:	460b      	mov	r3, r1
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	440b      	add	r3, r1
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	3330      	adds	r3, #48	; 0x30
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	74bb      	strb	r3, [r7, #18]
			bottomline[11] = ((OutputState.Amplitude/1000) % 10) + 48;
 8001a84:	4b5f      	ldr	r3, [pc, #380]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001a86:	f8b3 3196 	ldrh.w	r3, [r3, #406]	; 0x196
 8001a8a:	4a60      	ldr	r2, [pc, #384]	; (8001c0c <LCD_Display_Measurement+0x6f8>)
 8001a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a90:	099b      	lsrs	r3, r3, #6
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	4b5e      	ldr	r3, [pc, #376]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001a96:	fba3 1302 	umull	r1, r3, r3, r2
 8001a9a:	08d9      	lsrs	r1, r3, #3
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	3330      	adds	r3, #48	; 0x30
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	75fb      	strb	r3, [r7, #23]
			bottomline[13] = ((OutputState.Amplitude/100) % 10) + 48;
 8001ab0:	4b54      	ldr	r3, [pc, #336]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001ab2:	f8b3 3196 	ldrh.w	r3, [r3, #406]	; 0x196
 8001ab6:	4a57      	ldr	r2, [pc, #348]	; (8001c14 <LCD_Display_Measurement+0x700>)
 8001ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	4b53      	ldr	r3, [pc, #332]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001ac2:	fba3 1302 	umull	r1, r3, r3, r2
 8001ac6:	08d9      	lsrs	r1, r3, #3
 8001ac8:	460b      	mov	r3, r1
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	440b      	add	r3, r1
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	3330      	adds	r3, #48	; 0x30
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	767b      	strb	r3, [r7, #25]
			bottomline[14] = ((OutputState.Amplitude/10) % 10) + 48;
 8001adc:	4b49      	ldr	r3, [pc, #292]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001ade:	f8b3 3196 	ldrh.w	r3, [r3, #406]	; 0x196
 8001ae2:	4a4b      	ldr	r2, [pc, #300]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae8:	08db      	lsrs	r3, r3, #3
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	4b48      	ldr	r3, [pc, #288]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001aee:	fba3 1302 	umull	r1, r3, r3, r2
 8001af2:	08d9      	lsrs	r1, r3, #3
 8001af4:	460b      	mov	r3, r1
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	440b      	add	r3, r1
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	3330      	adds	r3, #48	; 0x30
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	76bb      	strb	r3, [r7, #26]
			bottomline[15] = ((OutputState.Amplitude) % 10) + 48;
 8001b08:	4b3e      	ldr	r3, [pc, #248]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001b0a:	f8b3 2196 	ldrh.w	r2, [r3, #406]	; 0x196
 8001b0e:	4b40      	ldr	r3, [pc, #256]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001b10:	fba3 1302 	umull	r1, r3, r3, r2
 8001b14:	08d9      	lsrs	r1, r3, #3
 8001b16:	460b      	mov	r3, r1
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	3330      	adds	r3, #48	; 0x30
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	76fb      	strb	r3, [r7, #27]
			bottomline[20] = ((OutputState.Frequency/1000) % 10) + 48;
 8001b2a:	4b36      	ldr	r3, [pc, #216]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001b2c:	f8b3 3198 	ldrh.w	r3, [r3, #408]	; 0x198
 8001b30:	4a36      	ldr	r2, [pc, #216]	; (8001c0c <LCD_Display_Measurement+0x6f8>)
 8001b32:	fba2 2303 	umull	r2, r3, r2, r3
 8001b36:	099b      	lsrs	r3, r3, #6
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	4b35      	ldr	r3, [pc, #212]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001b3c:	fba3 1302 	umull	r1, r3, r3, r2
 8001b40:	08d9      	lsrs	r1, r3, #3
 8001b42:	460b      	mov	r3, r1
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	440b      	add	r3, r1
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	3330      	adds	r3, #48	; 0x30
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	f887 3020 	strb.w	r3, [r7, #32]
			bottomline[21] = ((OutputState.Frequency/100) % 10) + 48;
 8001b58:	4b2a      	ldr	r3, [pc, #168]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001b5a:	f8b3 3198 	ldrh.w	r3, [r3, #408]	; 0x198
 8001b5e:	4a2d      	ldr	r2, [pc, #180]	; (8001c14 <LCD_Display_Measurement+0x700>)
 8001b60:	fba2 2303 	umull	r2, r3, r2, r3
 8001b64:	095b      	lsrs	r3, r3, #5
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	4b29      	ldr	r3, [pc, #164]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001b6a:	fba3 1302 	umull	r1, r3, r3, r2
 8001b6e:	08d9      	lsrs	r1, r3, #3
 8001b70:	460b      	mov	r3, r1
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	440b      	add	r3, r1
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	3330      	adds	r3, #48	; 0x30
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			bottomline[22] = ((OutputState.Frequency/10) % 10) + 48;
 8001b86:	4b1f      	ldr	r3, [pc, #124]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001b88:	f8b3 3198 	ldrh.w	r3, [r3, #408]	; 0x198
 8001b8c:	4a20      	ldr	r2, [pc, #128]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b92:	08db      	lsrs	r3, r3, #3
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	4b1e      	ldr	r3, [pc, #120]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001b98:	fba3 1302 	umull	r1, r3, r3, r2
 8001b9c:	08d9      	lsrs	r1, r3, #3
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	3330      	adds	r3, #48	; 0x30
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			bottomline[23] = ((OutputState.Frequency) % 10) + 48;
 8001bb4:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <LCD_Display_Measurement+0x6f0>)
 8001bb6:	f8b3 2198 	ldrh.w	r2, [r3, #408]	; 0x198
 8001bba:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <LCD_Display_Measurement+0x6fc>)
 8001bbc:	fba3 1302 	umull	r1, r3, r3, r2
 8001bc0:	08d9      	lsrs	r1, r3, #3
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	440b      	add	r3, r1
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	3330      	adds	r3, #48	; 0x30
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			LCD_Write_String(bottomline);
 8001bd8:	f107 030c 	add.w	r3, r7, #12
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff f9ca 	bl	8000f76 <LCD_Write_String>
}
 8001be2:	e00b      	b.n	8001bfc <LCD_Display_Measurement+0x6e8>
		uint8_t bottomline[] = "OUTPUT OFF";
 8001be4:	4a0c      	ldr	r2, [pc, #48]	; (8001c18 <LCD_Display_Measurement+0x704>)
 8001be6:	463b      	mov	r3, r7
 8001be8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bea:	c303      	stmia	r3!, {r0, r1}
 8001bec:	801a      	strh	r2, [r3, #0]
 8001bee:	3302      	adds	r3, #2
 8001bf0:	0c12      	lsrs	r2, r2, #16
 8001bf2:	701a      	strb	r2, [r3, #0]
		LCD_Write_String(bottomline);
 8001bf4:	463b      	mov	r3, r7
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff f9bd 	bl	8000f76 <LCD_Write_String>
}
 8001bfc:	bf00      	nop
 8001bfe:	3778      	adds	r7, #120	; 0x78
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bdb0      	pop	{r4, r5, r7, pc}
 8001c04:	20000834 	.word	0x20000834
 8001c08:	08009c74 	.word	0x08009c74
 8001c0c:	10624dd3 	.word	0x10624dd3
 8001c10:	cccccccd 	.word	0xcccccccd
 8001c14:	51eb851f 	.word	0x51eb851f
 8001c18:	08009ca8 	.word	0x08009ca8

08001c1c <HAL_UART_RxCpltCallback>:

// Flag set every 10 us
uint8_t us_10 = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	message_received = 1;
 8001c24:	4b07      	ldr	r3, [pc, #28]	; (8001c44 <HAL_UART_RxCpltCallback+0x28>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	701a      	strb	r2, [r3, #0]
	rx_stored[0] = rx_byte[0];
 8001c2a:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <HAL_UART_RxCpltCallback+0x2c>)
 8001c2c:	781a      	ldrb	r2, [r3, #0]
 8001c2e:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <HAL_UART_RxCpltCallback+0x30>)
 8001c30:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8001c32:	2201      	movs	r2, #1
 8001c34:	4904      	ldr	r1, [pc, #16]	; (8001c48 <HAL_UART_RxCpltCallback+0x2c>)
 8001c36:	4806      	ldr	r0, [pc, #24]	; (8001c50 <HAL_UART_RxCpltCallback+0x34>)
 8001c38:	f005 fe34 	bl	80078a4 <HAL_UART_Receive_IT>
}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000044 	.word	0x20000044
 8001c48:	20000c44 	.word	0x20000c44
 8001c4c:	20000c40 	.word	0x20000c40
 8001c50:	20000b70 	.word	0x20000b70

08001c54 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	80fb      	strh	r3, [r7, #6]
	last_ticks = HAL_GetTick();
 8001c5e:	f001 fb9f 	bl	80033a0 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <HAL_GPIO_EXTI_Callback+0x68>)
 8001c66:	601a      	str	r2, [r3, #0]
	if(GPIO_Pin == btn_mid_Pin)
 8001c68:	88fb      	ldrh	r3, [r7, #6]
 8001c6a:	2b40      	cmp	r3, #64	; 0x40
 8001c6c:	d103      	bne.n	8001c76 <HAL_GPIO_EXTI_Callback+0x22>
	{
		btn_mid_flag = 1;
 8001c6e:	4b14      	ldr	r3, [pc, #80]	; (8001cc0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	701a      	strb	r2, [r3, #0]
	}
	else if(GPIO_Pin == btn_down_Pin)
	{
		btn_down_flag = 1;
	}
}
 8001c74:	e01d      	b.n	8001cb2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_right_Pin)
 8001c76:	88fb      	ldrh	r3, [r7, #6]
 8001c78:	2b80      	cmp	r3, #128	; 0x80
 8001c7a:	d103      	bne.n	8001c84 <HAL_GPIO_EXTI_Callback+0x30>
		btn_right_flag = 1;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <HAL_GPIO_EXTI_Callback+0x70>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	701a      	strb	r2, [r3, #0]
}
 8001c82:	e016      	b.n	8001cb2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_up_Pin)
 8001c84:	88fb      	ldrh	r3, [r7, #6]
 8001c86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c8a:	d103      	bne.n	8001c94 <HAL_GPIO_EXTI_Callback+0x40>
		btn_up_flag = 1;
 8001c8c:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <HAL_GPIO_EXTI_Callback+0x74>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	701a      	strb	r2, [r3, #0]
}
 8001c92:	e00e      	b.n	8001cb2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_left_Pin)
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c9a:	d103      	bne.n	8001ca4 <HAL_GPIO_EXTI_Callback+0x50>
		btn_left_flag = 1;
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_GPIO_EXTI_Callback+0x78>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
}
 8001ca2:	e006      	b.n	8001cb2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_down_Pin)
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001caa:	d102      	bne.n	8001cb2 <HAL_GPIO_EXTI_Callback+0x5e>
		btn_down_flag = 1;
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	701a      	strb	r2, [r3, #0]
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000040 	.word	0x20000040
 8001cc0:	2000003a 	.word	0x2000003a
 8001cc4:	2000003b 	.word	0x2000003b
 8001cc8:	2000003c 	.word	0x2000003c
 8001ccc:	2000003d 	.word	0x2000003d
 8001cd0:	2000003e 	.word	0x2000003e

08001cd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	OutputState.TIM2_Clock = 72000000;
 8001cd8:	4baf      	ldr	r3, [pc, #700]	; (8001f98 <main+0x2c4>)
 8001cda:	4ab0      	ldr	r2, [pc, #704]	; (8001f9c <main+0x2c8>)
 8001cdc:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	OutputState.On = false;
 8001ce0:	4bad      	ldr	r3, [pc, #692]	; (8001f98 <main+0x2c4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
	OutputState.Mode = d;
 8001ce8:	4bab      	ldr	r3, [pc, #684]	; (8001f98 <main+0x2c4>)
 8001cea:	2264      	movs	r2, #100	; 0x64
 8001cec:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
	OutputState.Amplitude = 1000;
 8001cf0:	4ba9      	ldr	r3, [pc, #676]	; (8001f98 <main+0x2c4>)
 8001cf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cf6:	f8a3 2196 	strh.w	r2, [r3, #406]	; 0x196
	OutputState.Offset = 1200;
 8001cfa:	4ba7      	ldr	r3, [pc, #668]	; (8001f98 <main+0x2c4>)
 8001cfc:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001d00:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c
	OutputState.Frequency = 1000;
 8001d04:	4ba4      	ldr	r3, [pc, #656]	; (8001f98 <main+0x2c4>)
 8001d06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d0a:	f8a3 2198 	strh.w	r2, [r3, #408]	; 0x198
	OutputState.DCValue = 1000;
 8001d0e:	4ba2      	ldr	r3, [pc, #648]	; (8001f98 <main+0x2c4>)
 8001d10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d14:	f8a3 219a 	strh.w	r2, [r3, #410]	; 0x19a

	MeasurementState.Mode = DV;
 8001d18:	4ba1      	ldr	r3, [pc, #644]	; (8001fa0 <main+0x2cc>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	701a      	strb	r2, [r3, #0]
	MeasurementState.Amplitude = 0;
 8001d1e:	4ba0      	ldr	r3, [pc, #640]	; (8001fa0 <main+0x2cc>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	805a      	strh	r2, [r3, #2]
	MeasurementState.Frequency = 0;
 8001d24:	4b9e      	ldr	r3, [pc, #632]	; (8001fa0 <main+0x2cc>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	809a      	strh	r2, [r3, #4]
	MeasurementState.Offset = 0;
 8001d2a:	4b9d      	ldr	r3, [pc, #628]	; (8001fa0 <main+0x2cc>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	811a      	strh	r2, [r3, #8]
	MeasurementState.Period = 0;
 8001d30:	4b9b      	ldr	r3, [pc, #620]	; (8001fa0 <main+0x2cc>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	80da      	strh	r2, [r3, #6]

	DisplayState.PrintFlag = 0;
 8001d36:	4b9b      	ldr	r3, [pc, #620]	; (8001fa4 <main+0x2d0>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	715a      	strb	r2, [r3, #5]
	DisplayState.RefreshFlag = 0;
 8001d3c:	4b99      	ldr	r3, [pc, #612]	; (8001fa4 <main+0x2d0>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	71da      	strb	r2, [r3, #7]
	DisplayState.AutoScrollCounter = 0;
 8001d42:	4b98      	ldr	r3, [pc, #608]	; (8001fa4 <main+0x2d0>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	721a      	strb	r2, [r3, #8]
	DisplayState.DisplayPosition = 0;
 8001d48:	4b96      	ldr	r3, [pc, #600]	; (8001fa4 <main+0x2d0>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	725a      	strb	r2, [r3, #9]
	DisplayState.ToplineCharacters = 0;
 8001d4e:	4b95      	ldr	r3, [pc, #596]	; (8001fa4 <main+0x2d0>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	70da      	strb	r2, [r3, #3]
	DisplayState.BottomlineCharacters = 0;
 8001d54:	4b93      	ldr	r3, [pc, #588]	; (8001fa4 <main+0x2d0>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	711a      	strb	r2, [r3, #4]
	DisplayState.CurrentLine = Topline;
 8001d5a:	4b92      	ldr	r3, [pc, #584]	; (8001fa4 <main+0x2d0>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	709a      	strb	r2, [r3, #2]
	DisplayState.LastMode = Menu;
 8001d60:	4b90      	ldr	r3, [pc, #576]	; (8001fa4 <main+0x2d0>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	705a      	strb	r2, [r3, #1]

	// Tempory Measurement Values
	MeasurementState.Offset = 1000;
 8001d66:	4b8e      	ldr	r3, [pc, #568]	; (8001fa0 <main+0x2cc>)
 8001d68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d6c:	811a      	strh	r2, [r3, #8]
	MeasurementState.Frequency = 5250;
 8001d6e:	4b8c      	ldr	r3, [pc, #560]	; (8001fa0 <main+0x2cc>)
 8001d70:	f241 4282 	movw	r2, #5250	; 0x1482
 8001d74:	809a      	strh	r2, [r3, #4]
	MeasurementState.Amplitude = 500;
 8001d76:	4b8a      	ldr	r3, [pc, #552]	; (8001fa0 <main+0x2cc>)
 8001d78:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d7c:	805a      	strh	r2, [r3, #2]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d7e:	f001 fab5 	bl	80032ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d82:	f000 f94d 	bl	8002020 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d86:	f000 fb8b 	bl	80024a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d8a:	f000 fb6b 	bl	8002464 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001d8e:	f000 fb39 	bl	8002404 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001d92:	f000 fae9 	bl	8002368 <MX_TIM16_Init>
  MX_ADC1_Init();
 8001d96:	f000 f9af 	bl	80020f8 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001d9a:	f000 fa1d 	bl	80021d8 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001d9e:	f000 fa45 	bl	800222c <MX_TIM2_Init>
  MX_TIM17_Init();
 8001da2:	f000 fb07 	bl	80023b4 <MX_TIM17_Init>
  MX_TIM15_Init();
 8001da6:	f000 fa8f 	bl	80022c8 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  	// Transmit Student Number
	HAL_UART_Transmit(&huart2, std_num, 13, 10);
 8001daa:	230a      	movs	r3, #10
 8001dac:	220d      	movs	r2, #13
 8001dae:	497e      	ldr	r1, [pc, #504]	; (8001fa8 <main+0x2d4>)
 8001db0:	487e      	ldr	r0, [pc, #504]	; (8001fac <main+0x2d8>)
 8001db2:	f005 fce3 	bl	800777c <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8001db6:	2201      	movs	r2, #1
 8001db8:	497d      	ldr	r1, [pc, #500]	; (8001fb0 <main+0x2dc>)
 8001dba:	487c      	ldr	r0, [pc, #496]	; (8001fac <main+0x2d8>)
 8001dbc:	f005 fd72 	bl	80078a4 <HAL_UART_Receive_IT>

	// Init ADC Timer
	HAL_TIM_Base_Start_IT(&htim16);
 8001dc0:	487c      	ldr	r0, [pc, #496]	; (8001fb4 <main+0x2e0>)
 8001dc2:	f005 f835 	bl	8006e30 <HAL_TIM_Base_Start_IT>

	// Init LCD Refresh Timer
	HAL_TIM_Base_Start_IT(&htim17);
 8001dc6:	487c      	ldr	r0, [pc, #496]	; (8001fb8 <main+0x2e4>)
 8001dc8:	f005 f832 	bl	8006e30 <HAL_TIM_Base_Start_IT>

	// Init 10us Timer
	HAL_TIM_Base_Start_IT(&htim15);
 8001dcc:	487b      	ldr	r0, [pc, #492]	; (8001fbc <main+0x2e8>)
 8001dce:	f005 f82f 	bl	8006e30 <HAL_TIM_Base_Start_IT>

	// Init LCD
	LCD_Init();
 8001dd2:	f7ff f899 	bl	8000f08 <LCD_Init>

	// Init Display State
	HAL_Delay(1);
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	f001 faee 	bl	80033b8 <HAL_Delay>
	LCD_changeDisplayMode(Menu);
 8001ddc:	2000      	movs	r0, #0
 8001dde:	f7ff fb19 	bl	8001414 <LCD_changeDisplayMode>

	// Init DAC Timer
	HAL_TIM_Base_Start(&htim2);
 8001de2:	4877      	ldr	r0, [pc, #476]	; (8001fc0 <main+0x2ec>)
 8001de4:	f004 ffbc 	bl	8006d60 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(DisplayState.RefreshFlag == 1)
 8001de8:	4b6e      	ldr	r3, [pc, #440]	; (8001fa4 <main+0x2d0>)
 8001dea:	79db      	ldrb	r3, [r3, #7]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d12a      	bne.n	8001e46 <main+0x172>
	  {
		  if(DisplayState.Mode == Measurement)
 8001df0:	4b6c      	ldr	r3, [pc, #432]	; (8001fa4 <main+0x2d0>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d123      	bne.n	8001e40 <main+0x16c>
		  {
//			  if(MeasurementState.Mode == AV || MeasurementState.Mode == AI)
			  if(MeasurementState.Mode == AV)
 8001df8:	4b69      	ldr	r3, [pc, #420]	; (8001fa0 <main+0x2cc>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d11f      	bne.n	8001e40 <main+0x16c>
			  {
				  DisplayState.AutoScrollCounter ++;
 8001e00:	4b68      	ldr	r3, [pc, #416]	; (8001fa4 <main+0x2d0>)
 8001e02:	7a1b      	ldrb	r3, [r3, #8]
 8001e04:	3301      	adds	r3, #1
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	4b66      	ldr	r3, [pc, #408]	; (8001fa4 <main+0x2d0>)
 8001e0a:	721a      	strb	r2, [r3, #8]
				  if(DisplayState.AutoScrollCounter > 1)
 8001e0c:	4b65      	ldr	r3, [pc, #404]	; (8001fa4 <main+0x2d0>)
 8001e0e:	7a1b      	ldrb	r3, [r3, #8]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d915      	bls.n	8001e40 <main+0x16c>
				  {
					  MeasurementState.Amplitude += 1;
 8001e14:	4b62      	ldr	r3, [pc, #392]	; (8001fa0 <main+0x2cc>)
 8001e16:	885b      	ldrh	r3, [r3, #2]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	4b60      	ldr	r3, [pc, #384]	; (8001fa0 <main+0x2cc>)
 8001e1e:	805a      	strh	r2, [r3, #2]
					  if(MeasurementState.Amplitude > 2000) MeasurementState.Amplitude = 500;
 8001e20:	4b5f      	ldr	r3, [pc, #380]	; (8001fa0 <main+0x2cc>)
 8001e22:	885b      	ldrh	r3, [r3, #2]
 8001e24:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001e28:	d903      	bls.n	8001e32 <main+0x15e>
 8001e2a:	4b5d      	ldr	r3, [pc, #372]	; (8001fa0 <main+0x2cc>)
 8001e2c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e30:	805a      	strh	r2, [r3, #2]
					  LCD_Display_Measurement();
 8001e32:	f7ff fb6f 	bl	8001514 <LCD_Display_Measurement>
					  LCD_AutoScroll();
 8001e36:	f7ff fa75 	bl	8001324 <LCD_AutoScroll>
					  DisplayState.AutoScrollCounter = 0;
 8001e3a:	4b5a      	ldr	r3, [pc, #360]	; (8001fa4 <main+0x2d0>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	721a      	strb	r2, [r3, #8]
				  }
			  }

		  }
		  DisplayState.RefreshFlag = 0;
 8001e40:	4b58      	ldr	r3, [pc, #352]	; (8001fa4 <main+0x2d0>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	71da      	strb	r2, [r3, #7]
	  }

	  // LCD UART OUTPUT JOB
	  if(DisplayState.PrintFlag)
 8001e46:	4b57      	ldr	r3, [pc, #348]	; (8001fa4 <main+0x2d0>)
 8001e48:	795b      	ldrb	r3, [r3, #5]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d00e      	beq.n	8001e6c <main+0x198>
	  {
		  if(DisplayState.Mode != Output)
 8001e4e:	4b55      	ldr	r3, [pc, #340]	; (8001fa4 <main+0x2d0>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d002      	beq.n	8001e5c <main+0x188>
		  {
			  LCD_changeDisplayMode(Output);
 8001e56:	2002      	movs	r0, #2
 8001e58:	f7ff fadc 	bl	8001414 <LCD_changeDisplayMode>
		  }
		  LCD_Write_Character_Shift(DisplayState.PrintByte);
 8001e5c:	4b51      	ldr	r3, [pc, #324]	; (8001fa4 <main+0x2d0>)
 8001e5e:	799b      	ldrb	r3, [r3, #6]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff f8a3 	bl	8000fac <LCD_Write_Character_Shift>
		  DisplayState.PrintFlag = 0;
 8001e66:	4b4f      	ldr	r3, [pc, #316]	; (8001fa4 <main+0x2d0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	715a      	strb	r2, [r3, #5]
	  }

	  // UART JOB
	  if(message_received)
 8001e6c:	4b55      	ldr	r3, [pc, #340]	; (8001fc4 <main+0x2f0>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d004      	beq.n	8001e7e <main+0x1aa>
	  {
		  UART_Main_Function();
 8001e74:	f000 fe92 	bl	8002b9c <UART_Main_Function>
		  message_received = 0;
 8001e78:	4b52      	ldr	r3, [pc, #328]	; (8001fc4 <main+0x2f0>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]
	  }

	  // BUTTONS JOB
	  if(btn_up_flag)
 8001e7e:	4b52      	ldr	r3, [pc, #328]	; (8001fc8 <main+0x2f4>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d011      	beq.n	8001eaa <main+0x1d6>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8001e86:	f001 fa8b 	bl	80033a0 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4b4f      	ldr	r3, [pc, #316]	; (8001fcc <main+0x2f8>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b36      	cmp	r3, #54	; 0x36
 8001e94:	f240 80b2 	bls.w	8001ffc <main+0x328>
		  {
			  if(HAL_GPIO_ReadPin(btn_up_GPIO_Port, btn_up_Pin))
 8001e98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e9c:	484c      	ldr	r0, [pc, #304]	; (8001fd0 <main+0x2fc>)
 8001e9e:	f003 fb3b 	bl	8005518 <HAL_GPIO_ReadPin>
			  {
				  // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
//				  uint32_t code = HAL_UART_GetError(&huart2);
			  }
			  btn_up_flag = 0;
 8001ea2:	4b49      	ldr	r3, [pc, #292]	; (8001fc8 <main+0x2f4>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
 8001ea8:	e0a8      	b.n	8001ffc <main+0x328>
		  }
	  }
	  else if(btn_left_flag)
 8001eaa:	4b4a      	ldr	r3, [pc, #296]	; (8001fd4 <main+0x300>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d01a      	beq.n	8001ee8 <main+0x214>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8001eb2:	f001 fa75 	bl	80033a0 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	4b44      	ldr	r3, [pc, #272]	; (8001fcc <main+0x2f8>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b36      	cmp	r3, #54	; 0x36
 8001ec0:	f240 809c 	bls.w	8001ffc <main+0x328>
		  {
			  if(HAL_GPIO_ReadPin(btn_left_GPIO_Port, btn_left_Pin))
 8001ec4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ec8:	4841      	ldr	r0, [pc, #260]	; (8001fd0 <main+0x2fc>)
 8001eca:	f003 fb25 	bl	8005518 <HAL_GPIO_ReadPin>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d005      	beq.n	8001ee0 <main+0x20c>
			  {
				  // HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
				  LCD_Write_Instruction(0b00011100);
 8001ed4:	201c      	movs	r0, #28
 8001ed6:	f7ff f8d3 	bl	8001080 <LCD_Write_Instruction>
				  Delay_us_10(5);
 8001eda:	2005      	movs	r0, #5
 8001edc:	f000 fc0a 	bl	80026f4 <Delay_us_10>
			  }
			  btn_left_flag = 0;
 8001ee0:	4b3c      	ldr	r3, [pc, #240]	; (8001fd4 <main+0x300>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	701a      	strb	r2, [r3, #0]
 8001ee6:	e089      	b.n	8001ffc <main+0x328>
		  }
	  }
	  else if(btn_down_flag)
 8001ee8:	4b3b      	ldr	r3, [pc, #236]	; (8001fd8 <main+0x304>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d010      	beq.n	8001f12 <main+0x23e>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8001ef0:	f001 fa56 	bl	80033a0 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	4b35      	ldr	r3, [pc, #212]	; (8001fcc <main+0x2f8>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b36      	cmp	r3, #54	; 0x36
 8001efe:	d97d      	bls.n	8001ffc <main+0x328>
		  {
			  if(HAL_GPIO_ReadPin(btn_down_GPIO_Port, btn_down_Pin))
 8001f00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f04:	4832      	ldr	r0, [pc, #200]	; (8001fd0 <main+0x2fc>)
 8001f06:	f003 fb07 	bl	8005518 <HAL_GPIO_ReadPin>
			  {
				  // HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
			  }
			  btn_down_flag = 0;
 8001f0a:	4b33      	ldr	r3, [pc, #204]	; (8001fd8 <main+0x304>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
 8001f10:	e074      	b.n	8001ffc <main+0x328>
		  }
	  }
	  else if(btn_right_flag)
 8001f12:	4b32      	ldr	r3, [pc, #200]	; (8001fdc <main+0x308>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d019      	beq.n	8001f4e <main+0x27a>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8001f1a:	f001 fa41 	bl	80033a0 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	4b2a      	ldr	r3, [pc, #168]	; (8001fcc <main+0x2f8>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b36      	cmp	r3, #54	; 0x36
 8001f28:	d968      	bls.n	8001ffc <main+0x328>
		  {
			  if(HAL_GPIO_ReadPin(btn_right_GPIO_Port, btn_right_Pin))
 8001f2a:	2180      	movs	r1, #128	; 0x80
 8001f2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f30:	f003 faf2 	bl	8005518 <HAL_GPIO_ReadPin>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d005      	beq.n	8001f46 <main+0x272>
			  {
				  // HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
				  LCD_Write_Instruction(0b00011000);
 8001f3a:	2018      	movs	r0, #24
 8001f3c:	f7ff f8a0 	bl	8001080 <LCD_Write_Instruction>
				  Delay_us_10(5);
 8001f40:	2005      	movs	r0, #5
 8001f42:	f000 fbd7 	bl	80026f4 <Delay_us_10>
			  }
			  btn_right_flag = 0;
 8001f46:	4b25      	ldr	r3, [pc, #148]	; (8001fdc <main+0x308>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
 8001f4c:	e056      	b.n	8001ffc <main+0x328>
		  }
	  }
	  else if(btn_mid_flag)
 8001f4e:	4b24      	ldr	r3, [pc, #144]	; (8001fe0 <main+0x30c>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d052      	beq.n	8001ffc <main+0x328>
	  {
		  if(HAL_GetTick() - last_ticks >= 20)
 8001f56:	f001 fa23 	bl	80033a0 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	; (8001fcc <main+0x2f8>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b13      	cmp	r3, #19
 8001f64:	d94a      	bls.n	8001ffc <main+0x328>
		  {
			  if(HAL_GPIO_ReadPin(btn_mid_GPIO_Port, btn_mid_Pin))
 8001f66:	2140      	movs	r1, #64	; 0x40
 8001f68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f6c:	f003 fad4 	bl	8005518 <HAL_GPIO_ReadPin>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d03f      	beq.n	8001ff6 <main+0x322>
			  {
				  // Toggle Menu Display state
				  if(DisplayState.Mode == Menu){
 8001f76:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <main+0x2d0>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d103      	bne.n	8001f86 <main+0x2b2>
					  LCD_changeDisplayMode(Measurement);
 8001f7e:	2001      	movs	r0, #1
 8001f80:	f7ff fa48 	bl	8001414 <LCD_changeDisplayMode>
 8001f84:	e037      	b.n	8001ff6 <main+0x322>
				  } else if(DisplayState.Mode == Measurement){
 8001f86:	4b07      	ldr	r3, [pc, #28]	; (8001fa4 <main+0x2d0>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d12a      	bne.n	8001fe4 <main+0x310>
					  LCD_changeDisplayMode(Menu);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f7ff fa40 	bl	8001414 <LCD_changeDisplayMode>
 8001f94:	e02f      	b.n	8001ff6 <main+0x322>
 8001f96:	bf00      	nop
 8001f98:	20000834 	.word	0x20000834
 8001f9c:	044aa200 	.word	0x044aa200
 8001fa0:	20000828 	.word	0x20000828
 8001fa4:	200009d8 	.word	0x200009d8
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	20000b70 	.word	0x20000b70
 8001fb0:	20000c44 	.word	0x20000c44
 8001fb4:	20000bf4 	.word	0x20000bf4
 8001fb8:	20000a44 	.word	0x20000a44
 8001fbc:	200009f8 	.word	0x200009f8
 8001fc0:	20000b24 	.word	0x20000b24
 8001fc4:	20000044 	.word	0x20000044
 8001fc8:	2000003c 	.word	0x2000003c
 8001fcc:	20000040 	.word	0x20000040
 8001fd0:	48000400 	.word	0x48000400
 8001fd4:	2000003d 	.word	0x2000003d
 8001fd8:	2000003e 	.word	0x2000003e
 8001fdc:	2000003b 	.word	0x2000003b
 8001fe0:	2000003a 	.word	0x2000003a
				  } else if(DisplayState.Mode == Output){
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <main+0x340>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d104      	bne.n	8001ff6 <main+0x322>
					  LCD_changeDisplayMode(DisplayState.LastMode);
 8001fec:	4b09      	ldr	r3, [pc, #36]	; (8002014 <main+0x340>)
 8001fee:	785b      	ldrb	r3, [r3, #1]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fa0f 	bl	8001414 <LCD_changeDisplayMode>
				  }
			  }
			  btn_mid_flag = 0;
 8001ff6:	4b08      	ldr	r3, [pc, #32]	; (8002018 <main+0x344>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // ADC JOB
	  if(adc_timer_flag)
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <main+0x348>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	f43f aef1 	beq.w	8001de8 <main+0x114>
	  {
		  ADC_Main_Function();
 8002006:	f7fe fdb5 	bl	8000b74 <ADC_Main_Function>
		  adc_timer_flag = 0;
 800200a:	4b04      	ldr	r3, [pc, #16]	; (800201c <main+0x348>)
 800200c:	2200      	movs	r2, #0
 800200e:	701a      	strb	r2, [r3, #0]
	  if(DisplayState.RefreshFlag == 1)
 8002010:	e6ea      	b.n	8001de8 <main+0x114>
 8002012:	bf00      	nop
 8002014:	200009d8 	.word	0x200009d8
 8002018:	2000003a 	.word	0x2000003a
 800201c:	2000003f 	.word	0x2000003f

08002020 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b0a6      	sub	sp, #152	; 0x98
 8002024:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002026:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800202a:	2228      	movs	r2, #40	; 0x28
 800202c:	2100      	movs	r1, #0
 800202e:	4618      	mov	r0, r3
 8002030:	f006 fde4 	bl	8008bfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002034:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	2258      	movs	r2, #88	; 0x58
 8002048:	2100      	movs	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f006 fdd6 	bl	8008bfc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002050:	2302      	movs	r3, #2
 8002052:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002054:	2301      	movs	r3, #1
 8002056:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002058:	2310      	movs	r3, #16
 800205a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800205e:	2302      	movs	r3, #2
 8002060:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002064:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002068:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800206c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002070:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002074:	2300      	movs	r3, #0
 8002076:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800207a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800207e:	4618      	mov	r0, r3
 8002080:	f003 faac 	bl	80055dc <HAL_RCC_OscConfig>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800208a:	f000 fb51 	bl	8002730 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800208e:	230f      	movs	r3, #15
 8002090:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002092:	2302      	movs	r3, #2
 8002094:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002096:	2300      	movs	r3, #0
 8002098:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800209a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800209e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80020a8:	2102      	movs	r1, #2
 80020aa:	4618      	mov	r0, r3
 80020ac:	f004 f9ac 	bl	8006408 <HAL_RCC_ClockConfig>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80020b6:	f000 fb3b 	bl	8002730 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM15
 80020ba:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <SystemClock_Config+0xd4>)
 80020bc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM16|RCC_PERIPHCLK_TIM17
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80020c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80020d4:	2300      	movs	r3, #0
 80020d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	4618      	mov	r0, r3
 80020dc:	f004 fbca 	bl	8006874 <HAL_RCCEx_PeriphCLKConfig>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <SystemClock_Config+0xca>
  {
    Error_Handler();
 80020e6:	f000 fb23 	bl	8002730 <Error_Handler>
  }
}
 80020ea:	bf00      	nop
 80020ec:	3798      	adds	r7, #152	; 0x98
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	01d00082 	.word	0x01d00082

080020f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	; 0x28
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800210a:	1d3b      	adds	r3, r7, #4
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
 8002118:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800211a:	4b2e      	ldr	r3, [pc, #184]	; (80021d4 <MX_ADC1_Init+0xdc>)
 800211c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002120:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002122:	4b2c      	ldr	r3, [pc, #176]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002124:	2200      	movs	r2, #0
 8002126:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002128:	4b2a      	ldr	r3, [pc, #168]	; (80021d4 <MX_ADC1_Init+0xdc>)
 800212a:	2200      	movs	r2, #0
 800212c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800212e:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002130:	2200      	movs	r2, #0
 8002132:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002134:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002136:	2200      	movs	r2, #0
 8002138:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800213a:	4b26      	ldr	r3, [pc, #152]	; (80021d4 <MX_ADC1_Init+0xdc>)
 800213c:	2200      	movs	r2, #0
 800213e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002142:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002144:	2200      	movs	r2, #0
 8002146:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002148:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <MX_ADC1_Init+0xdc>)
 800214a:	2201      	movs	r2, #1
 800214c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800214e:	4b21      	ldr	r3, [pc, #132]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002150:	2200      	movs	r2, #0
 8002152:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002154:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002156:	2201      	movs	r2, #1
 8002158:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800215a:	4b1e      	ldr	r3, [pc, #120]	; (80021d4 <MX_ADC1_Init+0xdc>)
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002162:	4b1c      	ldr	r3, [pc, #112]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002164:	2204      	movs	r2, #4
 8002166:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002168:	4b1a      	ldr	r3, [pc, #104]	; (80021d4 <MX_ADC1_Init+0xdc>)
 800216a:	2200      	movs	r2, #0
 800216c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800216e:	4b19      	ldr	r3, [pc, #100]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002170:	2200      	movs	r2, #0
 8002172:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002174:	4817      	ldr	r0, [pc, #92]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002176:	f001 f941 	bl	80033fc <HAL_ADC_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8002180:	f000 fad6 	bl	8002730 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002188:	f107 031c 	add.w	r3, r7, #28
 800218c:	4619      	mov	r1, r3
 800218e:	4811      	ldr	r0, [pc, #68]	; (80021d4 <MX_ADC1_Init+0xdc>)
 8002190:	f002 f876 	bl	8004280 <HAL_ADCEx_MultiModeConfigChannel>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800219a:	f000 fac9 	bl	8002730 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800219e:	2301      	movs	r3, #1
 80021a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021a2:	2301      	movs	r3, #1
 80021a4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021b6:	1d3b      	adds	r3, r7, #4
 80021b8:	4619      	mov	r1, r3
 80021ba:	4806      	ldr	r0, [pc, #24]	; (80021d4 <MX_ADC1_Init+0xdc>)
 80021bc:	f001 fd74 	bl	8003ca8 <HAL_ADC_ConfigChannel>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80021c6:	f000 fab3 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021ca:	bf00      	nop
 80021cc:	3728      	adds	r7, #40	; 0x28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	20000ad4 	.word	0x20000ad4

080021d8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80021de:	1d3b      	adds	r3, r7, #4
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 80021e8:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <MX_DAC1_Init+0x4c>)
 80021ea:	4a0f      	ldr	r2, [pc, #60]	; (8002228 <MX_DAC1_Init+0x50>)
 80021ec:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80021ee:	480d      	ldr	r0, [pc, #52]	; (8002224 <MX_DAC1_Init+0x4c>)
 80021f0:	f002 fbc7 	bl	8004982 <HAL_DAC_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 80021fa:	f000 fa99 	bl	8002730 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80021fe:	2324      	movs	r3, #36	; 0x24
 8002200:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	2200      	movs	r2, #0
 800220a:	4619      	mov	r1, r3
 800220c:	4805      	ldr	r0, [pc, #20]	; (8002224 <MX_DAC1_Init+0x4c>)
 800220e:	f002 fcf7 	bl	8004c00 <HAL_DAC_ConfigChannel>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8002218:	f000 fa8a 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	200009e4 	.word	0x200009e4
 8002228:	40007400 	.word	0x40007400

0800222c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002232:	f107 0310 	add.w	r3, r7, #16
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002240:	1d3b      	adds	r3, r7, #4
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800224a:	4b1e      	ldr	r3, [pc, #120]	; (80022c4 <MX_TIM2_Init+0x98>)
 800224c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002250:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002252:	4b1c      	ldr	r3, [pc, #112]	; (80022c4 <MX_TIM2_Init+0x98>)
 8002254:	2200      	movs	r2, #0
 8002256:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002258:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <MX_TIM2_Init+0x98>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800225e:	4b19      	ldr	r3, [pc, #100]	; (80022c4 <MX_TIM2_Init+0x98>)
 8002260:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002264:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002266:	4b17      	ldr	r3, [pc, #92]	; (80022c4 <MX_TIM2_Init+0x98>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800226c:	4b15      	ldr	r3, [pc, #84]	; (80022c4 <MX_TIM2_Init+0x98>)
 800226e:	2200      	movs	r2, #0
 8002270:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002272:	4814      	ldr	r0, [pc, #80]	; (80022c4 <MX_TIM2_Init+0x98>)
 8002274:	f004 fd1c 	bl	8006cb0 <HAL_TIM_Base_Init>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800227e:	f000 fa57 	bl	8002730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002286:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002288:	f107 0310 	add.w	r3, r7, #16
 800228c:	4619      	mov	r1, r3
 800228e:	480d      	ldr	r0, [pc, #52]	; (80022c4 <MX_TIM2_Init+0x98>)
 8002290:	f004 ff5d 	bl	800714e <HAL_TIM_ConfigClockSource>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800229a:	f000 fa49 	bl	8002730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800229e:	2320      	movs	r3, #32
 80022a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a2:	2300      	movs	r3, #0
 80022a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022a6:	1d3b      	adds	r3, r7, #4
 80022a8:	4619      	mov	r1, r3
 80022aa:	4806      	ldr	r0, [pc, #24]	; (80022c4 <MX_TIM2_Init+0x98>)
 80022ac:	f005 f96e 	bl	800758c <HAL_TIMEx_MasterConfigSynchronization>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80022b6:	f000 fa3b 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80022ba:	bf00      	nop
 80022bc:	3720      	adds	r7, #32
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000b24 	.word	0x20000b24

080022c8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b088      	sub	sp, #32
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ce:	f107 0310 	add.w	r3, r7, #16
 80022d2:	2200      	movs	r2, #0
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	605a      	str	r2, [r3, #4]
 80022d8:	609a      	str	r2, [r3, #8]
 80022da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	605a      	str	r2, [r3, #4]
 80022e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80022e6:	4b1e      	ldr	r3, [pc, #120]	; (8002360 <MX_TIM15_Init+0x98>)
 80022e8:	4a1e      	ldr	r2, [pc, #120]	; (8002364 <MX_TIM15_Init+0x9c>)
 80022ea:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 72-1;
 80022ec:	4b1c      	ldr	r3, [pc, #112]	; (8002360 <MX_TIM15_Init+0x98>)
 80022ee:	2247      	movs	r2, #71	; 0x47
 80022f0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f2:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <MX_TIM15_Init+0x98>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 10-1;
 80022f8:	4b19      	ldr	r3, [pc, #100]	; (8002360 <MX_TIM15_Init+0x98>)
 80022fa:	2209      	movs	r2, #9
 80022fc:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fe:	4b18      	ldr	r3, [pc, #96]	; (8002360 <MX_TIM15_Init+0x98>)
 8002300:	2200      	movs	r2, #0
 8002302:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002304:	4b16      	ldr	r3, [pc, #88]	; (8002360 <MX_TIM15_Init+0x98>)
 8002306:	2200      	movs	r2, #0
 8002308:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800230a:	4b15      	ldr	r3, [pc, #84]	; (8002360 <MX_TIM15_Init+0x98>)
 800230c:	2200      	movs	r2, #0
 800230e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002310:	4813      	ldr	r0, [pc, #76]	; (8002360 <MX_TIM15_Init+0x98>)
 8002312:	f004 fccd 	bl	8006cb0 <HAL_TIM_Base_Init>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 800231c:	f000 fa08 	bl	8002730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002320:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002324:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002326:	f107 0310 	add.w	r3, r7, #16
 800232a:	4619      	mov	r1, r3
 800232c:	480c      	ldr	r0, [pc, #48]	; (8002360 <MX_TIM15_Init+0x98>)
 800232e:	f004 ff0e 	bl	800714e <HAL_TIM_ConfigClockSource>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 8002338:	f000 f9fa 	bl	8002730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800233c:	2300      	movs	r3, #0
 800233e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002344:	1d3b      	adds	r3, r7, #4
 8002346:	4619      	mov	r1, r3
 8002348:	4805      	ldr	r0, [pc, #20]	; (8002360 <MX_TIM15_Init+0x98>)
 800234a:	f005 f91f 	bl	800758c <HAL_TIMEx_MasterConfigSynchronization>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 8002354:	f000 f9ec 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8002358:	bf00      	nop
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	200009f8 	.word	0x200009f8
 8002364:	40014000 	.word	0x40014000

08002368 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <MX_TIM16_Init+0x44>)
 800236e:	4a10      	ldr	r2, [pc, #64]	; (80023b0 <MX_TIM16_Init+0x48>)
 8002370:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 72-1;
 8002372:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <MX_TIM16_Init+0x44>)
 8002374:	2247      	movs	r2, #71	; 0x47
 8002376:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <MX_TIM16_Init+0x44>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 50 - 1;
 800237e:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <MX_TIM16_Init+0x44>)
 8002380:	2231      	movs	r2, #49	; 0x31
 8002382:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <MX_TIM16_Init+0x44>)
 8002386:	2200      	movs	r2, #0
 8002388:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800238a:	4b08      	ldr	r3, [pc, #32]	; (80023ac <MX_TIM16_Init+0x44>)
 800238c:	2200      	movs	r2, #0
 800238e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <MX_TIM16_Init+0x44>)
 8002392:	2200      	movs	r2, #0
 8002394:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002396:	4805      	ldr	r0, [pc, #20]	; (80023ac <MX_TIM16_Init+0x44>)
 8002398:	f004 fc8a 	bl	8006cb0 <HAL_TIM_Base_Init>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80023a2:	f000 f9c5 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20000bf4 	.word	0x20000bf4
 80023b0:	40014400 	.word	0x40014400

080023b4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80023b8:	4b10      	ldr	r3, [pc, #64]	; (80023fc <MX_TIM17_Init+0x48>)
 80023ba:	4a11      	ldr	r2, [pc, #68]	; (8002400 <MX_TIM17_Init+0x4c>)
 80023bc:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 7200-1;
 80023be:	4b0f      	ldr	r3, [pc, #60]	; (80023fc <MX_TIM17_Init+0x48>)
 80023c0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80023c4:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c6:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <MX_TIM17_Init+0x48>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 5000-1;
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <MX_TIM17_Init+0x48>)
 80023ce:	f241 3287 	movw	r2, #4999	; 0x1387
 80023d2:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023d4:	4b09      	ldr	r3, [pc, #36]	; (80023fc <MX_TIM17_Init+0x48>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80023da:	4b08      	ldr	r3, [pc, #32]	; (80023fc <MX_TIM17_Init+0x48>)
 80023dc:	2200      	movs	r2, #0
 80023de:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e0:	4b06      	ldr	r3, [pc, #24]	; (80023fc <MX_TIM17_Init+0x48>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80023e6:	4805      	ldr	r0, [pc, #20]	; (80023fc <MX_TIM17_Init+0x48>)
 80023e8:	f004 fc62 	bl	8006cb0 <HAL_TIM_Base_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 80023f2:	f000 f99d 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000a44 	.word	0x20000a44
 8002400:	40014800 	.word	0x40014800

08002404 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002408:	4b14      	ldr	r3, [pc, #80]	; (800245c <MX_USART2_UART_Init+0x58>)
 800240a:	4a15      	ldr	r2, [pc, #84]	; (8002460 <MX_USART2_UART_Init+0x5c>)
 800240c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800240e:	4b13      	ldr	r3, [pc, #76]	; (800245c <MX_USART2_UART_Init+0x58>)
 8002410:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002414:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002416:	4b11      	ldr	r3, [pc, #68]	; (800245c <MX_USART2_UART_Init+0x58>)
 8002418:	2200      	movs	r2, #0
 800241a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800241c:	4b0f      	ldr	r3, [pc, #60]	; (800245c <MX_USART2_UART_Init+0x58>)
 800241e:	2200      	movs	r2, #0
 8002420:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002422:	4b0e      	ldr	r3, [pc, #56]	; (800245c <MX_USART2_UART_Init+0x58>)
 8002424:	2200      	movs	r2, #0
 8002426:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <MX_USART2_UART_Init+0x58>)
 800242a:	220c      	movs	r2, #12
 800242c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242e:	4b0b      	ldr	r3, [pc, #44]	; (800245c <MX_USART2_UART_Init+0x58>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002434:	4b09      	ldr	r3, [pc, #36]	; (800245c <MX_USART2_UART_Init+0x58>)
 8002436:	2200      	movs	r2, #0
 8002438:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800243a:	4b08      	ldr	r3, [pc, #32]	; (800245c <MX_USART2_UART_Init+0x58>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <MX_USART2_UART_Init+0x58>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002446:	4805      	ldr	r0, [pc, #20]	; (800245c <MX_USART2_UART_Init+0x58>)
 8002448:	f005 f94a 	bl	80076e0 <HAL_UART_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002452:	f000 f96d 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000b70 	.word	0x20000b70
 8002460:	40004400 	.word	0x40004400

08002464 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800246a:	4b0c      	ldr	r3, [pc, #48]	; (800249c <MX_DMA_Init+0x38>)
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	4a0b      	ldr	r2, [pc, #44]	; (800249c <MX_DMA_Init+0x38>)
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	6153      	str	r3, [r2, #20]
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <MX_DMA_Init+0x38>)
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002482:	2200      	movs	r2, #0
 8002484:	2100      	movs	r1, #0
 8002486:	200d      	movs	r0, #13
 8002488:	f002 fa45 	bl	8004916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800248c:	200d      	movs	r0, #13
 800248e:	f002 fa5e 	bl	800494e <HAL_NVIC_EnableIRQ>

}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	; 0x28
 80024a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a6:	f107 0314 	add.w	r3, r7, #20
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	4b75      	ldr	r3, [pc, #468]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	4a74      	ldr	r2, [pc, #464]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80024c0:	6153      	str	r3, [r2, #20]
 80024c2:	4b72      	ldr	r3, [pc, #456]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024ce:	4b6f      	ldr	r3, [pc, #444]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	4a6e      	ldr	r2, [pc, #440]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024d8:	6153      	str	r3, [r2, #20]
 80024da:	4b6c      	ldr	r3, [pc, #432]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e6:	4b69      	ldr	r3, [pc, #420]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024e8:	695b      	ldr	r3, [r3, #20]
 80024ea:	4a68      	ldr	r2, [pc, #416]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024f0:	6153      	str	r3, [r2, #20]
 80024f2:	4b66      	ldr	r3, [pc, #408]	; (800268c <MX_GPIO_Init+0x1ec>)
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	4b63      	ldr	r3, [pc, #396]	; (800268c <MX_GPIO_Init+0x1ec>)
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	4a62      	ldr	r2, [pc, #392]	; (800268c <MX_GPIO_Init+0x1ec>)
 8002504:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002508:	6153      	str	r3, [r2, #20]
 800250a:	4b60      	ldr	r3, [pc, #384]	; (800268c <MX_GPIO_Init+0x1ec>)
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD5_Pin|LD4_Pin|lcd_D6_Pin 
 8002516:	2200      	movs	r2, #0
 8002518:	f44f 51f1 	mov.w	r1, #7712	; 0x1e20
 800251c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002520:	f003 f812 	bl	8005548 <HAL_GPIO_WritePin>
                          |lcd_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|lcd_D4_Pin|LD3_Pin|lcd_D5_Pin, GPIO_PIN_RESET);
 8002524:	2200      	movs	r2, #0
 8002526:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 800252a:	4859      	ldr	r0, [pc, #356]	; (8002690 <MX_GPIO_Init+0x1f0>)
 800252c:	f003 f80c 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, lcd_blown_Pin|lcd_RS_Pin|lcd_E_Pin, GPIO_PIN_RESET);
 8002530:	2200      	movs	r2, #0
 8002532:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8002536:	4857      	ldr	r0, [pc, #348]	; (8002694 <MX_GPIO_Init+0x1f4>)
 8002538:	f003 f806 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800253c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002542:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800254c:	f107 0314 	add.w	r3, r7, #20
 8002550:	4619      	mov	r1, r3
 8002552:	484f      	ldr	r0, [pc, #316]	; (8002690 <MX_GPIO_Init+0x1f0>)
 8002554:	f002 fe56 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD5_Pin|LD4_Pin;
 8002558:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 800255c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800255e:	2301      	movs	r3, #1
 8002560:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002562:	2300      	movs	r3, #0
 8002564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002566:	2300      	movs	r3, #0
 8002568:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256a:	f107 0314 	add.w	r3, r7, #20
 800256e:	4619      	mov	r1, r3
 8002570:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002574:	f002 fe46 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_mid_Pin */
  GPIO_InitStruct.Pin = btn_mid_Pin;
 8002578:	2340      	movs	r3, #64	; 0x40
 800257a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800257c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002582:	2301      	movs	r3, #1
 8002584:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_mid_GPIO_Port, &GPIO_InitStruct);
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4619      	mov	r1, r3
 800258c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002590:	f002 fe38 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_right_Pin */
  GPIO_InitStruct.Pin = btn_right_Pin;
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002598:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800259c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800259e:	2301      	movs	r3, #1
 80025a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_right_GPIO_Port, &GPIO_InitStruct);
 80025a2:	f107 0314 	add.w	r3, r7, #20
 80025a6:	4619      	mov	r1, r3
 80025a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ac:	f002 fe2a 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD3_Pin;
 80025b0:	2390      	movs	r3, #144	; 0x90
 80025b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b4:	2301      	movs	r3, #1
 80025b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025bc:	2300      	movs	r3, #0
 80025be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	4619      	mov	r1, r3
 80025c6:	4832      	ldr	r0, [pc, #200]	; (8002690 <MX_GPIO_Init+0x1f0>)
 80025c8:	f002 fe1c 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pins : btn_down_Pin btn_left_Pin btn_up_Pin */
  GPIO_InitStruct.Pin = btn_down_Pin|btn_left_Pin|btn_up_Pin;
 80025cc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80025d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025d2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80025d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025d8:	2301      	movs	r3, #1
 80025da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025dc:	f107 0314 	add.w	r3, r7, #20
 80025e0:	4619      	mov	r1, r3
 80025e2:	482c      	ldr	r0, [pc, #176]	; (8002694 <MX_GPIO_Init+0x1f4>)
 80025e4:	f002 fe0e 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pin : lcd_blown_Pin */
  GPIO_InitStruct.Pin = lcd_blown_Pin;
 80025e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80025ee:	2311      	movs	r3, #17
 80025f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	2300      	movs	r3, #0
 80025f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(lcd_blown_GPIO_Port, &GPIO_InitStruct);
 80025fa:	f107 0314 	add.w	r3, r7, #20
 80025fe:	4619      	mov	r1, r3
 8002600:	4824      	ldr	r0, [pc, #144]	; (8002694 <MX_GPIO_Init+0x1f4>)
 8002602:	f002 fdff 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_RS_Pin lcd_E_Pin */
  GPIO_InitStruct.Pin = lcd_RS_Pin|lcd_E_Pin;
 8002606:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800260a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260c:	2301      	movs	r3, #1
 800260e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	2300      	movs	r3, #0
 8002612:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002614:	2300      	movs	r3, #0
 8002616:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	4619      	mov	r1, r3
 800261e:	481d      	ldr	r0, [pc, #116]	; (8002694 <MX_GPIO_Init+0x1f4>)
 8002620:	f002 fdf0 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_D4_Pin lcd_D5_Pin */
  GPIO_InitStruct.Pin = lcd_D4_Pin|lcd_D5_Pin;
 8002624:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800262a:	2311      	movs	r3, #17
 800262c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002632:	2300      	movs	r3, #0
 8002634:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002636:	f107 0314 	add.w	r3, r7, #20
 800263a:	4619      	mov	r1, r3
 800263c:	4814      	ldr	r0, [pc, #80]	; (8002690 <MX_GPIO_Init+0x1f0>)
 800263e:	f002 fde1 	bl	8005204 <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_D6_Pin lcd_D7_Pin */
  GPIO_InitStruct.Pin = lcd_D6_Pin|lcd_D7_Pin;
 8002642:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002648:	2311      	movs	r3, #17
 800264a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002654:	f107 0314 	add.w	r3, r7, #20
 8002658:	4619      	mov	r1, r3
 800265a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800265e:	f002 fdd1 	bl	8005204 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002662:	2200      	movs	r2, #0
 8002664:	2100      	movs	r1, #0
 8002666:	2017      	movs	r0, #23
 8002668:	f002 f955 	bl	8004916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800266c:	2017      	movs	r0, #23
 800266e:	f002 f96e 	bl	800494e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2100      	movs	r1, #0
 8002676:	2028      	movs	r0, #40	; 0x28
 8002678:	f002 f94d 	bl	8004916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800267c:	2028      	movs	r0, #40	; 0x28
 800267e:	f002 f966 	bl	800494e <HAL_NVIC_EnableIRQ>

}
 8002682:	bf00      	nop
 8002684:	3728      	adds	r7, #40	; 0x28
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40021000 	.word	0x40021000
 8002690:	48000800 	.word	0x48000800
 8002694:	48000400 	.word	0x48000400

08002698 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this interrupt
	if(htim == &htim16){
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a0e      	ldr	r2, [pc, #56]	; (80026dc <HAL_TIM_PeriodElapsedCallback+0x44>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d103      	bne.n	80026b0 <HAL_TIM_PeriodElapsedCallback+0x18>
		adc_timer_flag = 1;
 80026a8:	4b0d      	ldr	r3, [pc, #52]	; (80026e0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	701a      	strb	r2, [r3, #0]
	} else if (htim == &htim17){
		DisplayState.RefreshFlag = 1;
	} else if (htim == &htim15){
		us_10 = 1;
	}
}
 80026ae:	e00e      	b.n	80026ce <HAL_TIM_PeriodElapsedCallback+0x36>
	} else if (htim == &htim17){
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a0c      	ldr	r2, [pc, #48]	; (80026e4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d103      	bne.n	80026c0 <HAL_TIM_PeriodElapsedCallback+0x28>
		DisplayState.RefreshFlag = 1;
 80026b8:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80026ba:	2201      	movs	r2, #1
 80026bc:	71da      	strb	r2, [r3, #7]
}
 80026be:	e006      	b.n	80026ce <HAL_TIM_PeriodElapsedCallback+0x36>
	} else if (htim == &htim15){
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a0a      	ldr	r2, [pc, #40]	; (80026ec <HAL_TIM_PeriodElapsedCallback+0x54>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d102      	bne.n	80026ce <HAL_TIM_PeriodElapsedCallback+0x36>
		us_10 = 1;
 80026c8:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80026ca:	2201      	movs	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	20000bf4 	.word	0x20000bf4
 80026e0:	2000003f 	.word	0x2000003f
 80026e4:	20000a44 	.word	0x20000a44
 80026e8:	200009d8 	.word	0x200009d8
 80026ec:	200009f8 	.word	0x200009f8
 80026f0:	20000045 	.word	0x20000045

080026f4 <Delay_us_10>:

void Delay_us_10(uint8_t tens)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
	uint8_t us_10_counter = 0;
 80026fe:	2300      	movs	r3, #0
 8002700:	73fb      	strb	r3, [r7, #15]
	while(us_10_counter < tens)
 8002702:	e009      	b.n	8002718 <Delay_us_10+0x24>
	{
		if(us_10){
 8002704:	4b09      	ldr	r3, [pc, #36]	; (800272c <Delay_us_10+0x38>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d005      	beq.n	8002718 <Delay_us_10+0x24>
			us_10_counter ++;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	3301      	adds	r3, #1
 8002710:	73fb      	strb	r3, [r7, #15]
			us_10 = 0;
 8002712:	4b06      	ldr	r3, [pc, #24]	; (800272c <Delay_us_10+0x38>)
 8002714:	2200      	movs	r2, #0
 8002716:	701a      	strb	r2, [r3, #0]
	while(us_10_counter < tens)
 8002718:	7bfa      	ldrb	r2, [r7, #15]
 800271a:	79fb      	ldrb	r3, [r7, #7]
 800271c:	429a      	cmp	r2, r3
 800271e:	d3f1      	bcc.n	8002704 <Delay_us_10+0x10>
		}
	}
}
 8002720:	bf00      	nop
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	20000045 	.word	0x20000045

08002730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002746:	4b0f      	ldr	r3, [pc, #60]	; (8002784 <HAL_MspInit+0x44>)
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	4a0e      	ldr	r2, [pc, #56]	; (8002784 <HAL_MspInit+0x44>)
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	6193      	str	r3, [r2, #24]
 8002752:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <HAL_MspInit+0x44>)
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	607b      	str	r3, [r7, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800275e:	4b09      	ldr	r3, [pc, #36]	; (8002784 <HAL_MspInit+0x44>)
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	4a08      	ldr	r2, [pc, #32]	; (8002784 <HAL_MspInit+0x44>)
 8002764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002768:	61d3      	str	r3, [r2, #28]
 800276a:	4b06      	ldr	r3, [pc, #24]	; (8002784 <HAL_MspInit+0x44>)
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002772:	603b      	str	r3, [r7, #0]
 8002774:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002776:	2007      	movs	r0, #7
 8002778:	f002 f8c2 	bl	8004900 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40021000 	.word	0x40021000

08002788 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08a      	sub	sp, #40	; 0x28
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002790:	f107 0314 	add.w	r3, r7, #20
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027a8:	d124      	bne.n	80027f4 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80027aa:	4b14      	ldr	r3, [pc, #80]	; (80027fc <HAL_ADC_MspInit+0x74>)
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	4a13      	ldr	r2, [pc, #76]	; (80027fc <HAL_ADC_MspInit+0x74>)
 80027b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b4:	6153      	str	r3, [r2, #20]
 80027b6:	4b11      	ldr	r3, [pc, #68]	; (80027fc <HAL_ADC_MspInit+0x74>)
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027be:	613b      	str	r3, [r7, #16]
 80027c0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c2:	4b0e      	ldr	r3, [pc, #56]	; (80027fc <HAL_ADC_MspInit+0x74>)
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	4a0d      	ldr	r2, [pc, #52]	; (80027fc <HAL_ADC_MspInit+0x74>)
 80027c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027cc:	6153      	str	r3, [r2, #20]
 80027ce:	4b0b      	ldr	r3, [pc, #44]	; (80027fc <HAL_ADC_MspInit+0x74>)
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027da:	2301      	movs	r3, #1
 80027dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027de:	2303      	movs	r3, #3
 80027e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e6:	f107 0314 	add.w	r3, r7, #20
 80027ea:	4619      	mov	r1, r3
 80027ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027f0:	f002 fd08 	bl	8005204 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027f4:	bf00      	nop
 80027f6:	3728      	adds	r7, #40	; 0x28
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40021000 	.word	0x40021000

08002800 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b08a      	sub	sp, #40	; 0x28
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002808:	f107 0314 	add.w	r3, r7, #20
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	605a      	str	r2, [r3, #4]
 8002812:	609a      	str	r2, [r3, #8]
 8002814:	60da      	str	r2, [r3, #12]
 8002816:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a2c      	ldr	r2, [pc, #176]	; (80028d0 <HAL_DAC_MspInit+0xd0>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d152      	bne.n	80028c8 <HAL_DAC_MspInit+0xc8>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002822:	4b2c      	ldr	r3, [pc, #176]	; (80028d4 <HAL_DAC_MspInit+0xd4>)
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	4a2b      	ldr	r2, [pc, #172]	; (80028d4 <HAL_DAC_MspInit+0xd4>)
 8002828:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800282c:	61d3      	str	r3, [r2, #28]
 800282e:	4b29      	ldr	r3, [pc, #164]	; (80028d4 <HAL_DAC_MspInit+0xd4>)
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002836:	613b      	str	r3, [r7, #16]
 8002838:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800283a:	4b26      	ldr	r3, [pc, #152]	; (80028d4 <HAL_DAC_MspInit+0xd4>)
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	4a25      	ldr	r2, [pc, #148]	; (80028d4 <HAL_DAC_MspInit+0xd4>)
 8002840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002844:	6153      	str	r3, [r2, #20]
 8002846:	4b23      	ldr	r3, [pc, #140]	; (80028d4 <HAL_DAC_MspInit+0xd4>)
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002852:	2310      	movs	r3, #16
 8002854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002856:	2303      	movs	r3, #3
 8002858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285e:	f107 0314 	add.w	r3, r7, #20
 8002862:	4619      	mov	r1, r3
 8002864:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002868:	f002 fccc 	bl	8005204 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800286c:	4b1a      	ldr	r3, [pc, #104]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 800286e:	4a1b      	ldr	r2, [pc, #108]	; (80028dc <HAL_DAC_MspInit+0xdc>)
 8002870:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002872:	4b19      	ldr	r3, [pc, #100]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 8002874:	2210      	movs	r2, #16
 8002876:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002878:	4b17      	ldr	r3, [pc, #92]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 800287a:	2200      	movs	r2, #0
 800287c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800287e:	4b16      	ldr	r3, [pc, #88]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 8002880:	2280      	movs	r2, #128	; 0x80
 8002882:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002884:	4b14      	ldr	r3, [pc, #80]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 8002886:	f44f 7200 	mov.w	r2, #512	; 0x200
 800288a:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800288c:	4b12      	ldr	r3, [pc, #72]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 800288e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002892:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002894:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 8002896:	2220      	movs	r2, #32
 8002898:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800289a:	4b0f      	ldr	r3, [pc, #60]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 800289c:	2200      	movs	r2, #0
 800289e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80028a0:	480d      	ldr	r0, [pc, #52]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 80028a2:	f002 fa84 	bl	8004dae <HAL_DMA_Init>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_DAC_MspInit+0xb0>
    {
      Error_Handler();
 80028ac:	f7ff ff40 	bl	8002730 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 80028b0:	4b0b      	ldr	r3, [pc, #44]	; (80028e0 <HAL_DAC_MspInit+0xe0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0a      	ldr	r2, [pc, #40]	; (80028e0 <HAL_DAC_MspInit+0xe0>)
 80028b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028ba:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a06      	ldr	r2, [pc, #24]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 80028c0:	609a      	str	r2, [r3, #8]
 80028c2:	4a05      	ldr	r2, [pc, #20]	; (80028d8 <HAL_DAC_MspInit+0xd8>)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80028c8:	bf00      	nop
 80028ca:	3728      	adds	r7, #40	; 0x28
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40007400 	.word	0x40007400
 80028d4:	40021000 	.word	0x40021000
 80028d8:	20000a90 	.word	0x20000a90
 80028dc:	40020030 	.word	0x40020030
 80028e0:	40010000 	.word	0x40010000

080028e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028f4:	d114      	bne.n	8002920 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028f6:	4b33      	ldr	r3, [pc, #204]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	4a32      	ldr	r2, [pc, #200]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	61d3      	str	r3, [r2, #28]
 8002902:	4b30      	ldr	r3, [pc, #192]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	617b      	str	r3, [r7, #20]
 800290c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800290e:	2200      	movs	r2, #0
 8002910:	2100      	movs	r1, #0
 8002912:	201c      	movs	r0, #28
 8002914:	f001 ffff 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002918:	201c      	movs	r0, #28
 800291a:	f002 f818 	bl	800494e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800291e:	e04c      	b.n	80029ba <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM15)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a28      	ldr	r2, [pc, #160]	; (80029c8 <HAL_TIM_Base_MspInit+0xe4>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d114      	bne.n	8002954 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800292a:	4b26      	ldr	r3, [pc, #152]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	4a25      	ldr	r2, [pc, #148]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002930:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002934:	6193      	str	r3, [r2, #24]
 8002936:	4b23      	ldr	r3, [pc, #140]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002942:	2200      	movs	r2, #0
 8002944:	2100      	movs	r1, #0
 8002946:	2018      	movs	r0, #24
 8002948:	f001 ffe5 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800294c:	2018      	movs	r0, #24
 800294e:	f001 fffe 	bl	800494e <HAL_NVIC_EnableIRQ>
}
 8002952:	e032      	b.n	80029ba <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a1c      	ldr	r2, [pc, #112]	; (80029cc <HAL_TIM_Base_MspInit+0xe8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d114      	bne.n	8002988 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800295e:	4b19      	ldr	r3, [pc, #100]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	4a18      	ldr	r2, [pc, #96]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002968:	6193      	str	r3, [r2, #24]
 800296a:	4b16      	ldr	r3, [pc, #88]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002976:	2200      	movs	r2, #0
 8002978:	2100      	movs	r1, #0
 800297a:	2019      	movs	r0, #25
 800297c:	f001 ffcb 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002980:	2019      	movs	r0, #25
 8002982:	f001 ffe4 	bl	800494e <HAL_NVIC_EnableIRQ>
}
 8002986:	e018      	b.n	80029ba <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM17)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a10      	ldr	r2, [pc, #64]	; (80029d0 <HAL_TIM_Base_MspInit+0xec>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d113      	bne.n	80029ba <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002992:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	4a0b      	ldr	r2, [pc, #44]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002998:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800299c:	6193      	str	r3, [r2, #24]
 800299e:	4b09      	ldr	r3, [pc, #36]	; (80029c4 <HAL_TIM_Base_MspInit+0xe0>)
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029a6:	60bb      	str	r3, [r7, #8]
 80029a8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80029aa:	2200      	movs	r2, #0
 80029ac:	2100      	movs	r1, #0
 80029ae:	201a      	movs	r0, #26
 80029b0:	f001 ffb1 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80029b4:	201a      	movs	r0, #26
 80029b6:	f001 ffca 	bl	800494e <HAL_NVIC_EnableIRQ>
}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40014000 	.word	0x40014000
 80029cc:	40014400 	.word	0x40014400
 80029d0:	40014800 	.word	0x40014800

080029d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	; 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a1b      	ldr	r2, [pc, #108]	; (8002a60 <HAL_UART_MspInit+0x8c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d130      	bne.n	8002a58 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029f6:	4b1b      	ldr	r3, [pc, #108]	; (8002a64 <HAL_UART_MspInit+0x90>)
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	4a1a      	ldr	r2, [pc, #104]	; (8002a64 <HAL_UART_MspInit+0x90>)
 80029fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a00:	61d3      	str	r3, [r2, #28]
 8002a02:	4b18      	ldr	r3, [pc, #96]	; (8002a64 <HAL_UART_MspInit+0x90>)
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0a:	613b      	str	r3, [r7, #16]
 8002a0c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0e:	4b15      	ldr	r3, [pc, #84]	; (8002a64 <HAL_UART_MspInit+0x90>)
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	4a14      	ldr	r2, [pc, #80]	; (8002a64 <HAL_UART_MspInit+0x90>)
 8002a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a18:	6153      	str	r3, [r2, #20]
 8002a1a:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <HAL_UART_MspInit+0x90>)
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a22:	60fb      	str	r3, [r7, #12]
 8002a24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002a26:	230c      	movs	r3, #12
 8002a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a32:	2300      	movs	r3, #0
 8002a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a36:	2307      	movs	r3, #7
 8002a38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3a:	f107 0314 	add.w	r3, r7, #20
 8002a3e:	4619      	mov	r1, r3
 8002a40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a44:	f002 fbde 	bl	8005204 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	2026      	movs	r0, #38	; 0x26
 8002a4e:	f001 ff62 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a52:	2026      	movs	r0, #38	; 0x26
 8002a54:	f001 ff7b 	bl	800494e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a58:	bf00      	nop
 8002a5a:	3728      	adds	r7, #40	; 0x28
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40004400 	.word	0x40004400
 8002a64:	40021000 	.word	0x40021000

08002a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a7a:	e7fe      	b.n	8002a7a <HardFault_Handler+0x4>

08002a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a80:	e7fe      	b.n	8002a80 <MemManage_Handler+0x4>

08002a82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a82:	b480      	push	{r7}
 8002a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a86:	e7fe      	b.n	8002a86 <BusFault_Handler+0x4>

08002a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a8c:	e7fe      	b.n	8002a8c <UsageFault_Handler+0x4>

08002a8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aa0:	bf00      	nop
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002abc:	f000 fc5c 	bl	8003378 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ac0:	bf00      	nop
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002ac8:	4802      	ldr	r0, [pc, #8]	; (8002ad4 <DMA1_Channel3_IRQHandler+0x10>)
 8002aca:	f002 fa8d 	bl	8004fe8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000a90 	.word	0x20000a90

08002ad8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002adc:	2040      	movs	r0, #64	; 0x40
 8002ade:	f002 fd65 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002ae2:	2080      	movs	r0, #128	; 0x80
 8002ae4:	f002 fd62 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002ae8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002aec:	f002 fd5e 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002af0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002af4:	f002 fd5a 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002af8:	bf00      	nop
 8002afa:	bd80      	pop	{r7, pc}

08002afc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break and TIM15 interrupts.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8002b00:	4802      	ldr	r0, [pc, #8]	; (8002b0c <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8002b02:	f004 fa05 	bl	8006f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	200009f8 	.word	0x200009f8

08002b10 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002b14:	4802      	ldr	r0, [pc, #8]	; (8002b20 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002b16:	f004 f9fb 	bl	8006f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000bf4 	.word	0x20000bf4

08002b24 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002b28:	4802      	ldr	r0, [pc, #8]	; (8002b34 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002b2a:	f004 f9f1 	bl	8006f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000a44 	.word	0x20000a44

08002b38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b3c:	4802      	ldr	r0, [pc, #8]	; (8002b48 <TIM2_IRQHandler+0x10>)
 8002b3e:	f004 f9e7 	bl	8006f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	20000b24 	.word	0x20000b24

08002b4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b50:	4802      	ldr	r0, [pc, #8]	; (8002b5c <USART2_IRQHandler+0x10>)
 8002b52:	f004 fef5 	bl	8007940 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000b70 	.word	0x20000b70

08002b60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002b64:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002b68:	f002 fd20 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002b6c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002b70:	f002 fd1c 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b74:	bf00      	nop
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b7c:	4b06      	ldr	r3, [pc, #24]	; (8002b98 <SystemInit+0x20>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b82:	4a05      	ldr	r2, [pc, #20]	; (8002b98 <SystemInit+0x20>)
 8002b84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	e000ed00 	.word	0xe000ed00

08002b9c <UART_Main_Function>:
uint8_t rx_bytes[10] = {0};
uint8_t rx_bytes_counter = 0;
uint8_t count = 0;

void UART_Main_Function()
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
	if(rx_stored[0] != '\n' && rx_stored[0] != '\0' && rx_stored[0] != 0x0a)
 8002ba0:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <UART_Main_Function+0x88>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b0a      	cmp	r3, #10
 8002ba6:	d03b      	beq.n	8002c20 <UART_Main_Function+0x84>
 8002ba8:	4b1e      	ldr	r3, [pc, #120]	; (8002c24 <UART_Main_Function+0x88>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d037      	beq.n	8002c20 <UART_Main_Function+0x84>
 8002bb0:	4b1c      	ldr	r3, [pc, #112]	; (8002c24 <UART_Main_Function+0x88>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b0a      	cmp	r3, #10
 8002bb6:	d033      	beq.n	8002c20 <UART_Main_Function+0x84>
	{
	  rx_bytes[rx_bytes_counter] = rx_stored[0];
 8002bb8:	4b1b      	ldr	r3, [pc, #108]	; (8002c28 <UART_Main_Function+0x8c>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4b19      	ldr	r3, [pc, #100]	; (8002c24 <UART_Main_Function+0x88>)
 8002bc0:	7819      	ldrb	r1, [r3, #0]
 8002bc2:	4b1a      	ldr	r3, [pc, #104]	; (8002c2c <UART_Main_Function+0x90>)
 8002bc4:	5499      	strb	r1, [r3, r2]
	  if(rx_bytes_counter == 0 && rx_stored[0] == '@'){
 8002bc6:	4b18      	ldr	r3, [pc, #96]	; (8002c28 <UART_Main_Function+0x8c>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10d      	bne.n	8002bea <UART_Main_Function+0x4e>
 8002bce:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <UART_Main_Function+0x88>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b40      	cmp	r3, #64	; 0x40
 8002bd4:	d109      	bne.n	8002bea <UART_Main_Function+0x4e>
		  rx_bytes_counter = 0;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <UART_Main_Function+0x8c>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	701a      	strb	r2, [r3, #0]
		  rx_bytes_counter++;
 8002bdc:	4b12      	ldr	r3, [pc, #72]	; (8002c28 <UART_Main_Function+0x8c>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	3301      	adds	r3, #1
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	4b10      	ldr	r3, [pc, #64]	; (8002c28 <UART_Main_Function+0x8c>)
 8002be6:	701a      	strb	r2, [r3, #0]
			  UART_Interpret_Rx_Message(rx_bytes, rx_bytes_counter);
			  rx_bytes_counter = 0;
		  }
	  }
	}
}
 8002be8:	e01a      	b.n	8002c20 <UART_Main_Function+0x84>
	  } else if(rx_bytes_counter > 0){
 8002bea:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <UART_Main_Function+0x8c>)
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d016      	beq.n	8002c20 <UART_Main_Function+0x84>
		  rx_bytes_counter++;
 8002bf2:	4b0d      	ldr	r3, [pc, #52]	; (8002c28 <UART_Main_Function+0x8c>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	4b0b      	ldr	r3, [pc, #44]	; (8002c28 <UART_Main_Function+0x8c>)
 8002bfc:	701a      	strb	r2, [r3, #0]
		  if(UART_Rx_Complete(rx_stored[0]))
 8002bfe:	4b09      	ldr	r3, [pc, #36]	; (8002c24 <UART_Main_Function+0x88>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 f814 	bl	8002c30 <UART_Rx_Complete>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <UART_Main_Function+0x84>
			  UART_Interpret_Rx_Message(rx_bytes, rx_bytes_counter);
 8002c0e:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <UART_Main_Function+0x8c>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	4619      	mov	r1, r3
 8002c14:	4805      	ldr	r0, [pc, #20]	; (8002c2c <UART_Main_Function+0x90>)
 8002c16:	f000 f81d 	bl	8002c54 <UART_Interpret_Rx_Message>
			  rx_bytes_counter = 0;
 8002c1a:	4b03      	ldr	r3, [pc, #12]	; (8002c28 <UART_Main_Function+0x8c>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
}
 8002c20:	bf00      	nop
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20000c40 	.word	0x20000c40
 8002c28:	20000052 	.word	0x20000052
 8002c2c:	20000048 	.word	0x20000048

08002c30 <UART_Rx_Complete>:

bool UART_Rx_Complete(uint8_t last_byte)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	71fb      	strb	r3, [r7, #7]
	if(last_byte == '!')
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	2b21      	cmp	r3, #33	; 0x21
 8002c3e:	d101      	bne.n	8002c44 <UART_Rx_Complete+0x14>
	{
		return true;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e000      	b.n	8002c46 <UART_Rx_Complete+0x16>
	}
	else
	{
		return false;
 8002c44:	2300      	movs	r3, #0
	}
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
	...

08002c54 <UART_Interpret_Rx_Message>:

void UART_Interpret_Rx_Message(uint8_t *rx_array, uint8_t length)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	70fb      	strb	r3, [r7, #3]

	if(length > 7)
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	2b07      	cmp	r3, #7
 8002c64:	d95d      	bls.n	8002d22 <UART_Interpret_Rx_Message+0xce>
	{
		if(rx_array[2] == '*')
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3302      	adds	r3, #2
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b2a      	cmp	r3, #42	; 0x2a
 8002c6e:	d12d      	bne.n	8002ccc <UART_Interpret_Rx_Message+0x78>
		{
			// Requests
			switch(rx_array[4])
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	3304      	adds	r3, #4
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b6d      	cmp	r3, #109	; 0x6d
 8002c78:	d002      	beq.n	8002c80 <UART_Interpret_Rx_Message+0x2c>
 8002c7a:	2b73      	cmp	r3, #115	; 0x73
 8002c7c:	d007      	beq.n	8002c8e <UART_Interpret_Rx_Message+0x3a>
					}
					UART_Request_Status();
					break;
				default:
					// Problems
					break;
 8002c7e:	e050      	b.n	8002d22 <UART_Interpret_Rx_Message+0xce>
					UART_Request_Measurement(rx_array[6]);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3306      	adds	r3, #6
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 f874 	bl	8002d74 <UART_Request_Measurement>
					break;
 8002c8c:	e049      	b.n	8002d22 <UART_Interpret_Rx_Message+0xce>
					if(rx_array[6] == '1'){
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3306      	adds	r3, #6
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b31      	cmp	r3, #49	; 0x31
 8002c96:	d10a      	bne.n	8002cae <UART_Interpret_Rx_Message+0x5a>
						if(!OutputState.On) DAC_Start();
 8002c98:	4b24      	ldr	r3, [pc, #144]	; (8002d2c <UART_Interpret_Rx_Message+0xd8>)
 8002c9a:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8002c9e:	f083 0301 	eor.w	r3, r3, #1
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00e      	beq.n	8002cc6 <UART_Interpret_Rx_Message+0x72>
 8002ca8:	f7fe f8e8 	bl	8000e7c <DAC_Start>
 8002cac:	e00b      	b.n	8002cc6 <UART_Interpret_Rx_Message+0x72>
					else if(rx_array[6] == '0'){
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3306      	adds	r3, #6
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b30      	cmp	r3, #48	; 0x30
 8002cb6:	d106      	bne.n	8002cc6 <UART_Interpret_Rx_Message+0x72>
						if(OutputState.On) DAC_Stop();
 8002cb8:	4b1c      	ldr	r3, [pc, #112]	; (8002d2c <UART_Interpret_Rx_Message+0xd8>)
 8002cba:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <UART_Interpret_Rx_Message+0x72>
 8002cc2:	f7fe f901 	bl	8000ec8 <DAC_Stop>
					UART_Request_Status();
 8002cc6:	f000 f9a7 	bl	8003018 <UART_Request_Status>
					break;
 8002cca:	e02a      	b.n	8002d22 <UART_Interpret_Rx_Message+0xce>
			}
		}
		else if(rx_array[2] == '$'){
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3302      	adds	r3, #2
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b24      	cmp	r3, #36	; 0x24
 8002cd4:	d10a      	bne.n	8002cec <UART_Interpret_Rx_Message+0x98>
			// Set Measurement Mode
			UART_Set_Measurement_Mode(rx_array[4], rx_array[5]);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3304      	adds	r3, #4
 8002cda:	781a      	ldrb	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3305      	adds	r3, #5
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4610      	mov	r0, r2
 8002ce6:	f000 f9f5 	bl	80030d4 <UART_Set_Measurement_Mode>
		}else if(rx_array[2] == '#'){
			// Display on LCD
			UART_Display_On_LCD(rx_array[4], rx_array[6]);
		}
	}
}
 8002cea:	e01a      	b.n	8002d22 <UART_Interpret_Rx_Message+0xce>
		}else if(rx_array[2] == '^'){
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3302      	adds	r3, #2
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b5e      	cmp	r3, #94	; 0x5e
 8002cf4:	d105      	bne.n	8002d02 <UART_Interpret_Rx_Message+0xae>
			UART_Set_Output_Parameter(rx_array, length);
 8002cf6:	78fb      	ldrb	r3, [r7, #3]
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 fa2c 	bl	8003158 <UART_Set_Output_Parameter>
}
 8002d00:	e00f      	b.n	8002d22 <UART_Interpret_Rx_Message+0xce>
		}else if(rx_array[2] == '#'){
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	3302      	adds	r3, #2
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b23      	cmp	r3, #35	; 0x23
 8002d0a:	d10a      	bne.n	8002d22 <UART_Interpret_Rx_Message+0xce>
			UART_Display_On_LCD(rx_array[4], rx_array[6]);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	3304      	adds	r3, #4
 8002d10:	781a      	ldrb	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	3306      	adds	r3, #6
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4610      	mov	r0, r2
 8002d1c:	f000 f808 	bl	8002d30 <UART_Display_On_LCD>
}
 8002d20:	e7ff      	b.n	8002d22 <UART_Interpret_Rx_Message+0xce>
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	20000834 	.word	0x20000834

08002d30 <UART_Display_On_LCD>:

void UART_Display_On_LCD(uint8_t rs, uint8_t byte)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	460a      	mov	r2, r1
 8002d3a:	71fb      	strb	r3, [r7, #7]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	71bb      	strb	r3, [r7, #6]
	if(rs == '1'){
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	2b31      	cmp	r3, #49	; 0x31
 8002d44:	d106      	bne.n	8002d54 <UART_Display_On_LCD+0x24>
		// Set print flag; store rs and byte
		DisplayState.PrintFlag = 1;
 8002d46:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <UART_Display_On_LCD+0x40>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	715a      	strb	r2, [r3, #5]
		DisplayState.PrintByte = byte;
 8002d4c:	4a08      	ldr	r2, [pc, #32]	; (8002d70 <UART_Display_On_LCD+0x40>)
 8002d4e:	79bb      	ldrb	r3, [r7, #6]
 8002d50:	7193      	strb	r3, [r2, #6]
	}else if(rs == '0'){
		// Instruction
		LCD_Write_Instruction(byte);
		Delay_us_10(200); // 2ms
	}
}
 8002d52:	e009      	b.n	8002d68 <UART_Display_On_LCD+0x38>
	}else if(rs == '0'){
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	2b30      	cmp	r3, #48	; 0x30
 8002d58:	d106      	bne.n	8002d68 <UART_Display_On_LCD+0x38>
		LCD_Write_Instruction(byte);
 8002d5a:	79bb      	ldrb	r3, [r7, #6]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7fe f98f 	bl	8001080 <LCD_Write_Instruction>
		Delay_us_10(200); // 2ms
 8002d62:	20c8      	movs	r0, #200	; 0xc8
 8002d64:	f7ff fcc6 	bl	80026f4 <Delay_us_10>
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	200009d8 	.word	0x200009d8

08002d74 <UART_Request_Measurement>:

void UART_Request_Measurement(uint8_t parameter)
{
 8002d74:	b590      	push	{r4, r7, lr}
 8002d76:	b087      	sub	sp, #28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	71fb      	strb	r3, [r7, #7]
	uint8_t msg[13] = "@,m,x,xxxx,!\n";
 8002d7e:	4b9f      	ldr	r3, [pc, #636]	; (8002ffc <UART_Request_Measurement+0x288>)
 8002d80:	f107 0408 	add.w	r4, r7, #8
 8002d84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d86:	c407      	stmia	r4!, {r0, r1, r2}
 8002d88:	7023      	strb	r3, [r4, #0]
	switch(parameter){
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	3b61      	subs	r3, #97	; 0x61
 8002d8e:	2b13      	cmp	r3, #19
 8002d90:	f200 8122 	bhi.w	8002fd8 <UART_Request_Measurement+0x264>
 8002d94:	a201      	add	r2, pc, #4	; (adr r2, 8002d9c <UART_Request_Measurement+0x28>)
 8002d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9a:	bf00      	nop
 8002d9c:	08002ded 	.word	0x08002ded
 8002da0:	08002fd9 	.word	0x08002fd9
 8002da4:	08002fd9 	.word	0x08002fd9
 8002da8:	08002fd9 	.word	0x08002fd9
 8002dac:	08002fd9 	.word	0x08002fd9
 8002db0:	08002f35 	.word	0x08002f35
 8002db4:	08002fd9 	.word	0x08002fd9
 8002db8:	08002fd9 	.word	0x08002fd9
 8002dbc:	08002fd9 	.word	0x08002fd9
 8002dc0:	08002fd9 	.word	0x08002fd9
 8002dc4:	08002fd9 	.word	0x08002fd9
 8002dc8:	08002fd9 	.word	0x08002fd9
 8002dcc:	08002fd9 	.word	0x08002fd9
 8002dd0:	08002fd9 	.word	0x08002fd9
 8002dd4:	08002e91 	.word	0x08002e91
 8002dd8:	08002fd9 	.word	0x08002fd9
 8002ddc:	08002fd9 	.word	0x08002fd9
 8002de0:	08002fd9 	.word	0x08002fd9
 8002de4:	08002fd9 	.word	0x08002fd9
 8002de8:	08002fd9 	.word	0x08002fd9
		case 't':
			// Type
			break;
		case 'a':
			// Amplitude (peak-to-peak)
			msg[4] = 'a';
 8002dec:	2361      	movs	r3, #97	; 0x61
 8002dee:	733b      	strb	r3, [r7, #12]
			msg[6] = ((MeasurementState.Amplitude/1000) % 10) + 48;
 8002df0:	4b83      	ldr	r3, [pc, #524]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002df2:	885b      	ldrh	r3, [r3, #2]
 8002df4:	4a83      	ldr	r2, [pc, #524]	; (8003004 <UART_Request_Measurement+0x290>)
 8002df6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfa:	099b      	lsrs	r3, r3, #6
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	4b82      	ldr	r3, [pc, #520]	; (8003008 <UART_Request_Measurement+0x294>)
 8002e00:	fba3 1302 	umull	r1, r3, r3, r2
 8002e04:	08d9      	lsrs	r1, r3, #3
 8002e06:	460b      	mov	r3, r1
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	3330      	adds	r3, #48	; 0x30
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((MeasurementState.Amplitude/100) % 10) + 48;
 8002e1a:	4b79      	ldr	r3, [pc, #484]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002e1c:	885b      	ldrh	r3, [r3, #2]
 8002e1e:	4a7b      	ldr	r2, [pc, #492]	; (800300c <UART_Request_Measurement+0x298>)
 8002e20:	fba2 2303 	umull	r2, r3, r2, r3
 8002e24:	095b      	lsrs	r3, r3, #5
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	4b77      	ldr	r3, [pc, #476]	; (8003008 <UART_Request_Measurement+0x294>)
 8002e2a:	fba3 1302 	umull	r1, r3, r3, r2
 8002e2e:	08d9      	lsrs	r1, r3, #3
 8002e30:	460b      	mov	r3, r1
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	3330      	adds	r3, #48	; 0x30
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((MeasurementState.Amplitude/10) % 10) + 48;
 8002e44:	4b6e      	ldr	r3, [pc, #440]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002e46:	885b      	ldrh	r3, [r3, #2]
 8002e48:	4a6f      	ldr	r2, [pc, #444]	; (8003008 <UART_Request_Measurement+0x294>)
 8002e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4e:	08db      	lsrs	r3, r3, #3
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	4b6d      	ldr	r3, [pc, #436]	; (8003008 <UART_Request_Measurement+0x294>)
 8002e54:	fba3 1302 	umull	r1, r3, r3, r2
 8002e58:	08d9      	lsrs	r1, r3, #3
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	440b      	add	r3, r1
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	3330      	adds	r3, #48	; 0x30
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	743b      	strb	r3, [r7, #16]
			msg[9] = (MeasurementState.Amplitude % 10) + 48;
 8002e6e:	4b64      	ldr	r3, [pc, #400]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002e70:	885a      	ldrh	r2, [r3, #2]
 8002e72:	4b65      	ldr	r3, [pc, #404]	; (8003008 <UART_Request_Measurement+0x294>)
 8002e74:	fba3 1302 	umull	r1, r3, r3, r2
 8002e78:	08d9      	lsrs	r1, r3, #3
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	3330      	adds	r3, #48	; 0x30
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	747b      	strb	r3, [r7, #17]
			break;
 8002e8e:	e0a4      	b.n	8002fda <UART_Request_Measurement+0x266>
		case 'o':
			// Offset
			msg[4] = 'o';
 8002e90:	236f      	movs	r3, #111	; 0x6f
 8002e92:	733b      	strb	r3, [r7, #12]
			msg[6] = ((MeasurementState.Offset/1000) % 10) + 48;
 8002e94:	4b5a      	ldr	r3, [pc, #360]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002e96:	891b      	ldrh	r3, [r3, #8]
 8002e98:	4a5a      	ldr	r2, [pc, #360]	; (8003004 <UART_Request_Measurement+0x290>)
 8002e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9e:	099b      	lsrs	r3, r3, #6
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	4b59      	ldr	r3, [pc, #356]	; (8003008 <UART_Request_Measurement+0x294>)
 8002ea4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ea8:	08d9      	lsrs	r1, r3, #3
 8002eaa:	460b      	mov	r3, r1
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	3330      	adds	r3, #48	; 0x30
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((MeasurementState.Offset/100) % 10) + 48;
 8002ebe:	4b50      	ldr	r3, [pc, #320]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002ec0:	891b      	ldrh	r3, [r3, #8]
 8002ec2:	4a52      	ldr	r2, [pc, #328]	; (800300c <UART_Request_Measurement+0x298>)
 8002ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	4b4e      	ldr	r3, [pc, #312]	; (8003008 <UART_Request_Measurement+0x294>)
 8002ece:	fba3 1302 	umull	r1, r3, r3, r2
 8002ed2:	08d9      	lsrs	r1, r3, #3
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	3330      	adds	r3, #48	; 0x30
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((MeasurementState.Offset/10) % 10) + 48;
 8002ee8:	4b45      	ldr	r3, [pc, #276]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002eea:	891b      	ldrh	r3, [r3, #8]
 8002eec:	4a46      	ldr	r2, [pc, #280]	; (8003008 <UART_Request_Measurement+0x294>)
 8002eee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef2:	08db      	lsrs	r3, r3, #3
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	4b44      	ldr	r3, [pc, #272]	; (8003008 <UART_Request_Measurement+0x294>)
 8002ef8:	fba3 1302 	umull	r1, r3, r3, r2
 8002efc:	08d9      	lsrs	r1, r3, #3
 8002efe:	460b      	mov	r3, r1
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	3330      	adds	r3, #48	; 0x30
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	743b      	strb	r3, [r7, #16]
			msg[9] = (MeasurementState.Offset % 10) + 48;
 8002f12:	4b3b      	ldr	r3, [pc, #236]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002f14:	891a      	ldrh	r2, [r3, #8]
 8002f16:	4b3c      	ldr	r3, [pc, #240]	; (8003008 <UART_Request_Measurement+0x294>)
 8002f18:	fba3 1302 	umull	r1, r3, r3, r2
 8002f1c:	08d9      	lsrs	r1, r3, #3
 8002f1e:	460b      	mov	r3, r1
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	440b      	add	r3, r1
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	3330      	adds	r3, #48	; 0x30
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	747b      	strb	r3, [r7, #17]
			break;
 8002f32:	e052      	b.n	8002fda <UART_Request_Measurement+0x266>
		case 'f':
			// Frequency
			msg[4] = 'f';
 8002f34:	2366      	movs	r3, #102	; 0x66
 8002f36:	733b      	strb	r3, [r7, #12]
			msg[6] = ((MeasurementState.Frequency/1000) % 10) + 48;
 8002f38:	4b31      	ldr	r3, [pc, #196]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002f3a:	889b      	ldrh	r3, [r3, #4]
 8002f3c:	4a31      	ldr	r2, [pc, #196]	; (8003004 <UART_Request_Measurement+0x290>)
 8002f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f42:	099b      	lsrs	r3, r3, #6
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	4b30      	ldr	r3, [pc, #192]	; (8003008 <UART_Request_Measurement+0x294>)
 8002f48:	fba3 1302 	umull	r1, r3, r3, r2
 8002f4c:	08d9      	lsrs	r1, r3, #3
 8002f4e:	460b      	mov	r3, r1
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	3330      	adds	r3, #48	; 0x30
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((MeasurementState.Frequency/100) % 10) + 48;
 8002f62:	4b27      	ldr	r3, [pc, #156]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002f64:	889b      	ldrh	r3, [r3, #4]
 8002f66:	4a29      	ldr	r2, [pc, #164]	; (800300c <UART_Request_Measurement+0x298>)
 8002f68:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6c:	095b      	lsrs	r3, r3, #5
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	4b25      	ldr	r3, [pc, #148]	; (8003008 <UART_Request_Measurement+0x294>)
 8002f72:	fba3 1302 	umull	r1, r3, r3, r2
 8002f76:	08d9      	lsrs	r1, r3, #3
 8002f78:	460b      	mov	r3, r1
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	3330      	adds	r3, #48	; 0x30
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((MeasurementState.Frequency/10) % 10) + 48;
 8002f8c:	4b1c      	ldr	r3, [pc, #112]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002f8e:	889b      	ldrh	r3, [r3, #4]
 8002f90:	4a1d      	ldr	r2, [pc, #116]	; (8003008 <UART_Request_Measurement+0x294>)
 8002f92:	fba2 2303 	umull	r2, r3, r2, r3
 8002f96:	08db      	lsrs	r3, r3, #3
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	4b1b      	ldr	r3, [pc, #108]	; (8003008 <UART_Request_Measurement+0x294>)
 8002f9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002fa0:	08d9      	lsrs	r1, r3, #3
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	440b      	add	r3, r1
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	3330      	adds	r3, #48	; 0x30
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	743b      	strb	r3, [r7, #16]
			msg[9] = (MeasurementState.Frequency % 10) + 48;
 8002fb6:	4b12      	ldr	r3, [pc, #72]	; (8003000 <UART_Request_Measurement+0x28c>)
 8002fb8:	889a      	ldrh	r2, [r3, #4]
 8002fba:	4b13      	ldr	r3, [pc, #76]	; (8003008 <UART_Request_Measurement+0x294>)
 8002fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8002fc0:	08d9      	lsrs	r1, r3, #3
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	3330      	adds	r3, #48	; 0x30
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	747b      	strb	r3, [r7, #17]
			break;
 8002fd6:	e000      	b.n	8002fda <UART_Request_Measurement+0x266>
		case 'c':
			// Temperature
			break;
		default:
			// Problems
			break;
 8002fd8:	bf00      	nop
	}
	HAL_UART_Transmit(&huart2, msg, 13, 10);
 8002fda:	f107 0108 	add.w	r1, r7, #8
 8002fde:	230a      	movs	r3, #10
 8002fe0:	220d      	movs	r2, #13
 8002fe2:	480b      	ldr	r0, [pc, #44]	; (8003010 <UART_Request_Measurement+0x29c>)
 8002fe4:	f004 fbca 	bl	800777c <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8002fe8:	2201      	movs	r2, #1
 8002fea:	490a      	ldr	r1, [pc, #40]	; (8003014 <UART_Request_Measurement+0x2a0>)
 8002fec:	4808      	ldr	r0, [pc, #32]	; (8003010 <UART_Request_Measurement+0x29c>)
 8002fee:	f004 fc59 	bl	80078a4 <HAL_UART_Receive_IT>
}
 8002ff2:	bf00      	nop
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd90      	pop	{r4, r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	08009cb4 	.word	0x08009cb4
 8003000:	20000828 	.word	0x20000828
 8003004:	10624dd3 	.word	0x10624dd3
 8003008:	cccccccd 	.word	0xcccccccd
 800300c:	51eb851f 	.word	0x51eb851f
 8003010:	20000b70 	.word	0x20000b70
 8003014:	20000c44 	.word	0x20000c44

08003018 <UART_Request_Status>:

void UART_Request_Status()
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
	uint8_t msg[11] = "@,xx,x,x,!\n";
 800301e:	4a28      	ldr	r2, [pc, #160]	; (80030c0 <UART_Request_Status+0xa8>)
 8003020:	1d3b      	adds	r3, r7, #4
 8003022:	ca07      	ldmia	r2, {r0, r1, r2}
 8003024:	c303      	stmia	r3!, {r0, r1}
 8003026:	801a      	strh	r2, [r3, #0]
 8003028:	3302      	adds	r3, #2
 800302a:	0c12      	lsrs	r2, r2, #16
 800302c:	701a      	strb	r2, [r3, #0]
	switch(MeasurementState.Mode){
 800302e:	4b25      	ldr	r3, [pc, #148]	; (80030c4 <UART_Request_Status+0xac>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b04      	cmp	r3, #4
 8003034:	d825      	bhi.n	8003082 <UART_Request_Status+0x6a>
 8003036:	a201      	add	r2, pc, #4	; (adr r2, 800303c <UART_Request_Status+0x24>)
 8003038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800303c:	08003051 	.word	0x08003051
 8003040:	08003065 	.word	0x08003065
 8003044:	0800305b 	.word	0x0800305b
 8003048:	0800306f 	.word	0x0800306f
 800304c:	08003079 	.word	0x08003079
		case DV:
			// DV
			msg[2] = 'D';
 8003050:	2344      	movs	r3, #68	; 0x44
 8003052:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'V';
 8003054:	2356      	movs	r3, #86	; 0x56
 8003056:	71fb      	strb	r3, [r7, #7]
			break;
 8003058:	e014      	b.n	8003084 <UART_Request_Status+0x6c>
		case AV:
			// AV
			msg[2] = 'A';
 800305a:	2341      	movs	r3, #65	; 0x41
 800305c:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'V';
 800305e:	2356      	movs	r3, #86	; 0x56
 8003060:	71fb      	strb	r3, [r7, #7]
			break;
 8003062:	e00f      	b.n	8003084 <UART_Request_Status+0x6c>
		case DI:
			// DI
			msg[2] = 'D';
 8003064:	2344      	movs	r3, #68	; 0x44
 8003066:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'I';
 8003068:	2349      	movs	r3, #73	; 0x49
 800306a:	71fb      	strb	r3, [r7, #7]
			break;
 800306c:	e00a      	b.n	8003084 <UART_Request_Status+0x6c>
		case AI:
			// AI
			msg[2] = 'A';
 800306e:	2341      	movs	r3, #65	; 0x41
 8003070:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'I';
 8003072:	2349      	movs	r3, #73	; 0x49
 8003074:	71fb      	strb	r3, [r7, #7]
			break;
 8003076:	e005      	b.n	8003084 <UART_Request_Status+0x6c>
		case TC:
			// TC
			msg[2] = 'T';
 8003078:	2354      	movs	r3, #84	; 0x54
 800307a:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'C';
 800307c:	2343      	movs	r3, #67	; 0x43
 800307e:	71fb      	strb	r3, [r7, #7]
			break;
 8003080:	e000      	b.n	8003084 <UART_Request_Status+0x6c>
		default:
			// Problems
			break;
 8003082:	bf00      	nop
	}
	msg[5] = OutputState.Mode;
 8003084:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <UART_Request_Status+0xb0>)
 8003086:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 800308a:	727b      	strb	r3, [r7, #9]
	if(OutputState.On){
 800308c:	4b0e      	ldr	r3, [pc, #56]	; (80030c8 <UART_Request_Status+0xb0>)
 800308e:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <UART_Request_Status+0x84>
		msg[7] = '1';
 8003096:	2331      	movs	r3, #49	; 0x31
 8003098:	72fb      	strb	r3, [r7, #11]
 800309a:	e001      	b.n	80030a0 <UART_Request_Status+0x88>
	} else {
		msg[7] = '0';
 800309c:	2330      	movs	r3, #48	; 0x30
 800309e:	72fb      	strb	r3, [r7, #11]
	}
	HAL_UART_Transmit(&huart2, msg, 11, 10);
 80030a0:	1d39      	adds	r1, r7, #4
 80030a2:	230a      	movs	r3, #10
 80030a4:	220b      	movs	r2, #11
 80030a6:	4809      	ldr	r0, [pc, #36]	; (80030cc <UART_Request_Status+0xb4>)
 80030a8:	f004 fb68 	bl	800777c <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 80030ac:	2201      	movs	r2, #1
 80030ae:	4908      	ldr	r1, [pc, #32]	; (80030d0 <UART_Request_Status+0xb8>)
 80030b0:	4806      	ldr	r0, [pc, #24]	; (80030cc <UART_Request_Status+0xb4>)
 80030b2:	f004 fbf7 	bl	80078a4 <HAL_UART_Receive_IT>

}
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	08009cc4 	.word	0x08009cc4
 80030c4:	20000828 	.word	0x20000828
 80030c8:	20000834 	.word	0x20000834
 80030cc:	20000b70 	.word	0x20000b70
 80030d0:	20000c44 	.word	0x20000c44

080030d4 <UART_Set_Measurement_Mode>:

void UART_Set_Measurement_Mode(uint8_t key1, uint8_t key2){
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	4603      	mov	r3, r0
 80030dc:	460a      	mov	r2, r1
 80030de:	71fb      	strb	r3, [r7, #7]
 80030e0:	4613      	mov	r3, r2
 80030e2:	71bb      	strb	r3, [r7, #6]
	if(key1 == 'D' && key2 == 'V'){
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	2b44      	cmp	r3, #68	; 0x44
 80030e8:	d106      	bne.n	80030f8 <UART_Set_Measurement_Mode+0x24>
 80030ea:	79bb      	ldrb	r3, [r7, #6]
 80030ec:	2b56      	cmp	r3, #86	; 0x56
 80030ee:	d103      	bne.n	80030f8 <UART_Set_Measurement_Mode+0x24>
		// DC Voltage
		MeasurementState.Mode = DV;
 80030f0:	4b18      	ldr	r3, [pc, #96]	; (8003154 <UART_Set_Measurement_Mode+0x80>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	e026      	b.n	8003146 <UART_Set_Measurement_Mode+0x72>
	} else if (key1 == 'A' && key2 == 'V'){
 80030f8:	79fb      	ldrb	r3, [r7, #7]
 80030fa:	2b41      	cmp	r3, #65	; 0x41
 80030fc:	d106      	bne.n	800310c <UART_Set_Measurement_Mode+0x38>
 80030fe:	79bb      	ldrb	r3, [r7, #6]
 8003100:	2b56      	cmp	r3, #86	; 0x56
 8003102:	d103      	bne.n	800310c <UART_Set_Measurement_Mode+0x38>
		// AC Voltage
		MeasurementState.Mode = AV;
 8003104:	4b13      	ldr	r3, [pc, #76]	; (8003154 <UART_Set_Measurement_Mode+0x80>)
 8003106:	2202      	movs	r2, #2
 8003108:	701a      	strb	r2, [r3, #0]
 800310a:	e01c      	b.n	8003146 <UART_Set_Measurement_Mode+0x72>
	} else if (key1 == 'D' && key2 == 'I'){
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	2b44      	cmp	r3, #68	; 0x44
 8003110:	d106      	bne.n	8003120 <UART_Set_Measurement_Mode+0x4c>
 8003112:	79bb      	ldrb	r3, [r7, #6]
 8003114:	2b49      	cmp	r3, #73	; 0x49
 8003116:	d103      	bne.n	8003120 <UART_Set_Measurement_Mode+0x4c>
		// DC Current
		MeasurementState.Mode = DI;
 8003118:	4b0e      	ldr	r3, [pc, #56]	; (8003154 <UART_Set_Measurement_Mode+0x80>)
 800311a:	2201      	movs	r2, #1
 800311c:	701a      	strb	r2, [r3, #0]
 800311e:	e012      	b.n	8003146 <UART_Set_Measurement_Mode+0x72>
	} else if (key1 == 'A' && key2 == 'I'){
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	2b41      	cmp	r3, #65	; 0x41
 8003124:	d106      	bne.n	8003134 <UART_Set_Measurement_Mode+0x60>
 8003126:	79bb      	ldrb	r3, [r7, #6]
 8003128:	2b49      	cmp	r3, #73	; 0x49
 800312a:	d103      	bne.n	8003134 <UART_Set_Measurement_Mode+0x60>
		// AC Current
		MeasurementState.Mode = AI;
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <UART_Set_Measurement_Mode+0x80>)
 800312e:	2203      	movs	r2, #3
 8003130:	701a      	strb	r2, [r3, #0]
 8003132:	e008      	b.n	8003146 <UART_Set_Measurement_Mode+0x72>
	} else if (key1 == 'T' && key2 == 'C'){
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	2b54      	cmp	r3, #84	; 0x54
 8003138:	d105      	bne.n	8003146 <UART_Set_Measurement_Mode+0x72>
 800313a:	79bb      	ldrb	r3, [r7, #6]
 800313c:	2b43      	cmp	r3, #67	; 0x43
 800313e:	d102      	bne.n	8003146 <UART_Set_Measurement_Mode+0x72>
		// Temperature
		MeasurementState.Mode = TC;
 8003140:	4b04      	ldr	r3, [pc, #16]	; (8003154 <UART_Set_Measurement_Mode+0x80>)
 8003142:	2204      	movs	r2, #4
 8003144:	701a      	strb	r2, [r3, #0]
	}
//	DisplayState.DisplayMeasurementsFlag = true;
	LCD_changeDisplayMode(Measurement);
 8003146:	2001      	movs	r0, #1
 8003148:	f7fe f964 	bl	8001414 <LCD_changeDisplayMode>
}
 800314c:	bf00      	nop
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	20000828 	.word	0x20000828

08003158 <UART_Set_Output_Parameter>:

void UART_Set_Output_Parameter(uint8_t *rx_array, uint8_t length)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	460b      	mov	r3, r1
 8003162:	70fb      	strb	r3, [r7, #3]
	uint8_t param = rx_array[4];
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	791b      	ldrb	r3, [r3, #4]
 8003168:	72fb      	strb	r3, [r7, #11]
	uint8_t val0 = rx_array[6];
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	799b      	ldrb	r3, [r3, #6]
 800316e:	73fb      	strb	r3, [r7, #15]
	uint16_t received_value = 0;
 8003170:	2300      	movs	r3, #0
 8003172:	81bb      	strh	r3, [r7, #12]
	if(rx_array[7] != ','){
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3307      	adds	r3, #7
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b2c      	cmp	r3, #44	; 0x2c
 800317c:	d03d      	beq.n	80031fa <UART_Set_Output_Parameter+0xa2>
		val0 = rx_array[6] - 48;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	3306      	adds	r3, #6
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	3b30      	subs	r3, #48	; 0x30
 8003186:	73fb      	strb	r3, [r7, #15]
		uint8_t val1 = rx_array[7] - 48;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	3307      	adds	r3, #7
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	3b30      	subs	r3, #48	; 0x30
 8003190:	72bb      	strb	r3, [r7, #10]
		uint8_t val2 = rx_array[8] - 48;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	3308      	adds	r3, #8
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	3b30      	subs	r3, #48	; 0x30
 800319a:	727b      	strb	r3, [r7, #9]
		uint8_t val3 = rx_array[9] - 48;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3309      	adds	r3, #9
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	3b30      	subs	r3, #48	; 0x30
 80031a4:	723b      	strb	r3, [r7, #8]
		received_value += val0*1000;
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	0152      	lsls	r2, r2, #5
 80031ae:	1ad2      	subs	r2, r2, r3
 80031b0:	0092      	lsls	r2, r2, #2
 80031b2:	4413      	add	r3, r2
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	89bb      	ldrh	r3, [r7, #12]
 80031ba:	4413      	add	r3, r2
 80031bc:	81bb      	strh	r3, [r7, #12]
		received_value += val1*100;
 80031be:	7abb      	ldrb	r3, [r7, #10]
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	461a      	mov	r2, r3
 80031c4:	0092      	lsls	r2, r2, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	461a      	mov	r2, r3
 80031ca:	0091      	lsls	r1, r2, #2
 80031cc:	461a      	mov	r2, r3
 80031ce:	460b      	mov	r3, r1
 80031d0:	4413      	add	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	89bb      	ldrh	r3, [r7, #12]
 80031d8:	4413      	add	r3, r2
 80031da:	81bb      	strh	r3, [r7, #12]
		received_value += val2*10;
 80031dc:	7a7b      	ldrb	r3, [r7, #9]
 80031de:	b29b      	uxth	r3, r3
 80031e0:	461a      	mov	r2, r3
 80031e2:	0092      	lsls	r2, r2, #2
 80031e4:	4413      	add	r3, r2
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	89bb      	ldrh	r3, [r7, #12]
 80031ec:	4413      	add	r3, r2
 80031ee:	81bb      	strh	r3, [r7, #12]
		received_value += val3;
 80031f0:	7a3b      	ldrb	r3, [r7, #8]
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	89bb      	ldrh	r3, [r7, #12]
 80031f6:	4413      	add	r3, r2
 80031f8:	81bb      	strh	r3, [r7, #12]
	}
	switch(param){
 80031fa:	7afb      	ldrb	r3, [r7, #11]
 80031fc:	3b61      	subs	r3, #97	; 0x61
 80031fe:	2b13      	cmp	r3, #19
 8003200:	d83e      	bhi.n	8003280 <UART_Set_Output_Parameter+0x128>
 8003202:	a201      	add	r2, pc, #4	; (adr r2, 8003208 <UART_Set_Output_Parameter+0xb0>)
 8003204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003208:	08003263 	.word	0x08003263
 800320c:	08003281 	.word	0x08003281
 8003210:	08003281 	.word	0x08003281
 8003214:	08003281 	.word	0x08003281
 8003218:	08003281 	.word	0x08003281
 800321c:	08003277 	.word	0x08003277
 8003220:	08003281 	.word	0x08003281
 8003224:	08003281 	.word	0x08003281
 8003228:	08003281 	.word	0x08003281
 800322c:	08003281 	.word	0x08003281
 8003230:	08003281 	.word	0x08003281
 8003234:	08003281 	.word	0x08003281
 8003238:	08003281 	.word	0x08003281
 800323c:	08003281 	.word	0x08003281
 8003240:	0800326d 	.word	0x0800326d
 8003244:	08003281 	.word	0x08003281
 8003248:	08003281 	.word	0x08003281
 800324c:	08003281 	.word	0x08003281
 8003250:	08003281 	.word	0x08003281
 8003254:	08003259 	.word	0x08003259
		case 't':
			// Type
			OutputState.Mode = val0;
 8003258:	4a0e      	ldr	r2, [pc, #56]	; (8003294 <UART_Set_Output_Parameter+0x13c>)
 800325a:	7bfb      	ldrb	r3, [r7, #15]
 800325c:	f882 3195 	strb.w	r3, [r2, #405]	; 0x195
			break;
 8003260:	e00f      	b.n	8003282 <UART_Set_Output_Parameter+0x12a>
		case 'a':
			// Amplitude
			OutputState.Amplitude = received_value;
 8003262:	4a0c      	ldr	r2, [pc, #48]	; (8003294 <UART_Set_Output_Parameter+0x13c>)
 8003264:	89bb      	ldrh	r3, [r7, #12]
 8003266:	f8a2 3196 	strh.w	r3, [r2, #406]	; 0x196
			break;
 800326a:	e00a      	b.n	8003282 <UART_Set_Output_Parameter+0x12a>
		case 'o':
			// Offset
			OutputState.Offset = received_value;
 800326c:	4a09      	ldr	r2, [pc, #36]	; (8003294 <UART_Set_Output_Parameter+0x13c>)
 800326e:	89bb      	ldrh	r3, [r7, #12]
 8003270:	f8a2 319c 	strh.w	r3, [r2, #412]	; 0x19c
			break;
 8003274:	e005      	b.n	8003282 <UART_Set_Output_Parameter+0x12a>
		case 'f':
			// Frequency
			OutputState.Frequency = received_value;
 8003276:	4a07      	ldr	r2, [pc, #28]	; (8003294 <UART_Set_Output_Parameter+0x13c>)
 8003278:	89bb      	ldrh	r3, [r7, #12]
 800327a:	f8a2 3198 	strh.w	r3, [r2, #408]	; 0x198
			break;
 800327e:	e000      	b.n	8003282 <UART_Set_Output_Parameter+0x12a>
		case 'c':
			// Temperature
			break;
		default:
			// Problems
			break;
 8003280:	bf00      	nop
	}
	LCD_changeDisplayMode(Measurement);
 8003282:	2001      	movs	r0, #1
 8003284:	f7fe f8c6 	bl	8001414 <LCD_changeDisplayMode>
	DAC_Update_Output();
 8003288:	f7fd fe36 	bl	8000ef8 <DAC_Update_Output>
}
 800328c:	bf00      	nop
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20000834 	.word	0x20000834

08003298 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003298:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032d0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800329c:	480d      	ldr	r0, [pc, #52]	; (80032d4 <LoopForever+0x6>)
  ldr r1, =_edata
 800329e:	490e      	ldr	r1, [pc, #56]	; (80032d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032a0:	4a0e      	ldr	r2, [pc, #56]	; (80032dc <LoopForever+0xe>)
  movs r3, #0
 80032a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032a4:	e002      	b.n	80032ac <LoopCopyDataInit>

080032a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032aa:	3304      	adds	r3, #4

080032ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032b0:	d3f9      	bcc.n	80032a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032b2:	4a0b      	ldr	r2, [pc, #44]	; (80032e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80032b4:	4c0b      	ldr	r4, [pc, #44]	; (80032e4 <LoopForever+0x16>)
  movs r3, #0
 80032b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032b8:	e001      	b.n	80032be <LoopFillZerobss>

080032ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032bc:	3204      	adds	r2, #4

080032be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032c0:	d3fb      	bcc.n	80032ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80032c2:	f7ff fc59 	bl	8002b78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032c6:	f005 fc75 	bl	8008bb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80032ca:	f7fe fd03 	bl	8001cd4 <main>

080032ce <LoopForever>:

LoopForever:
    b LoopForever
 80032ce:	e7fe      	b.n	80032ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80032d0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80032d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032d8:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80032dc:	08009ee8 	.word	0x08009ee8
  ldr r2, =_sbss
 80032e0:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80032e4:	20000c4c 	.word	0x20000c4c

080032e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80032e8:	e7fe      	b.n	80032e8 <ADC1_2_IRQHandler>
	...

080032ec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032f0:	4b08      	ldr	r3, [pc, #32]	; (8003314 <HAL_Init+0x28>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a07      	ldr	r2, [pc, #28]	; (8003314 <HAL_Init+0x28>)
 80032f6:	f043 0310 	orr.w	r3, r3, #16
 80032fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032fc:	2003      	movs	r0, #3
 80032fe:	f001 faff 	bl	8004900 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003302:	2000      	movs	r0, #0
 8003304:	f000 f808 	bl	8003318 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003308:	f7ff fa1a 	bl	8002740 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40022000 	.word	0x40022000

08003318 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003320:	4b12      	ldr	r3, [pc, #72]	; (800336c <HAL_InitTick+0x54>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	4b12      	ldr	r3, [pc, #72]	; (8003370 <HAL_InitTick+0x58>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	4619      	mov	r1, r3
 800332a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800332e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003332:	fbb2 f3f3 	udiv	r3, r2, r3
 8003336:	4618      	mov	r0, r3
 8003338:	f001 fb17 	bl	800496a <HAL_SYSTICK_Config>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e00e      	b.n	8003364 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b0f      	cmp	r3, #15
 800334a:	d80a      	bhi.n	8003362 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800334c:	2200      	movs	r2, #0
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	f04f 30ff 	mov.w	r0, #4294967295
 8003354:	f001 fadf 	bl	8004916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003358:	4a06      	ldr	r2, [pc, #24]	; (8003374 <HAL_InitTick+0x5c>)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	e000      	b.n	8003364 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
}
 8003364:	4618      	mov	r0, r3
 8003366:	3708      	adds	r7, #8
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	20000010 	.word	0x20000010
 8003370:	20000018 	.word	0x20000018
 8003374:	20000014 	.word	0x20000014

08003378 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800337c:	4b06      	ldr	r3, [pc, #24]	; (8003398 <HAL_IncTick+0x20>)
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	461a      	mov	r2, r3
 8003382:	4b06      	ldr	r3, [pc, #24]	; (800339c <HAL_IncTick+0x24>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4413      	add	r3, r2
 8003388:	4a04      	ldr	r2, [pc, #16]	; (800339c <HAL_IncTick+0x24>)
 800338a:	6013      	str	r3, [r2, #0]
}
 800338c:	bf00      	nop
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	20000018 	.word	0x20000018
 800339c:	20000c48 	.word	0x20000c48

080033a0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  return uwTick;  
 80033a4:	4b03      	ldr	r3, [pc, #12]	; (80033b4 <HAL_GetTick+0x14>)
 80033a6:	681b      	ldr	r3, [r3, #0]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	20000c48 	.word	0x20000c48

080033b8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033c0:	f7ff ffee 	bl	80033a0 <HAL_GetTick>
 80033c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d0:	d005      	beq.n	80033de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033d2:	4b09      	ldr	r3, [pc, #36]	; (80033f8 <HAL_Delay+0x40>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4413      	add	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80033de:	bf00      	nop
 80033e0:	f7ff ffde 	bl	80033a0 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d8f7      	bhi.n	80033e0 <HAL_Delay+0x28>
  {
  }
}
 80033f0:	bf00      	nop
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	20000018 	.word	0x20000018

080033fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b09a      	sub	sp, #104	; 0x68
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003404:	2300      	movs	r3, #0
 8003406:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e1e3      	b.n	80037e4 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	2b00      	cmp	r3, #0
 800342c:	d176      	bne.n	800351c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	2b00      	cmp	r3, #0
 8003434:	d152      	bne.n	80034dc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f7ff f999 	bl	8002788 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d13b      	bne.n	80034dc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f001 f861 	bl	800452c <ADC_Disable>
 800346a:	4603      	mov	r3, r0
 800346c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	2b00      	cmp	r3, #0
 800347a:	d12f      	bne.n	80034dc <HAL_ADC_Init+0xe0>
 800347c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003480:	2b00      	cmp	r3, #0
 8003482:	d12b      	bne.n	80034dc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800348c:	f023 0302 	bic.w	r3, r3, #2
 8003490:	f043 0202 	orr.w	r2, r3, #2
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034a6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80034b6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034b8:	4b92      	ldr	r3, [pc, #584]	; (8003704 <HAL_ADC_Init+0x308>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a92      	ldr	r2, [pc, #584]	; (8003708 <HAL_ADC_Init+0x30c>)
 80034be:	fba2 2303 	umull	r2, r3, r2, r3
 80034c2:	0c9a      	lsrs	r2, r3, #18
 80034c4:	4613      	mov	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	4413      	add	r3, r2
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034ce:	e002      	b.n	80034d6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1f9      	bne.n	80034d0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d007      	beq.n	80034fa <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80034f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034f8:	d110      	bne.n	800351c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	f023 0312 	bic.w	r3, r3, #18
 8003502:	f043 0210 	orr.w	r2, r3, #16
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	f043 0201 	orr.w	r2, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	f003 0310 	and.w	r3, r3, #16
 8003524:	2b00      	cmp	r3, #0
 8003526:	f040 8150 	bne.w	80037ca <HAL_ADC_Init+0x3ce>
 800352a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800352e:	2b00      	cmp	r3, #0
 8003530:	f040 814b 	bne.w	80037ca <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800353e:	2b00      	cmp	r3, #0
 8003540:	f040 8143 	bne.w	80037ca <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800354c:	f043 0202 	orr.w	r2, r3, #2
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800355c:	d004      	beq.n	8003568 <HAL_ADC_Init+0x16c>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a6a      	ldr	r2, [pc, #424]	; (800370c <HAL_ADC_Init+0x310>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d101      	bne.n	800356c <HAL_ADC_Init+0x170>
 8003568:	4b69      	ldr	r3, [pc, #420]	; (8003710 <HAL_ADC_Init+0x314>)
 800356a:	e000      	b.n	800356e <HAL_ADC_Init+0x172>
 800356c:	4b69      	ldr	r3, [pc, #420]	; (8003714 <HAL_ADC_Init+0x318>)
 800356e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003578:	d102      	bne.n	8003580 <HAL_ADC_Init+0x184>
 800357a:	4b64      	ldr	r3, [pc, #400]	; (800370c <HAL_ADC_Init+0x310>)
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	e01a      	b.n	80035b6 <HAL_ADC_Init+0x1ba>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a61      	ldr	r2, [pc, #388]	; (800370c <HAL_ADC_Init+0x310>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d103      	bne.n	8003592 <HAL_ADC_Init+0x196>
 800358a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800358e:	60fb      	str	r3, [r7, #12]
 8003590:	e011      	b.n	80035b6 <HAL_ADC_Init+0x1ba>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a60      	ldr	r2, [pc, #384]	; (8003718 <HAL_ADC_Init+0x31c>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d102      	bne.n	80035a2 <HAL_ADC_Init+0x1a6>
 800359c:	4b5f      	ldr	r3, [pc, #380]	; (800371c <HAL_ADC_Init+0x320>)
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	e009      	b.n	80035b6 <HAL_ADC_Init+0x1ba>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a5d      	ldr	r2, [pc, #372]	; (800371c <HAL_ADC_Init+0x320>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d102      	bne.n	80035b2 <HAL_ADC_Init+0x1b6>
 80035ac:	4b5a      	ldr	r3, [pc, #360]	; (8003718 <HAL_ADC_Init+0x31c>)
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	e001      	b.n	80035b6 <HAL_ADC_Init+0x1ba>
 80035b2:	2300      	movs	r3, #0
 80035b4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f003 0303 	and.w	r3, r3, #3
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d108      	bne.n	80035d6 <HAL_ADC_Init+0x1da>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_ADC_Init+0x1da>
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <HAL_ADC_Init+0x1dc>
 80035d6:	2300      	movs	r3, #0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d11c      	bne.n	8003616 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80035dc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d010      	beq.n	8003604 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 0303 	and.w	r3, r3, #3
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d107      	bne.n	80035fe <HAL_ADC_Init+0x202>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d101      	bne.n	80035fe <HAL_ADC_Init+0x202>
 80035fa:	2301      	movs	r3, #1
 80035fc:	e000      	b.n	8003600 <HAL_ADC_Init+0x204>
 80035fe:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003600:	2b00      	cmp	r3, #0
 8003602:	d108      	bne.n	8003616 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003604:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	431a      	orrs	r2, r3
 8003612:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003614:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	7e5b      	ldrb	r3, [r3, #25]
 800361a:	035b      	lsls	r3, r3, #13
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003620:	2a01      	cmp	r2, #1
 8003622:	d002      	beq.n	800362a <HAL_ADC_Init+0x22e>
 8003624:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003628:	e000      	b.n	800362c <HAL_ADC_Init+0x230>
 800362a:	2200      	movs	r2, #0
 800362c:	431a      	orrs	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	431a      	orrs	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	4313      	orrs	r3, r2
 800363a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800363c:	4313      	orrs	r3, r2
 800363e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d11b      	bne.n	8003682 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	7e5b      	ldrb	r3, [r3, #25]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d109      	bne.n	8003666 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003656:	3b01      	subs	r3, #1
 8003658:	045a      	lsls	r2, r3, #17
 800365a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800365c:	4313      	orrs	r3, r2
 800365e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003662:	663b      	str	r3, [r7, #96]	; 0x60
 8003664:	e00d      	b.n	8003682 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800366e:	f043 0220 	orr.w	r2, r3, #32
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367a:	f043 0201 	orr.w	r2, r3, #1
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003686:	2b01      	cmp	r3, #1
 8003688:	d054      	beq.n	8003734 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a22      	ldr	r2, [pc, #136]	; (8003718 <HAL_ADC_Init+0x31c>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d004      	beq.n	800369e <HAL_ADC_Init+0x2a2>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a20      	ldr	r2, [pc, #128]	; (800371c <HAL_ADC_Init+0x320>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d140      	bne.n	8003720 <HAL_ADC_Init+0x324>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a2:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80036a6:	d02a      	beq.n	80036fe <HAL_ADC_Init+0x302>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036b0:	d022      	beq.n	80036f8 <HAL_ADC_Init+0x2fc>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80036ba:	d01a      	beq.n	80036f2 <HAL_ADC_Init+0x2f6>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c0:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80036c4:	d012      	beq.n	80036ec <HAL_ADC_Init+0x2f0>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ca:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80036ce:	d00a      	beq.n	80036e6 <HAL_ADC_Init+0x2ea>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d4:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80036d8:	d002      	beq.n	80036e0 <HAL_ADC_Init+0x2e4>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036de:	e023      	b.n	8003728 <HAL_ADC_Init+0x32c>
 80036e0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80036e4:	e020      	b.n	8003728 <HAL_ADC_Init+0x32c>
 80036e6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80036ea:	e01d      	b.n	8003728 <HAL_ADC_Init+0x32c>
 80036ec:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80036f0:	e01a      	b.n	8003728 <HAL_ADC_Init+0x32c>
 80036f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036f6:	e017      	b.n	8003728 <HAL_ADC_Init+0x32c>
 80036f8:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80036fc:	e014      	b.n	8003728 <HAL_ADC_Init+0x32c>
 80036fe:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8003702:	e011      	b.n	8003728 <HAL_ADC_Init+0x32c>
 8003704:	20000010 	.word	0x20000010
 8003708:	431bde83 	.word	0x431bde83
 800370c:	50000100 	.word	0x50000100
 8003710:	50000300 	.word	0x50000300
 8003714:	50000700 	.word	0x50000700
 8003718:	50000400 	.word	0x50000400
 800371c:	50000500 	.word	0x50000500
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003724:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800372c:	4313      	orrs	r3, r2
 800372e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003730:	4313      	orrs	r3, r2
 8003732:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 030c 	and.w	r3, r3, #12
 800373e:	2b00      	cmp	r3, #0
 8003740:	d114      	bne.n	800376c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	6812      	ldr	r2, [r2, #0]
 800374c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003750:	f023 0302 	bic.w	r3, r3, #2
 8003754:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7e1b      	ldrb	r3, [r3, #24]
 800375a:	039a      	lsls	r2, r3, #14
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	4313      	orrs	r3, r2
 8003766:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003768:	4313      	orrs	r3, r2
 800376a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	4b1e      	ldr	r3, [pc, #120]	; (80037ec <HAL_ADC_Init+0x3f0>)
 8003774:	4013      	ands	r3, r2
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	6812      	ldr	r2, [r2, #0]
 800377a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800377c:	430b      	orrs	r3, r1
 800377e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d10c      	bne.n	80037a2 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378e:	f023 010f 	bic.w	r1, r3, #15
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69db      	ldr	r3, [r3, #28]
 8003796:	1e5a      	subs	r2, r3, #1
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	631a      	str	r2, [r3, #48]	; 0x30
 80037a0:	e007      	b.n	80037b2 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 020f 	bic.w	r2, r2, #15
 80037b0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037bc:	f023 0303 	bic.w	r3, r3, #3
 80037c0:	f043 0201 	orr.w	r2, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	641a      	str	r2, [r3, #64]	; 0x40
 80037c8:	e00a      	b.n	80037e0 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ce:	f023 0312 	bic.w	r3, r3, #18
 80037d2:	f043 0210 	orr.w	r2, r3, #16
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80037da:	2301      	movs	r3, #1
 80037dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80037e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3768      	adds	r7, #104	; 0x68
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	fff0c007 	.word	0xfff0c007

080037f0 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	2b00      	cmp	r3, #0
 8003808:	f040 80f9 	bne.w	80039fe <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_ADC_Start+0x2a>
 8003816:	2302      	movs	r3, #2
 8003818:	e0f4      	b.n	8003a04 <HAL_ADC_Start+0x214>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 fe1e 	bl	8004464 <ADC_Enable>
 8003828:	4603      	mov	r3, r0
 800382a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800382c:	7bfb      	ldrb	r3, [r7, #15]
 800382e:	2b00      	cmp	r3, #0
 8003830:	f040 80e0 	bne.w	80039f4 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800383c:	f023 0301 	bic.w	r3, r3, #1
 8003840:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003850:	d004      	beq.n	800385c <HAL_ADC_Start+0x6c>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a6d      	ldr	r2, [pc, #436]	; (8003a0c <HAL_ADC_Start+0x21c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d106      	bne.n	800386a <HAL_ADC_Start+0x7a>
 800385c:	4b6c      	ldr	r3, [pc, #432]	; (8003a10 <HAL_ADC_Start+0x220>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 031f 	and.w	r3, r3, #31
 8003864:	2b00      	cmp	r3, #0
 8003866:	d010      	beq.n	800388a <HAL_ADC_Start+0x9a>
 8003868:	e005      	b.n	8003876 <HAL_ADC_Start+0x86>
 800386a:	4b6a      	ldr	r3, [pc, #424]	; (8003a14 <HAL_ADC_Start+0x224>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 031f 	and.w	r3, r3, #31
 8003872:	2b00      	cmp	r3, #0
 8003874:	d009      	beq.n	800388a <HAL_ADC_Start+0x9a>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800387e:	d004      	beq.n	800388a <HAL_ADC_Start+0x9a>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a64      	ldr	r2, [pc, #400]	; (8003a18 <HAL_ADC_Start+0x228>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d115      	bne.n	80038b6 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d036      	beq.n	8003912 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80038b4:	e02d      	b.n	8003912 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038ca:	d004      	beq.n	80038d6 <HAL_ADC_Start+0xe6>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a4e      	ldr	r2, [pc, #312]	; (8003a0c <HAL_ADC_Start+0x21c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d10a      	bne.n	80038ec <HAL_ADC_Start+0xfc>
 80038d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bf14      	ite	ne
 80038e4:	2301      	movne	r3, #1
 80038e6:	2300      	moveq	r3, #0
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	e008      	b.n	80038fe <HAL_ADC_Start+0x10e>
 80038ec:	4b4a      	ldr	r3, [pc, #296]	; (8003a18 <HAL_ADC_Start+0x228>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf14      	ite	ne
 80038f8:	2301      	movne	r3, #1
 80038fa:	2300      	moveq	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d007      	beq.n	8003912 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800390a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800391a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800391e:	d106      	bne.n	800392e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003924:	f023 0206 	bic.w	r2, r3, #6
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	645a      	str	r2, [r3, #68]	; 0x44
 800392c:	e002      	b.n	8003934 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	221c      	movs	r2, #28
 8003942:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800394c:	d004      	beq.n	8003958 <HAL_ADC_Start+0x168>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a2e      	ldr	r2, [pc, #184]	; (8003a0c <HAL_ADC_Start+0x21c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d106      	bne.n	8003966 <HAL_ADC_Start+0x176>
 8003958:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <HAL_ADC_Start+0x220>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 031f 	and.w	r3, r3, #31
 8003960:	2b00      	cmp	r3, #0
 8003962:	d03e      	beq.n	80039e2 <HAL_ADC_Start+0x1f2>
 8003964:	e005      	b.n	8003972 <HAL_ADC_Start+0x182>
 8003966:	4b2b      	ldr	r3, [pc, #172]	; (8003a14 <HAL_ADC_Start+0x224>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 031f 	and.w	r3, r3, #31
 800396e:	2b00      	cmp	r3, #0
 8003970:	d037      	beq.n	80039e2 <HAL_ADC_Start+0x1f2>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800397a:	d004      	beq.n	8003986 <HAL_ADC_Start+0x196>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a22      	ldr	r2, [pc, #136]	; (8003a0c <HAL_ADC_Start+0x21c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d106      	bne.n	8003994 <HAL_ADC_Start+0x1a4>
 8003986:	4b22      	ldr	r3, [pc, #136]	; (8003a10 <HAL_ADC_Start+0x220>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	2b05      	cmp	r3, #5
 8003990:	d027      	beq.n	80039e2 <HAL_ADC_Start+0x1f2>
 8003992:	e005      	b.n	80039a0 <HAL_ADC_Start+0x1b0>
 8003994:	4b1f      	ldr	r3, [pc, #124]	; (8003a14 <HAL_ADC_Start+0x224>)
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 031f 	and.w	r3, r3, #31
 800399c:	2b05      	cmp	r3, #5
 800399e:	d020      	beq.n	80039e2 <HAL_ADC_Start+0x1f2>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039a8:	d004      	beq.n	80039b4 <HAL_ADC_Start+0x1c4>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a17      	ldr	r2, [pc, #92]	; (8003a0c <HAL_ADC_Start+0x21c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d106      	bne.n	80039c2 <HAL_ADC_Start+0x1d2>
 80039b4:	4b16      	ldr	r3, [pc, #88]	; (8003a10 <HAL_ADC_Start+0x220>)
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f003 031f 	and.w	r3, r3, #31
 80039bc:	2b09      	cmp	r3, #9
 80039be:	d010      	beq.n	80039e2 <HAL_ADC_Start+0x1f2>
 80039c0:	e005      	b.n	80039ce <HAL_ADC_Start+0x1de>
 80039c2:	4b14      	ldr	r3, [pc, #80]	; (8003a14 <HAL_ADC_Start+0x224>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 031f 	and.w	r3, r3, #31
 80039ca:	2b09      	cmp	r3, #9
 80039cc:	d009      	beq.n	80039e2 <HAL_ADC_Start+0x1f2>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039d6:	d004      	beq.n	80039e2 <HAL_ADC_Start+0x1f2>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a0e      	ldr	r2, [pc, #56]	; (8003a18 <HAL_ADC_Start+0x228>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d10f      	bne.n	8003a02 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0204 	orr.w	r2, r2, #4
 80039f0:	609a      	str	r2, [r3, #8]
 80039f2:	e006      	b.n	8003a02 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80039fc:	e001      	b.n	8003a02 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
 8003a00:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	50000100 	.word	0x50000100
 8003a10:	50000300 	.word	0x50000300
 8003a14:	50000700 	.word	0x50000700
 8003a18:	50000400 	.word	0x50000400

08003a1c <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_ADC_Stop+0x1a>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e023      	b.n	8003a7e <HAL_ADC_Stop+0x62>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003a3e:	216c      	movs	r1, #108	; 0x6c
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 fdd9 	bl	80045f8 <ADC_ConversionStop>
 8003a46:	4603      	mov	r3, r0
 8003a48:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d111      	bne.n	8003a74 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 fd6b 	bl	800452c <ADC_Disable>
 8003a56:	4603      	mov	r3, r0
 8003a58:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d109      	bne.n	8003a74 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a68:	f023 0301 	bic.w	r3, r3, #1
 8003a6c:	f043 0201 	orr.w	r2, r3, #1
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
	...

08003a88 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8003a92:	2300      	movs	r3, #0
 8003a94:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	2b08      	cmp	r3, #8
 8003a9c:	d102      	bne.n	8003aa4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8003a9e:	2308      	movs	r3, #8
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	e03a      	b.n	8003b1a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003aac:	d004      	beq.n	8003ab8 <HAL_ADC_PollForConversion+0x30>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a72      	ldr	r2, [pc, #456]	; (8003c7c <HAL_ADC_PollForConversion+0x1f4>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d101      	bne.n	8003abc <HAL_ADC_PollForConversion+0x34>
 8003ab8:	4b71      	ldr	r3, [pc, #452]	; (8003c80 <HAL_ADC_PollForConversion+0x1f8>)
 8003aba:	e000      	b.n	8003abe <HAL_ADC_PollForConversion+0x36>
 8003abc:	4b71      	ldr	r3, [pc, #452]	; (8003c84 <HAL_ADC_PollForConversion+0x1fc>)
 8003abe:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d112      	bne.n	8003af2 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d11d      	bne.n	8003b16 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f043 0220 	orr.w	r2, r3, #32
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e0bf      	b.n	8003c72 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00b      	beq.n	8003b16 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	f043 0220 	orr.w	r2, r3, #32
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e0ad      	b.n	8003c72 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003b16:	230c      	movs	r3, #12
 8003b18:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b22:	d004      	beq.n	8003b2e <HAL_ADC_PollForConversion+0xa6>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a54      	ldr	r2, [pc, #336]	; (8003c7c <HAL_ADC_PollForConversion+0x1f4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d106      	bne.n	8003b3c <HAL_ADC_PollForConversion+0xb4>
 8003b2e:	4b54      	ldr	r3, [pc, #336]	; (8003c80 <HAL_ADC_PollForConversion+0x1f8>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 031f 	and.w	r3, r3, #31
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d010      	beq.n	8003b5c <HAL_ADC_PollForConversion+0xd4>
 8003b3a:	e005      	b.n	8003b48 <HAL_ADC_PollForConversion+0xc0>
 8003b3c:	4b51      	ldr	r3, [pc, #324]	; (8003c84 <HAL_ADC_PollForConversion+0x1fc>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 031f 	and.w	r3, r3, #31
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d009      	beq.n	8003b5c <HAL_ADC_PollForConversion+0xd4>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b50:	d004      	beq.n	8003b5c <HAL_ADC_PollForConversion+0xd4>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a4c      	ldr	r2, [pc, #304]	; (8003c88 <HAL_ADC_PollForConversion+0x200>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d104      	bne.n	8003b66 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	613b      	str	r3, [r7, #16]
 8003b64:	e00f      	b.n	8003b86 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b6e:	d004      	beq.n	8003b7a <HAL_ADC_PollForConversion+0xf2>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a41      	ldr	r2, [pc, #260]	; (8003c7c <HAL_ADC_PollForConversion+0x1f4>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d102      	bne.n	8003b80 <HAL_ADC_PollForConversion+0xf8>
 8003b7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b7e:	e000      	b.n	8003b82 <HAL_ADC_PollForConversion+0xfa>
 8003b80:	4b41      	ldr	r3, [pc, #260]	; (8003c88 <HAL_ADC_PollForConversion+0x200>)
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8003b86:	f7ff fc0b 	bl	80033a0 <HAL_GetTick>
 8003b8a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003b8c:	e021      	b.n	8003bd2 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b94:	d01d      	beq.n	8003bd2 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d007      	beq.n	8003bac <HAL_ADC_PollForConversion+0x124>
 8003b9c:	f7ff fc00 	bl	80033a0 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d212      	bcs.n	8003bd2 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10b      	bne.n	8003bd2 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	f043 0204 	orr.w	r2, r3, #4
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e04f      	b.n	8003c72 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0d6      	beq.n	8003b8e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d131      	bne.n	8003c5e <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d12c      	bne.n	8003c5e <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0308 	and.w	r3, r3, #8
 8003c0e:	2b08      	cmp	r3, #8
 8003c10:	d125      	bne.n	8003c5e <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d112      	bne.n	8003c46 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d112      	bne.n	8003c5e <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	f043 0201 	orr.w	r2, r3, #1
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	641a      	str	r2, [r3, #64]	; 0x40
 8003c44:	e00b      	b.n	8003c5e <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4a:	f043 0220 	orr.w	r2, r3, #32
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c56:	f043 0201 	orr.w	r2, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d103      	bne.n	8003c70 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	50000100 	.word	0x50000100
 8003c80:	50000300 	.word	0x50000300
 8003c84:	50000700 	.word	0x50000700
 8003c88:	50000400 	.word	0x50000400

08003c8c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b09b      	sub	sp, #108	; 0x6c
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d101      	bne.n	8003cca <HAL_ADC_ConfigChannel+0x22>
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e2cb      	b.n	8004262 <HAL_ADC_ConfigChannel+0x5ba>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 0304 	and.w	r3, r3, #4
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f040 82af 	bne.w	8004240 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d81c      	bhi.n	8003d24 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	4413      	add	r3, r2
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	231f      	movs	r3, #31
 8003d00:	4093      	lsls	r3, r2
 8003d02:	43db      	mvns	r3, r3
 8003d04:	4019      	ands	r1, r3
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	4413      	add	r3, r2
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	fa00 f203 	lsl.w	r2, r0, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	631a      	str	r2, [r3, #48]	; 0x30
 8003d22:	e063      	b.n	8003dec <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	2b09      	cmp	r3, #9
 8003d2a:	d81e      	bhi.n	8003d6a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	4413      	add	r3, r2
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	3b1e      	subs	r3, #30
 8003d40:	221f      	movs	r2, #31
 8003d42:	fa02 f303 	lsl.w	r3, r2, r3
 8003d46:	43db      	mvns	r3, r3
 8003d48:	4019      	ands	r1, r3
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	6818      	ldr	r0, [r3, #0]
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	4613      	mov	r3, r2
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	4413      	add	r3, r2
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	3b1e      	subs	r3, #30
 8003d5c:	fa00 f203 	lsl.w	r2, r0, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	430a      	orrs	r2, r1
 8003d66:	635a      	str	r2, [r3, #52]	; 0x34
 8003d68:	e040      	b.n	8003dec <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	2b0e      	cmp	r3, #14
 8003d70:	d81e      	bhi.n	8003db0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	4413      	add	r3, r2
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	3b3c      	subs	r3, #60	; 0x3c
 8003d86:	221f      	movs	r2, #31
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	4019      	ands	r1, r3
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	6818      	ldr	r0, [r3, #0]
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	4413      	add	r3, r2
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	3b3c      	subs	r3, #60	; 0x3c
 8003da2:	fa00 f203 	lsl.w	r2, r0, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	639a      	str	r2, [r3, #56]	; 0x38
 8003dae:	e01d      	b.n	8003dec <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	685a      	ldr	r2, [r3, #4]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	4413      	add	r3, r2
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	3b5a      	subs	r3, #90	; 0x5a
 8003dc4:	221f      	movs	r2, #31
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	4019      	ands	r1, r3
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	4413      	add	r3, r2
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	3b5a      	subs	r3, #90	; 0x5a
 8003de0:	fa00 f203 	lsl.w	r2, r0, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f040 80e5 	bne.w	8003fc6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b09      	cmp	r3, #9
 8003e02:	d91c      	bls.n	8003e3e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6999      	ldr	r1, [r3, #24]
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	005b      	lsls	r3, r3, #1
 8003e12:	4413      	add	r3, r2
 8003e14:	3b1e      	subs	r3, #30
 8003e16:	2207      	movs	r2, #7
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	4019      	ands	r1, r3
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	6898      	ldr	r0, [r3, #8]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	4413      	add	r3, r2
 8003e2e:	3b1e      	subs	r3, #30
 8003e30:	fa00 f203 	lsl.w	r2, r0, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	619a      	str	r2, [r3, #24]
 8003e3c:	e019      	b.n	8003e72 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6959      	ldr	r1, [r3, #20]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	4413      	add	r3, r2
 8003e4e:	2207      	movs	r2, #7
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	43db      	mvns	r3, r3
 8003e56:	4019      	ands	r1, r3
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	6898      	ldr	r0, [r3, #8]
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	4613      	mov	r3, r2
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	4413      	add	r3, r2
 8003e66:	fa00 f203 	lsl.w	r2, r0, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	695a      	ldr	r2, [r3, #20]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	08db      	lsrs	r3, r3, #3
 8003e7e:	f003 0303 	and.w	r3, r3, #3
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d84f      	bhi.n	8003f34 <HAL_ADC_ConfigChannel+0x28c>
 8003e94:	a201      	add	r2, pc, #4	; (adr r2, 8003e9c <HAL_ADC_ConfigChannel+0x1f4>)
 8003e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9a:	bf00      	nop
 8003e9c:	08003ead 	.word	0x08003ead
 8003ea0:	08003ecf 	.word	0x08003ecf
 8003ea4:	08003ef1 	.word	0x08003ef1
 8003ea8:	08003f13 	.word	0x08003f13
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003eb2:	4b9f      	ldr	r3, [pc, #636]	; (8004130 <HAL_ADC_ConfigChannel+0x488>)
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	683a      	ldr	r2, [r7, #0]
 8003eb8:	6812      	ldr	r2, [r2, #0]
 8003eba:	0691      	lsls	r1, r2, #26
 8003ebc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003eca:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003ecc:	e07e      	b.n	8003fcc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003ed4:	4b96      	ldr	r3, [pc, #600]	; (8004130 <HAL_ADC_ConfigChannel+0x488>)
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	6812      	ldr	r2, [r2, #0]
 8003edc:	0691      	lsls	r1, r2, #26
 8003ede:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003eec:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003eee:	e06d      	b.n	8003fcc <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003ef6:	4b8e      	ldr	r3, [pc, #568]	; (8004130 <HAL_ADC_ConfigChannel+0x488>)
 8003ef8:	4013      	ands	r3, r2
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	6812      	ldr	r2, [r2, #0]
 8003efe:	0691      	lsls	r1, r2, #26
 8003f00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003f02:	430a      	orrs	r2, r1
 8003f04:	431a      	orrs	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003f0e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003f10:	e05c      	b.n	8003fcc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003f18:	4b85      	ldr	r3, [pc, #532]	; (8004130 <HAL_ADC_ConfigChannel+0x488>)
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	6812      	ldr	r2, [r2, #0]
 8003f20:	0691      	lsls	r1, r2, #26
 8003f22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003f24:	430a      	orrs	r2, r1
 8003f26:	431a      	orrs	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003f30:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003f32:	e04b      	b.n	8003fcc <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	069b      	lsls	r3, r3, #26
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d107      	bne.n	8003f58 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f56:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	069b      	lsls	r3, r3, #26
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d107      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f7a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	069b      	lsls	r3, r3, #26
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d107      	bne.n	8003fa0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f9e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fa6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	069b      	lsls	r3, r3, #26
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d10a      	bne.n	8003fca <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003fc2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003fc4:	e001      	b.n	8003fca <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003fc6:	bf00      	nop
 8003fc8:	e000      	b.n	8003fcc <HAL_ADC_ConfigChannel+0x324>
      break;
 8003fca:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d108      	bne.n	8003fec <HAL_ADC_ConfigChannel+0x344>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d101      	bne.n	8003fec <HAL_ADC_ConfigChannel+0x344>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e000      	b.n	8003fee <HAL_ADC_ConfigChannel+0x346>
 8003fec:	2300      	movs	r3, #0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f040 8131 	bne.w	8004256 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d00f      	beq.n	800401c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2201      	movs	r2, #1
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	43da      	mvns	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	400a      	ands	r2, r1
 8004016:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800401a:	e049      	b.n	80040b0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2201      	movs	r2, #1
 800402a:	409a      	lsls	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	430a      	orrs	r2, r1
 8004032:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b09      	cmp	r3, #9
 800403c:	d91c      	bls.n	8004078 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	6999      	ldr	r1, [r3, #24]
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	4613      	mov	r3, r2
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	4413      	add	r3, r2
 800404e:	3b1b      	subs	r3, #27
 8004050:	2207      	movs	r2, #7
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	43db      	mvns	r3, r3
 8004058:	4019      	ands	r1, r3
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	6898      	ldr	r0, [r3, #8]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	4613      	mov	r3, r2
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	4413      	add	r3, r2
 8004068:	3b1b      	subs	r3, #27
 800406a:	fa00 f203 	lsl.w	r2, r0, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	619a      	str	r2, [r3, #24]
 8004076:	e01b      	b.n	80040b0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	6959      	ldr	r1, [r3, #20]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	1c5a      	adds	r2, r3, #1
 8004084:	4613      	mov	r3, r2
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	4413      	add	r3, r2
 800408a:	2207      	movs	r2, #7
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	43db      	mvns	r3, r3
 8004092:	4019      	ands	r1, r3
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	6898      	ldr	r0, [r3, #8]
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	4613      	mov	r3, r2
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	4413      	add	r3, r2
 80040a4:	fa00 f203 	lsl.w	r2, r0, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040b8:	d004      	beq.n	80040c4 <HAL_ADC_ConfigChannel+0x41c>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a1d      	ldr	r2, [pc, #116]	; (8004134 <HAL_ADC_ConfigChannel+0x48c>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d101      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0x420>
 80040c4:	4b1c      	ldr	r3, [pc, #112]	; (8004138 <HAL_ADC_ConfigChannel+0x490>)
 80040c6:	e000      	b.n	80040ca <HAL_ADC_ConfigChannel+0x422>
 80040c8:	4b1c      	ldr	r3, [pc, #112]	; (800413c <HAL_ADC_ConfigChannel+0x494>)
 80040ca:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b10      	cmp	r3, #16
 80040d2:	d105      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80040d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d015      	beq.n	800410c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80040e4:	2b11      	cmp	r3, #17
 80040e6:	d105      	bne.n	80040f4 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80040e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00b      	beq.n	800410c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80040f8:	2b12      	cmp	r3, #18
 80040fa:	f040 80ac 	bne.w	8004256 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80040fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004106:	2b00      	cmp	r3, #0
 8004108:	f040 80a5 	bne.w	8004256 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004114:	d102      	bne.n	800411c <HAL_ADC_ConfigChannel+0x474>
 8004116:	4b07      	ldr	r3, [pc, #28]	; (8004134 <HAL_ADC_ConfigChannel+0x48c>)
 8004118:	60fb      	str	r3, [r7, #12]
 800411a:	e023      	b.n	8004164 <HAL_ADC_ConfigChannel+0x4bc>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a04      	ldr	r2, [pc, #16]	; (8004134 <HAL_ADC_ConfigChannel+0x48c>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d10c      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x498>
 8004126:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	e01a      	b.n	8004164 <HAL_ADC_ConfigChannel+0x4bc>
 800412e:	bf00      	nop
 8004130:	83fff000 	.word	0x83fff000
 8004134:	50000100 	.word	0x50000100
 8004138:	50000300 	.word	0x50000300
 800413c:	50000700 	.word	0x50000700
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a4a      	ldr	r2, [pc, #296]	; (8004270 <HAL_ADC_ConfigChannel+0x5c8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d102      	bne.n	8004150 <HAL_ADC_ConfigChannel+0x4a8>
 800414a:	4b4a      	ldr	r3, [pc, #296]	; (8004274 <HAL_ADC_ConfigChannel+0x5cc>)
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	e009      	b.n	8004164 <HAL_ADC_ConfigChannel+0x4bc>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a47      	ldr	r2, [pc, #284]	; (8004274 <HAL_ADC_ConfigChannel+0x5cc>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d102      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x4b8>
 800415a:	4b45      	ldr	r3, [pc, #276]	; (8004270 <HAL_ADC_ConfigChannel+0x5c8>)
 800415c:	60fb      	str	r3, [r7, #12]
 800415e:	e001      	b.n	8004164 <HAL_ADC_ConfigChannel+0x4bc>
 8004160:	2300      	movs	r3, #0
 8004162:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 0303 	and.w	r3, r3, #3
 800416e:	2b01      	cmp	r3, #1
 8004170:	d108      	bne.n	8004184 <HAL_ADC_ConfigChannel+0x4dc>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_ADC_ConfigChannel+0x4dc>
 8004180:	2301      	movs	r3, #1
 8004182:	e000      	b.n	8004186 <HAL_ADC_ConfigChannel+0x4de>
 8004184:	2300      	movs	r3, #0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d150      	bne.n	800422c <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800418a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800418c:	2b00      	cmp	r3, #0
 800418e:	d010      	beq.n	80041b2 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0303 	and.w	r3, r3, #3
 8004198:	2b01      	cmp	r3, #1
 800419a:	d107      	bne.n	80041ac <HAL_ADC_ConfigChannel+0x504>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0301 	and.w	r3, r3, #1
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_ADC_ConfigChannel+0x504>
 80041a8:	2301      	movs	r3, #1
 80041aa:	e000      	b.n	80041ae <HAL_ADC_ConfigChannel+0x506>
 80041ac:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d13c      	bne.n	800422c <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b10      	cmp	r3, #16
 80041b8:	d11d      	bne.n	80041f6 <HAL_ADC_ConfigChannel+0x54e>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041c2:	d118      	bne.n	80041f6 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80041c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80041cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041ce:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041d0:	4b29      	ldr	r3, [pc, #164]	; (8004278 <HAL_ADC_ConfigChannel+0x5d0>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a29      	ldr	r2, [pc, #164]	; (800427c <HAL_ADC_ConfigChannel+0x5d4>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	0c9a      	lsrs	r2, r3, #18
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80041e6:	e002      	b.n	80041ee <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1f9      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80041f4:	e02e      	b.n	8004254 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b11      	cmp	r3, #17
 80041fc:	d10b      	bne.n	8004216 <HAL_ADC_ConfigChannel+0x56e>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004206:	d106      	bne.n	8004216 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004208:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004210:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004212:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004214:	e01e      	b.n	8004254 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2b12      	cmp	r3, #18
 800421c:	d11a      	bne.n	8004254 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800421e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004226:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004228:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800422a:	e013      	b.n	8004254 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800423e:	e00a      	b.n	8004256 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004244:	f043 0220 	orr.w	r2, r3, #32
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8004252:	e000      	b.n	8004256 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004254:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800425e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004262:	4618      	mov	r0, r3
 8004264:	376c      	adds	r7, #108	; 0x6c
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	50000400 	.word	0x50000400
 8004274:	50000500 	.word	0x50000500
 8004278:	20000010 	.word	0x20000010
 800427c:	431bde83 	.word	0x431bde83

08004280 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8004280:	b480      	push	{r7}
 8004282:	b099      	sub	sp, #100	; 0x64
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004298:	d102      	bne.n	80042a0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800429a:	4b6d      	ldr	r3, [pc, #436]	; (8004450 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	e01a      	b.n	80042d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a6a      	ldr	r2, [pc, #424]	; (8004450 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d103      	bne.n	80042b2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80042aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80042ae:	60bb      	str	r3, [r7, #8]
 80042b0:	e011      	b.n	80042d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a67      	ldr	r2, [pc, #412]	; (8004454 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d102      	bne.n	80042c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80042bc:	4b66      	ldr	r3, [pc, #408]	; (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80042be:	60bb      	str	r3, [r7, #8]
 80042c0:	e009      	b.n	80042d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a64      	ldr	r2, [pc, #400]	; (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d102      	bne.n	80042d2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80042cc:	4b61      	ldr	r3, [pc, #388]	; (8004454 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80042ce:	60bb      	str	r3, [r7, #8]
 80042d0:	e001      	b.n	80042d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80042d2:	2300      	movs	r3, #0
 80042d4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d101      	bne.n	80042e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e0b0      	b.n	8004442 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d101      	bne.n	80042ee <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80042ea:	2302      	movs	r3, #2
 80042ec:	e0a9      	b.n	8004442 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	f040 808d 	bne.w	8004420 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	f040 8086 	bne.w	8004420 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800431c:	d004      	beq.n	8004328 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a4b      	ldr	r2, [pc, #300]	; (8004450 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d101      	bne.n	800432c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004328:	4b4c      	ldr	r3, [pc, #304]	; (800445c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800432a:	e000      	b.n	800432e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800432c:	4b4c      	ldr	r3, [pc, #304]	; (8004460 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800432e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d040      	beq.n	80043ba <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004338:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	6859      	ldr	r1, [r3, #4]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800434a:	035b      	lsls	r3, r3, #13
 800434c:	430b      	orrs	r3, r1
 800434e:	431a      	orrs	r2, r3
 8004350:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004352:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f003 0303 	and.w	r3, r3, #3
 800435e:	2b01      	cmp	r3, #1
 8004360:	d108      	bne.n	8004374 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b01      	cmp	r3, #1
 800436e:	d101      	bne.n	8004374 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8004370:	2301      	movs	r3, #1
 8004372:	e000      	b.n	8004376 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8004374:	2300      	movs	r3, #0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d15c      	bne.n	8004434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	2b01      	cmp	r3, #1
 8004384:	d107      	bne.n	8004396 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b01      	cmp	r3, #1
 8004390:	d101      	bne.n	8004396 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8004396:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004398:	2b00      	cmp	r3, #0
 800439a:	d14b      	bne.n	8004434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800439c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80043a4:	f023 030f 	bic.w	r3, r3, #15
 80043a8:	683a      	ldr	r2, [r7, #0]
 80043aa:	6811      	ldr	r1, [r2, #0]
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	6892      	ldr	r2, [r2, #8]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	431a      	orrs	r2, r3
 80043b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043b6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80043b8:	e03c      	b.n	8004434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80043ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043c4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 0303 	and.w	r3, r3, #3
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d108      	bne.n	80043e6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d101      	bne.n	80043e6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80043e2:	2301      	movs	r3, #1
 80043e4:	e000      	b.n	80043e8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80043e6:	2300      	movs	r3, #0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d123      	bne.n	8004434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f003 0303 	and.w	r3, r3, #3
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d107      	bne.n	8004408 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0301 	and.w	r3, r3, #1
 8004400:	2b01      	cmp	r3, #1
 8004402:	d101      	bne.n	8004408 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8004404:	2301      	movs	r3, #1
 8004406:	e000      	b.n	800440a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8004408:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800440a:	2b00      	cmp	r3, #0
 800440c:	d112      	bne.n	8004434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800440e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004416:	f023 030f 	bic.w	r3, r3, #15
 800441a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800441c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800441e:	e009      	b.n	8004434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004424:	f043 0220 	orr.w	r2, r3, #32
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8004432:	e000      	b.n	8004436 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004434:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800443e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8004442:	4618      	mov	r0, r3
 8004444:	3764      	adds	r7, #100	; 0x64
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	50000100 	.word	0x50000100
 8004454:	50000400 	.word	0x50000400
 8004458:	50000500 	.word	0x50000500
 800445c:	50000300 	.word	0x50000300
 8004460:	50000700 	.word	0x50000700

08004464 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d108      	bne.n	8004490 <ADC_Enable+0x2c>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b01      	cmp	r3, #1
 800448a:	d101      	bne.n	8004490 <ADC_Enable+0x2c>
 800448c:	2301      	movs	r3, #1
 800448e:	e000      	b.n	8004492 <ADC_Enable+0x2e>
 8004490:	2300      	movs	r3, #0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d143      	bne.n	800451e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	4b22      	ldr	r3, [pc, #136]	; (8004528 <ADC_Enable+0xc4>)
 800449e:	4013      	ands	r3, r2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00d      	beq.n	80044c0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a8:	f043 0210 	orr.w	r2, r3, #16
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b4:	f043 0201 	orr.w	r2, r3, #1
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e02f      	b.n	8004520 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0201 	orr.w	r2, r2, #1
 80044ce:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80044d0:	f7fe ff66 	bl	80033a0 <HAL_GetTick>
 80044d4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80044d6:	e01b      	b.n	8004510 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80044d8:	f7fe ff62 	bl	80033a0 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d914      	bls.n	8004510 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0301 	and.w	r3, r3, #1
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d00d      	beq.n	8004510 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f8:	f043 0210 	orr.w	r2, r3, #16
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004504:	f043 0201 	orr.w	r2, r3, #1
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e007      	b.n	8004520 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b01      	cmp	r3, #1
 800451c:	d1dc      	bne.n	80044d8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	8000003f 	.word	0x8000003f

0800452c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004534:	2300      	movs	r3, #0
 8004536:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b01      	cmp	r3, #1
 8004544:	d108      	bne.n	8004558 <ADC_Disable+0x2c>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <ADC_Disable+0x2c>
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <ADC_Disable+0x2e>
 8004558:	2300      	movs	r3, #0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d047      	beq.n	80045ee <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f003 030d 	and.w	r3, r3, #13
 8004568:	2b01      	cmp	r3, #1
 800456a:	d10f      	bne.n	800458c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689a      	ldr	r2, [r3, #8]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0202 	orr.w	r2, r2, #2
 800457a:	609a      	str	r2, [r3, #8]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2203      	movs	r2, #3
 8004582:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8004584:	f7fe ff0c 	bl	80033a0 <HAL_GetTick>
 8004588:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800458a:	e029      	b.n	80045e0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	f043 0210 	orr.w	r2, r3, #16
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459c:	f043 0201 	orr.w	r2, r3, #1
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e023      	b.n	80045f0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80045a8:	f7fe fefa 	bl	80033a0 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d914      	bls.n	80045e0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d10d      	bne.n	80045e0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c8:	f043 0210 	orr.w	r2, r3, #16
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d4:	f043 0201 	orr.w	r2, r3, #1
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e007      	b.n	80045f0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d0dc      	beq.n	80045a8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b086      	sub	sp, #24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800460a:	2300      	movs	r3, #0
 800460c:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f003 030c 	and.w	r3, r3, #12
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 809a 	beq.w	8004752 <ADC_ConversionStop+0x15a>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004628:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800462c:	d12a      	bne.n	8004684 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004632:	2b01      	cmp	r3, #1
 8004634:	d126      	bne.n	8004684 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800463a:	2b01      	cmp	r3, #1
 800463c:	d122      	bne.n	8004684 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800463e:	230c      	movs	r3, #12
 8004640:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004642:	e014      	b.n	800466e <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	4a45      	ldr	r2, [pc, #276]	; (800475c <ADC_ConversionStop+0x164>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d90d      	bls.n	8004668 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004650:	f043 0210 	orr.w	r2, r3, #16
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465c:	f043 0201 	orr.w	r2, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e075      	b.n	8004754 <ADC_ConversionStop+0x15c>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	3301      	adds	r3, #1
 800466c:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004678:	2b40      	cmp	r3, #64	; 0x40
 800467a:	d1e3      	bne.n	8004644 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2240      	movs	r2, #64	; 0x40
 8004682:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b60      	cmp	r3, #96	; 0x60
 8004688:	d015      	beq.n	80046b6 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f003 0304 	and.w	r3, r3, #4
 8004694:	2b04      	cmp	r3, #4
 8004696:	d10e      	bne.n	80046b6 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d107      	bne.n	80046b6 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0210 	orr.w	r2, r2, #16
 80046b4:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b0c      	cmp	r3, #12
 80046ba:	d015      	beq.n	80046e8 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 0308 	and.w	r3, r3, #8
 80046c6:	2b08      	cmp	r3, #8
 80046c8:	d10e      	bne.n	80046e8 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d107      	bne.n	80046e8 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0220 	orr.w	r2, r2, #32
 80046e6:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2b60      	cmp	r3, #96	; 0x60
 80046ec:	d004      	beq.n	80046f8 <ADC_ConversionStop+0x100>
 80046ee:	2b6c      	cmp	r3, #108	; 0x6c
 80046f0:	d105      	bne.n	80046fe <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80046f2:	230c      	movs	r3, #12
 80046f4:	617b      	str	r3, [r7, #20]
        break;
 80046f6:	e005      	b.n	8004704 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80046f8:	2308      	movs	r3, #8
 80046fa:	617b      	str	r3, [r7, #20]
        break;
 80046fc:	e002      	b.n	8004704 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80046fe:	2304      	movs	r3, #4
 8004700:	617b      	str	r3, [r7, #20]
        break;
 8004702:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004704:	f7fe fe4c 	bl	80033a0 <HAL_GetTick>
 8004708:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800470a:	e01b      	b.n	8004744 <ADC_ConversionStop+0x14c>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800470c:	f7fe fe48 	bl	80033a0 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b0b      	cmp	r3, #11
 8004718:	d914      	bls.n	8004744 <ADC_ConversionStop+0x14c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	4013      	ands	r3, r2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00d      	beq.n	8004744 <ADC_ConversionStop+0x14c>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472c:	f043 0210 	orr.w	r2, r3, #16
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004738:	f043 0201 	orr.w	r2, r3, #1
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e007      	b.n	8004754 <ADC_ConversionStop+0x15c>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689a      	ldr	r2, [r3, #8]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	4013      	ands	r3, r2
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1dc      	bne.n	800470c <ADC_ConversionStop+0x114>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3718      	adds	r7, #24
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	000993ff 	.word	0x000993ff

08004760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f003 0307 	and.w	r3, r3, #7
 800476e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004770:	4b0c      	ldr	r3, [pc, #48]	; (80047a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800477c:	4013      	ands	r3, r2
 800477e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800478c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004792:	4a04      	ldr	r2, [pc, #16]	; (80047a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	60d3      	str	r3, [r2, #12]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	e000ed00 	.word	0xe000ed00

080047a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047ac:	4b04      	ldr	r3, [pc, #16]	; (80047c0 <__NVIC_GetPriorityGrouping+0x18>)
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	0a1b      	lsrs	r3, r3, #8
 80047b2:	f003 0307 	and.w	r3, r3, #7
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	e000ed00 	.word	0xe000ed00

080047c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	db0b      	blt.n	80047ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047d6:	79fb      	ldrb	r3, [r7, #7]
 80047d8:	f003 021f 	and.w	r2, r3, #31
 80047dc:	4907      	ldr	r1, [pc, #28]	; (80047fc <__NVIC_EnableIRQ+0x38>)
 80047de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	2001      	movs	r0, #1
 80047e6:	fa00 f202 	lsl.w	r2, r0, r2
 80047ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	e000e100 	.word	0xe000e100

08004800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	4603      	mov	r3, r0
 8004808:	6039      	str	r1, [r7, #0]
 800480a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800480c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004810:	2b00      	cmp	r3, #0
 8004812:	db0a      	blt.n	800482a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	b2da      	uxtb	r2, r3
 8004818:	490c      	ldr	r1, [pc, #48]	; (800484c <__NVIC_SetPriority+0x4c>)
 800481a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481e:	0112      	lsls	r2, r2, #4
 8004820:	b2d2      	uxtb	r2, r2
 8004822:	440b      	add	r3, r1
 8004824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004828:	e00a      	b.n	8004840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	b2da      	uxtb	r2, r3
 800482e:	4908      	ldr	r1, [pc, #32]	; (8004850 <__NVIC_SetPriority+0x50>)
 8004830:	79fb      	ldrb	r3, [r7, #7]
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	3b04      	subs	r3, #4
 8004838:	0112      	lsls	r2, r2, #4
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	440b      	add	r3, r1
 800483e:	761a      	strb	r2, [r3, #24]
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	e000e100 	.word	0xe000e100
 8004850:	e000ed00 	.word	0xe000ed00

08004854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004854:	b480      	push	{r7}
 8004856:	b089      	sub	sp, #36	; 0x24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f1c3 0307 	rsb	r3, r3, #7
 800486e:	2b04      	cmp	r3, #4
 8004870:	bf28      	it	cs
 8004872:	2304      	movcs	r3, #4
 8004874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	3304      	adds	r3, #4
 800487a:	2b06      	cmp	r3, #6
 800487c:	d902      	bls.n	8004884 <NVIC_EncodePriority+0x30>
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	3b03      	subs	r3, #3
 8004882:	e000      	b.n	8004886 <NVIC_EncodePriority+0x32>
 8004884:	2300      	movs	r3, #0
 8004886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004888:	f04f 32ff 	mov.w	r2, #4294967295
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	43da      	mvns	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	401a      	ands	r2, r3
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800489c:	f04f 31ff 	mov.w	r1, #4294967295
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	fa01 f303 	lsl.w	r3, r1, r3
 80048a6:	43d9      	mvns	r1, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048ac:	4313      	orrs	r3, r2
         );
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3724      	adds	r7, #36	; 0x24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
	...

080048bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3b01      	subs	r3, #1
 80048c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048cc:	d301      	bcc.n	80048d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048ce:	2301      	movs	r3, #1
 80048d0:	e00f      	b.n	80048f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048d2:	4a0a      	ldr	r2, [pc, #40]	; (80048fc <SysTick_Config+0x40>)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048da:	210f      	movs	r1, #15
 80048dc:	f04f 30ff 	mov.w	r0, #4294967295
 80048e0:	f7ff ff8e 	bl	8004800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048e4:	4b05      	ldr	r3, [pc, #20]	; (80048fc <SysTick_Config+0x40>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ea:	4b04      	ldr	r3, [pc, #16]	; (80048fc <SysTick_Config+0x40>)
 80048ec:	2207      	movs	r2, #7
 80048ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	e000e010 	.word	0xe000e010

08004900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff ff29 	bl	8004760 <__NVIC_SetPriorityGrouping>
}
 800490e:	bf00      	nop
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	4603      	mov	r3, r0
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	607a      	str	r2, [r7, #4]
 8004922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004924:	2300      	movs	r3, #0
 8004926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004928:	f7ff ff3e 	bl	80047a8 <__NVIC_GetPriorityGrouping>
 800492c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	68b9      	ldr	r1, [r7, #8]
 8004932:	6978      	ldr	r0, [r7, #20]
 8004934:	f7ff ff8e 	bl	8004854 <NVIC_EncodePriority>
 8004938:	4602      	mov	r2, r0
 800493a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800493e:	4611      	mov	r1, r2
 8004940:	4618      	mov	r0, r3
 8004942:	f7ff ff5d 	bl	8004800 <__NVIC_SetPriority>
}
 8004946:	bf00      	nop
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b082      	sub	sp, #8
 8004952:	af00      	add	r7, sp, #0
 8004954:	4603      	mov	r3, r0
 8004956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff ff31 	bl	80047c4 <__NVIC_EnableIRQ>
}
 8004962:	bf00      	nop
 8004964:	3708      	adds	r7, #8
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b082      	sub	sp, #8
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7ff ffa2 	bl	80048bc <SysTick_Config>
 8004978:	4603      	mov	r3, r0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004982:	b580      	push	{r7, lr}
 8004984:	b082      	sub	sp, #8
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e014      	b.n	80049be <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	791b      	ldrb	r3, [r3, #4]
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d105      	bne.n	80049aa <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7fd ff2b 	bl	8002800 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2202      	movs	r2, #2
 80049ae:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3708      	adds	r7, #8
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
 80049ce:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049d0:	2300      	movs	r3, #0
 80049d2:	73fb      	strb	r3, [r7, #15]
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6819      	ldr	r1, [r3, #0]
 80049da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	fa02 f303 	lsl.w	r3, r2, r3
 80049e4:	43da      	mvns	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	400a      	ands	r2, r1
 80049ec:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6819      	ldr	r1, [r3, #0]
 80049f4:	2201      	movs	r2, #1
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	fa02 f303 	lsl.w	r3, r2, r3
 80049fc:	43da      	mvns	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	400a      	ands	r2, r1
 8004a04:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d10f      	bne.n	8004a2c <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 fa72 	bl	8004efa <HAL_DMA_Abort>
 8004a16:	4603      	mov	r3, r0
 8004a18:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	e00e      	b.n	8004a4a <HAL_DAC_Stop_DMA+0x84>
  /* For all products including channel 2U */
  /* DAC channel 2 is available on top of DAC channel 1U */
  else /* Channel2 is used */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 fa62 	bl	8004efa <HAL_DMA_Abort>
 8004a36:	4603      	mov	r3, r0
 8004a38:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004a48:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8004a4a:	7bfb      	ldrb	r3, [r7, #15]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <HAL_DAC_Stop_DMA+0x92>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2204      	movs	r2, #4
 8004a54:	711a      	strb	r2, [r3, #4]
 8004a56:	e002      	b.n	8004a5e <HAL_DAC_Stop_DMA+0x98>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	711a      	strb	r2, [r3, #4]
  }
  
  /* Return function status */
  return status;
 8004a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
 8004ab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	795b      	ldrb	r3, [r3, #5]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d101      	bne.n	8004ac2 <HAL_DAC_Start_DMA+0x1e>
 8004abe:	2302      	movs	r3, #2
 8004ac0:	e08e      	b.n	8004be0 <HAL_DAC_Start_DMA+0x13c>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2202      	movs	r2, #2
 8004acc:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d12a      	bne.n	8004b2a <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	4a43      	ldr	r2, [pc, #268]	; (8004be8 <HAL_DAC_Start_DMA+0x144>)
 8004ada:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	4a42      	ldr	r2, [pc, #264]	; (8004bec <HAL_DAC_Start_DMA+0x148>)
 8004ae2:	62da      	str	r2, [r3, #44]	; 0x2c
      
    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	4a41      	ldr	r2, [pc, #260]	; (8004bf0 <HAL_DAC_Start_DMA+0x14c>)
 8004aea:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004afa:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1U */
    switch(Alignment)
 8004afc:	6a3b      	ldr	r3, [r7, #32]
 8004afe:	2b04      	cmp	r3, #4
 8004b00:	d009      	beq.n	8004b16 <HAL_DAC_Start_DMA+0x72>
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d00c      	beq.n	8004b20 <HAL_DAC_Start_DMA+0x7c>
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d000      	beq.n	8004b0c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8004b0a:	e039      	b.n	8004b80 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	3308      	adds	r3, #8
 8004b12:	617b      	str	r3, [r7, #20]
        break;
 8004b14:	e034      	b.n	8004b80 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	330c      	adds	r3, #12
 8004b1c:	617b      	str	r3, [r7, #20]
        break;
 8004b1e:	e02f      	b.n	8004b80 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	3310      	adds	r3, #16
 8004b26:	617b      	str	r3, [r7, #20]
        break;
 8004b28:	e02a      	b.n	8004b80 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	4a31      	ldr	r2, [pc, #196]	; (8004bf4 <HAL_DAC_Start_DMA+0x150>)
 8004b30:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	4a30      	ldr	r2, [pc, #192]	; (8004bf8 <HAL_DAC_Start_DMA+0x154>)
 8004b38:	62da      	str	r2, [r3, #44]	; 0x2c
       
    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	4a2f      	ldr	r2, [pc, #188]	; (8004bfc <HAL_DAC_Start_DMA+0x158>)
 8004b40:	631a      	str	r2, [r3, #48]	; 0x30
 
    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004b50:	601a      	str	r2, [r3, #0]
   
    /* Case of use of channel 2U */
    switch(Alignment)
 8004b52:	6a3b      	ldr	r3, [r7, #32]
 8004b54:	2b04      	cmp	r3, #4
 8004b56:	d009      	beq.n	8004b6c <HAL_DAC_Start_DMA+0xc8>
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d00c      	beq.n	8004b76 <HAL_DAC_Start_DMA+0xd2>
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d000      	beq.n	8004b62 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004b60:	e00e      	b.n	8004b80 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	3314      	adds	r3, #20
 8004b68:	617b      	str	r3, [r7, #20]
        break;
 8004b6a:	e009      	b.n	8004b80 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	3318      	adds	r3, #24
 8004b72:	617b      	str	r3, [r7, #20]
        break;
 8004b74:	e004      	b.n	8004b80 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	331c      	adds	r3, #28
 8004b7c:	617b      	str	r3, [r7, #20]
        break;
 8004b7e:	bf00      	nop
    }
  }
 
  /* Enable the DMA Channel */
  if(Channel == DAC_CHANNEL_1)
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10f      	bne.n	8004ba6 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b94:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6898      	ldr	r0, [r3, #8]
 8004b9a:	6879      	ldr	r1, [r7, #4]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	f000 f94c 	bl	8004e3c <HAL_DMA_Start_IT>
 8004ba4:	e00e      	b.n	8004bc4 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004bb4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	68d8      	ldr	r0, [r3, #12]
 8004bba:	6879      	ldr	r1, [r7, #4]
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	f000 f93c 	bl	8004e3c <HAL_DMA_Start_IT>
  }
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6819      	ldr	r1, [r3, #0]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	409a      	lsls	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3718      	adds	r7, #24
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	08004cd7 	.word	0x08004cd7
 8004bec:	08004cf9 	.word	0x08004cf9
 8004bf0:	08004d15 	.word	0x08004d15
 8004bf4:	08004d43 	.word	0x08004d43
 8004bf8:	08004d65 	.word	0x08004d65
 8004bfc:	08004d81 	.word	0x08004d81

08004c00 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	2300      	movs	r3, #0
 8004c12:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	795b      	ldrb	r3, [r3, #5]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_DAC_ConfigChannel+0x20>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e036      	b.n	8004c8e <HAL_DAC_ConfigChannel+0x8e>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2202      	movs	r2, #2
 8004c2a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004c34:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	4013      	ands	r3, r2
 8004c44:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	6819      	ldr	r1, [r3, #0]
 8004c6e:	22c0      	movs	r2, #192	; 0xc0
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	fa02 f303 	lsl.w	r3, r2, r3
 8004c76:	43da      	mvns	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	400a      	ands	r2, r1
 8004c7e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2201      	movs	r2, #1
 8004c84:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	371c      	adds	r7, #28
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr

08004c9a <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b083      	sub	sp, #12
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004ca2:	bf00      	nop
 8004ca4:	370c      	adds	r7, #12
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b083      	sub	sp, #12
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce2:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f7ff febf 	bl	8004a68 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2201      	movs	r2, #1
 8004cee:	711a      	strb	r2, [r3, #4]
}
 8004cf0:	bf00      	nop
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d04:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f7ff feb8 	bl	8004a7c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 8004d0c:	bf00      	nop
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d20:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	f043 0204 	orr.w	r2, r3, #4
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f7ff feae 	bl	8004a90 <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2201      	movs	r2, #1
 8004d38:	711a      	strb	r2, [r3, #4]
}
 8004d3a:	bf00      	nop
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b084      	sub	sp, #16
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4e:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f7ff ffa2 	bl	8004c9a <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	711a      	strb	r2, [r3, #4]
}
 8004d5c:	bf00      	nop
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d70:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f7ff ff9b 	bl	8004cae <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 8004d78:	bf00      	nop
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8c:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	f043 0204 	orr.w	r2, r3, #4
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f7ff ff91 	bl	8004cc2 <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2201      	movs	r2, #1
 8004da4:	711a      	strb	r2, [r3, #4]
}
 8004da6:	bf00      	nop
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b084      	sub	sp, #16
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004db6:	2300      	movs	r3, #0
 8004db8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e037      	b.n	8004e34 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004dda:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004dde:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004de8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f9b8 	bl	800518c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004e32:	2300      	movs	r3, #0
}  
 8004e34:	4618      	mov	r0, r3
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b086      	sub	sp, #24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
 8004e48:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_DMA_Start_IT+0x20>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e04a      	b.n	8004ef2 <HAL_DMA_Start_IT+0xb6>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d13a      	bne.n	8004ee4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2202      	movs	r2, #2
 8004e72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0201 	bic.w	r2, r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68b9      	ldr	r1, [r7, #8]
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 f94b 	bl	800512e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d008      	beq.n	8004eb2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 020e 	orr.w	r2, r2, #14
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	e00f      	b.n	8004ed2 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f042 020a 	orr.w	r2, r2, #10
 8004ec0:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0204 	bic.w	r2, r2, #4
 8004ed0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f042 0201 	orr.w	r2, r2, #1
 8004ee0:	601a      	str	r2, [r3, #0]
 8004ee2:	e005      	b.n	8004ef0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004eec:	2302      	movs	r3, #2
 8004eee:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004ef0:	7dfb      	ldrb	r3, [r7, #23]
} 
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b083      	sub	sp, #12
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d008      	beq.n	8004f1e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2204      	movs	r2, #4
 8004f10:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e020      	b.n	8004f60 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 020e 	bic.w	r2, r2, #14
 8004f2c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f022 0201 	bic.w	r2, r2, #1
 8004f3c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f46:	2101      	movs	r1, #1
 8004f48:	fa01 f202 	lsl.w	r2, r1, r2
 8004f4c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d005      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2204      	movs	r2, #4
 8004f86:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	73fb      	strb	r3, [r7, #15]
 8004f8c:	e027      	b.n	8004fde <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 020e 	bic.w	r2, r2, #14
 8004f9c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0201 	bic.w	r2, r2, #1
 8004fac:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	fa01 f202 	lsl.w	r2, r1, r2
 8004fbc:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	4798      	blx	r3
    } 
  }
  return status;
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005004:	2204      	movs	r2, #4
 8005006:	409a      	lsls	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	4013      	ands	r3, r2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d024      	beq.n	800505a <HAL_DMA_IRQHandler+0x72>
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 0304 	and.w	r3, r3, #4
 8005016:	2b00      	cmp	r3, #0
 8005018:	d01f      	beq.n	800505a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0320 	and.w	r3, r3, #32
 8005024:	2b00      	cmp	r3, #0
 8005026:	d107      	bne.n	8005038 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0204 	bic.w	r2, r2, #4
 8005036:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005040:	2104      	movs	r1, #4
 8005042:	fa01 f202 	lsl.w	r2, r1, r2
 8005046:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800504c:	2b00      	cmp	r3, #0
 800504e:	d06a      	beq.n	8005126 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8005058:	e065      	b.n	8005126 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	2202      	movs	r2, #2
 8005060:	409a      	lsls	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	4013      	ands	r3, r2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d02c      	beq.n	80050c4 <HAL_DMA_IRQHandler+0xdc>
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d027      	beq.n	80050c4 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0320 	and.w	r3, r3, #32
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10b      	bne.n	800509a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f022 020a 	bic.w	r2, r2, #10
 8005090:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a2:	2102      	movs	r1, #2
 80050a4:	fa01 f202 	lsl.w	r2, r1, r2
 80050a8:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d035      	beq.n	8005126 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80050c2:	e030      	b.n	8005126 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c8:	2208      	movs	r2, #8
 80050ca:	409a      	lsls	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4013      	ands	r3, r2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d028      	beq.n	8005126 <HAL_DMA_IRQHandler+0x13e>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f003 0308 	and.w	r3, r3, #8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d023      	beq.n	8005126 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 020e 	bic.w	r2, r2, #14
 80050ec:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f6:	2101      	movs	r1, #1
 80050f8:	fa01 f202 	lsl.w	r2, r1, r2
 80050fc:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005118:	2b00      	cmp	r3, #0
 800511a:	d004      	beq.n	8005126 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	4798      	blx	r3
    }
  }
}  
 8005124:	e7ff      	b.n	8005126 <HAL_DMA_IRQHandler+0x13e>
 8005126:	bf00      	nop
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}

0800512e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800512e:	b480      	push	{r7}
 8005130:	b085      	sub	sp, #20
 8005132:	af00      	add	r7, sp, #0
 8005134:	60f8      	str	r0, [r7, #12]
 8005136:	60b9      	str	r1, [r7, #8]
 8005138:	607a      	str	r2, [r7, #4]
 800513a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005144:	2101      	movs	r1, #1
 8005146:	fa01 f202 	lsl.w	r2, r1, r2
 800514a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	683a      	ldr	r2, [r7, #0]
 8005152:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2b10      	cmp	r3, #16
 800515a:	d108      	bne.n	800516e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68ba      	ldr	r2, [r7, #8]
 800516a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800516c:	e007      	b.n	800517e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	60da      	str	r2, [r3, #12]
}
 800517e:	bf00      	nop
 8005180:	3714      	adds	r7, #20
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
	...

0800518c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	461a      	mov	r2, r3
 800519a:	4b14      	ldr	r3, [pc, #80]	; (80051ec <DMA_CalcBaseAndBitshift+0x60>)
 800519c:	429a      	cmp	r2, r3
 800519e:	d80f      	bhi.n	80051c0 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	461a      	mov	r2, r3
 80051a6:	4b12      	ldr	r3, [pc, #72]	; (80051f0 <DMA_CalcBaseAndBitshift+0x64>)
 80051a8:	4413      	add	r3, r2
 80051aa:	4a12      	ldr	r2, [pc, #72]	; (80051f4 <DMA_CalcBaseAndBitshift+0x68>)
 80051ac:	fba2 2303 	umull	r2, r3, r2, r3
 80051b0:	091b      	lsrs	r3, r3, #4
 80051b2:	009a      	lsls	r2, r3, #2
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a0f      	ldr	r2, [pc, #60]	; (80051f8 <DMA_CalcBaseAndBitshift+0x6c>)
 80051bc:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80051be:	e00e      	b.n	80051de <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	461a      	mov	r2, r3
 80051c6:	4b0d      	ldr	r3, [pc, #52]	; (80051fc <DMA_CalcBaseAndBitshift+0x70>)
 80051c8:	4413      	add	r3, r2
 80051ca:	4a0a      	ldr	r2, [pc, #40]	; (80051f4 <DMA_CalcBaseAndBitshift+0x68>)
 80051cc:	fba2 2303 	umull	r2, r3, r2, r3
 80051d0:	091b      	lsrs	r3, r3, #4
 80051d2:	009a      	lsls	r2, r3, #2
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a09      	ldr	r2, [pc, #36]	; (8005200 <DMA_CalcBaseAndBitshift+0x74>)
 80051dc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80051de:	bf00      	nop
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	40020407 	.word	0x40020407
 80051f0:	bffdfff8 	.word	0xbffdfff8
 80051f4:	cccccccd 	.word	0xcccccccd
 80051f8:	40020000 	.word	0x40020000
 80051fc:	bffdfbf8 	.word	0xbffdfbf8
 8005200:	40020400 	.word	0x40020400

08005204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005204:	b480      	push	{r7}
 8005206:	b087      	sub	sp, #28
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800520e:	2300      	movs	r3, #0
 8005210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005212:	e160      	b.n	80054d6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	2101      	movs	r1, #1
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	fa01 f303 	lsl.w	r3, r1, r3
 8005220:	4013      	ands	r3, r2
 8005222:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 8152 	beq.w	80054d0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f003 0303 	and.w	r3, r3, #3
 8005234:	2b01      	cmp	r3, #1
 8005236:	d005      	beq.n	8005244 <HAL_GPIO_Init+0x40>
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f003 0303 	and.w	r3, r3, #3
 8005240:	2b02      	cmp	r3, #2
 8005242:	d130      	bne.n	80052a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	2203      	movs	r2, #3
 8005250:	fa02 f303 	lsl.w	r3, r2, r3
 8005254:	43db      	mvns	r3, r3
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4013      	ands	r3, r2
 800525a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	fa02 f303 	lsl.w	r3, r2, r3
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	4313      	orrs	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800527a:	2201      	movs	r2, #1
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	fa02 f303 	lsl.w	r3, r2, r3
 8005282:	43db      	mvns	r3, r3
 8005284:	693a      	ldr	r2, [r7, #16]
 8005286:	4013      	ands	r3, r2
 8005288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	091b      	lsrs	r3, r3, #4
 8005290:	f003 0201 	and.w	r2, r3, #1
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	fa02 f303 	lsl.w	r3, r2, r3
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	4313      	orrs	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f003 0303 	and.w	r3, r3, #3
 80052ae:	2b03      	cmp	r3, #3
 80052b0:	d017      	beq.n	80052e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	2203      	movs	r2, #3
 80052be:	fa02 f303 	lsl.w	r3, r2, r3
 80052c2:	43db      	mvns	r3, r3
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	4013      	ands	r3, r2
 80052c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	689a      	ldr	r2, [r3, #8]
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	fa02 f303 	lsl.w	r3, r2, r3
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	4313      	orrs	r3, r2
 80052da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d123      	bne.n	8005336 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	08da      	lsrs	r2, r3, #3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	3208      	adds	r2, #8
 80052f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f003 0307 	and.w	r3, r3, #7
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	220f      	movs	r2, #15
 8005306:	fa02 f303 	lsl.w	r3, r2, r3
 800530a:	43db      	mvns	r3, r3
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4013      	ands	r3, r2
 8005310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	691a      	ldr	r2, [r3, #16]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f003 0307 	and.w	r3, r3, #7
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	4313      	orrs	r3, r2
 8005326:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	08da      	lsrs	r2, r3, #3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3208      	adds	r2, #8
 8005330:	6939      	ldr	r1, [r7, #16]
 8005332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	005b      	lsls	r3, r3, #1
 8005340:	2203      	movs	r2, #3
 8005342:	fa02 f303 	lsl.w	r3, r2, r3
 8005346:	43db      	mvns	r3, r3
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	4013      	ands	r3, r2
 800534c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f003 0203 	and.w	r2, r3, #3
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	005b      	lsls	r3, r3, #1
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	4313      	orrs	r3, r2
 8005362:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005372:	2b00      	cmp	r3, #0
 8005374:	f000 80ac 	beq.w	80054d0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005378:	4b5e      	ldr	r3, [pc, #376]	; (80054f4 <HAL_GPIO_Init+0x2f0>)
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	4a5d      	ldr	r2, [pc, #372]	; (80054f4 <HAL_GPIO_Init+0x2f0>)
 800537e:	f043 0301 	orr.w	r3, r3, #1
 8005382:	6193      	str	r3, [r2, #24]
 8005384:	4b5b      	ldr	r3, [pc, #364]	; (80054f4 <HAL_GPIO_Init+0x2f0>)
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	60bb      	str	r3, [r7, #8]
 800538e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005390:	4a59      	ldr	r2, [pc, #356]	; (80054f8 <HAL_GPIO_Init+0x2f4>)
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	089b      	lsrs	r3, r3, #2
 8005396:	3302      	adds	r3, #2
 8005398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800539c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	f003 0303 	and.w	r3, r3, #3
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	220f      	movs	r2, #15
 80053a8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ac:	43db      	mvns	r3, r3
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	4013      	ands	r3, r2
 80053b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80053ba:	d025      	beq.n	8005408 <HAL_GPIO_Init+0x204>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a4f      	ldr	r2, [pc, #316]	; (80054fc <HAL_GPIO_Init+0x2f8>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d01f      	beq.n	8005404 <HAL_GPIO_Init+0x200>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a4e      	ldr	r2, [pc, #312]	; (8005500 <HAL_GPIO_Init+0x2fc>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d019      	beq.n	8005400 <HAL_GPIO_Init+0x1fc>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a4d      	ldr	r2, [pc, #308]	; (8005504 <HAL_GPIO_Init+0x300>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d013      	beq.n	80053fc <HAL_GPIO_Init+0x1f8>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a4c      	ldr	r2, [pc, #304]	; (8005508 <HAL_GPIO_Init+0x304>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00d      	beq.n	80053f8 <HAL_GPIO_Init+0x1f4>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a4b      	ldr	r2, [pc, #300]	; (800550c <HAL_GPIO_Init+0x308>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d007      	beq.n	80053f4 <HAL_GPIO_Init+0x1f0>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a4a      	ldr	r2, [pc, #296]	; (8005510 <HAL_GPIO_Init+0x30c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d101      	bne.n	80053f0 <HAL_GPIO_Init+0x1ec>
 80053ec:	2306      	movs	r3, #6
 80053ee:	e00c      	b.n	800540a <HAL_GPIO_Init+0x206>
 80053f0:	2307      	movs	r3, #7
 80053f2:	e00a      	b.n	800540a <HAL_GPIO_Init+0x206>
 80053f4:	2305      	movs	r3, #5
 80053f6:	e008      	b.n	800540a <HAL_GPIO_Init+0x206>
 80053f8:	2304      	movs	r3, #4
 80053fa:	e006      	b.n	800540a <HAL_GPIO_Init+0x206>
 80053fc:	2303      	movs	r3, #3
 80053fe:	e004      	b.n	800540a <HAL_GPIO_Init+0x206>
 8005400:	2302      	movs	r3, #2
 8005402:	e002      	b.n	800540a <HAL_GPIO_Init+0x206>
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <HAL_GPIO_Init+0x206>
 8005408:	2300      	movs	r3, #0
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	f002 0203 	and.w	r2, r2, #3
 8005410:	0092      	lsls	r2, r2, #2
 8005412:	4093      	lsls	r3, r2
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	4313      	orrs	r3, r2
 8005418:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800541a:	4937      	ldr	r1, [pc, #220]	; (80054f8 <HAL_GPIO_Init+0x2f4>)
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	089b      	lsrs	r3, r3, #2
 8005420:	3302      	adds	r3, #2
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005428:	4b3a      	ldr	r3, [pc, #232]	; (8005514 <HAL_GPIO_Init+0x310>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	43db      	mvns	r3, r3
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	4013      	ands	r3, r2
 8005436:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d003      	beq.n	800544c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4313      	orrs	r3, r2
 800544a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800544c:	4a31      	ldr	r2, [pc, #196]	; (8005514 <HAL_GPIO_Init+0x310>)
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005452:	4b30      	ldr	r3, [pc, #192]	; (8005514 <HAL_GPIO_Init+0x310>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	43db      	mvns	r3, r3
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	4013      	ands	r3, r2
 8005460:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d003      	beq.n	8005476 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	4313      	orrs	r3, r2
 8005474:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005476:	4a27      	ldr	r2, [pc, #156]	; (8005514 <HAL_GPIO_Init+0x310>)
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800547c:	4b25      	ldr	r3, [pc, #148]	; (8005514 <HAL_GPIO_Init+0x310>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	43db      	mvns	r3, r3
 8005486:	693a      	ldr	r2, [r7, #16]
 8005488:	4013      	ands	r3, r2
 800548a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	4313      	orrs	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80054a0:	4a1c      	ldr	r2, [pc, #112]	; (8005514 <HAL_GPIO_Init+0x310>)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054a6:	4b1b      	ldr	r3, [pc, #108]	; (8005514 <HAL_GPIO_Init+0x310>)
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4013      	ands	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80054ca:	4a12      	ldr	r2, [pc, #72]	; (8005514 <HAL_GPIO_Init+0x310>)
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	3301      	adds	r3, #1
 80054d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	fa22 f303 	lsr.w	r3, r2, r3
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f47f ae97 	bne.w	8005214 <HAL_GPIO_Init+0x10>
  }
}
 80054e6:	bf00      	nop
 80054e8:	371c      	adds	r7, #28
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	40021000 	.word	0x40021000
 80054f8:	40010000 	.word	0x40010000
 80054fc:	48000400 	.word	0x48000400
 8005500:	48000800 	.word	0x48000800
 8005504:	48000c00 	.word	0x48000c00
 8005508:	48001000 	.word	0x48001000
 800550c:	48001400 	.word	0x48001400
 8005510:	48001800 	.word	0x48001800
 8005514:	40010400 	.word	0x40010400

08005518 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	460b      	mov	r3, r1
 8005522:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	887b      	ldrh	r3, [r7, #2]
 800552a:	4013      	ands	r3, r2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005530:	2301      	movs	r3, #1
 8005532:	73fb      	strb	r3, [r7, #15]
 8005534:	e001      	b.n	800553a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005536:	2300      	movs	r3, #0
 8005538:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800553a:	7bfb      	ldrb	r3, [r7, #15]
}
 800553c:	4618      	mov	r0, r3
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	460b      	mov	r3, r1
 8005552:	807b      	strh	r3, [r7, #2]
 8005554:	4613      	mov	r3, r2
 8005556:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005558:	787b      	ldrb	r3, [r7, #1]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800555e:	887a      	ldrh	r2, [r7, #2]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005564:	e002      	b.n	800556c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005566:	887a      	ldrh	r2, [r7, #2]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	460b      	mov	r3, r1
 8005582:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800558a:	887a      	ldrh	r2, [r7, #2]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4013      	ands	r3, r2
 8005590:	041a      	lsls	r2, r3, #16
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	43d9      	mvns	r1, r3
 8005596:	887b      	ldrh	r3, [r7, #2]
 8005598:	400b      	ands	r3, r1
 800559a:	431a      	orrs	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	619a      	str	r2, [r3, #24]
}
 80055a0:	bf00      	nop
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	4603      	mov	r3, r0
 80055b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80055b6:	4b08      	ldr	r3, [pc, #32]	; (80055d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055b8:	695a      	ldr	r2, [r3, #20]
 80055ba:	88fb      	ldrh	r3, [r7, #6]
 80055bc:	4013      	ands	r3, r2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d006      	beq.n	80055d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055c2:	4a05      	ldr	r2, [pc, #20]	; (80055d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055c8:	88fb      	ldrh	r3, [r7, #6]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fc fb42 	bl	8001c54 <HAL_GPIO_EXTI_Callback>
  }
}
 80055d0:	bf00      	nop
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	40010400 	.word	0x40010400

080055dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	1d3b      	adds	r3, r7, #4
 80055e6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80055e8:	1d3b      	adds	r3, r7, #4
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d102      	bne.n	80055f6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	f000 bf01 	b.w	80063f8 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055f6:	1d3b      	adds	r3, r7, #4
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 8160 	beq.w	80058c6 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005606:	4bae      	ldr	r3, [pc, #696]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f003 030c 	and.w	r3, r3, #12
 800560e:	2b04      	cmp	r3, #4
 8005610:	d00c      	beq.n	800562c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005612:	4bab      	ldr	r3, [pc, #684]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f003 030c 	and.w	r3, r3, #12
 800561a:	2b08      	cmp	r3, #8
 800561c:	d159      	bne.n	80056d2 <HAL_RCC_OscConfig+0xf6>
 800561e:	4ba8      	ldr	r3, [pc, #672]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8005626:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800562a:	d152      	bne.n	80056d2 <HAL_RCC_OscConfig+0xf6>
 800562c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005630:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005634:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005638:	fa93 f3a3 	rbit	r3, r3
 800563c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005640:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005644:	fab3 f383 	clz	r3, r3
 8005648:	b2db      	uxtb	r3, r3
 800564a:	095b      	lsrs	r3, r3, #5
 800564c:	b2db      	uxtb	r3, r3
 800564e:	f043 0301 	orr.w	r3, r3, #1
 8005652:	b2db      	uxtb	r3, r3
 8005654:	2b01      	cmp	r3, #1
 8005656:	d102      	bne.n	800565e <HAL_RCC_OscConfig+0x82>
 8005658:	4b99      	ldr	r3, [pc, #612]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	e015      	b.n	800568a <HAL_RCC_OscConfig+0xae>
 800565e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005662:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005666:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800566a:	fa93 f3a3 	rbit	r3, r3
 800566e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8005672:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005676:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800567a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800567e:	fa93 f3a3 	rbit	r3, r3
 8005682:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005686:	4b8e      	ldr	r3, [pc, #568]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800568e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8005692:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8005696:	fa92 f2a2 	rbit	r2, r2
 800569a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800569e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80056a2:	fab2 f282 	clz	r2, r2
 80056a6:	b2d2      	uxtb	r2, r2
 80056a8:	f042 0220 	orr.w	r2, r2, #32
 80056ac:	b2d2      	uxtb	r2, r2
 80056ae:	f002 021f 	and.w	r2, r2, #31
 80056b2:	2101      	movs	r1, #1
 80056b4:	fa01 f202 	lsl.w	r2, r1, r2
 80056b8:	4013      	ands	r3, r2
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 8102 	beq.w	80058c4 <HAL_RCC_OscConfig+0x2e8>
 80056c0:	1d3b      	adds	r3, r7, #4
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f040 80fc 	bne.w	80058c4 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	f000 be93 	b.w	80063f8 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056d2:	1d3b      	adds	r3, r7, #4
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056dc:	d106      	bne.n	80056ec <HAL_RCC_OscConfig+0x110>
 80056de:	4b78      	ldr	r3, [pc, #480]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a77      	ldr	r2, [pc, #476]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 80056e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056e8:	6013      	str	r3, [r2, #0]
 80056ea:	e030      	b.n	800574e <HAL_RCC_OscConfig+0x172>
 80056ec:	1d3b      	adds	r3, r7, #4
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10c      	bne.n	8005710 <HAL_RCC_OscConfig+0x134>
 80056f6:	4b72      	ldr	r3, [pc, #456]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a71      	ldr	r2, [pc, #452]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 80056fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005700:	6013      	str	r3, [r2, #0]
 8005702:	4b6f      	ldr	r3, [pc, #444]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a6e      	ldr	r2, [pc, #440]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005708:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800570c:	6013      	str	r3, [r2, #0]
 800570e:	e01e      	b.n	800574e <HAL_RCC_OscConfig+0x172>
 8005710:	1d3b      	adds	r3, r7, #4
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800571a:	d10c      	bne.n	8005736 <HAL_RCC_OscConfig+0x15a>
 800571c:	4b68      	ldr	r3, [pc, #416]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a67      	ldr	r2, [pc, #412]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005722:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005726:	6013      	str	r3, [r2, #0]
 8005728:	4b65      	ldr	r3, [pc, #404]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a64      	ldr	r2, [pc, #400]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 800572e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005732:	6013      	str	r3, [r2, #0]
 8005734:	e00b      	b.n	800574e <HAL_RCC_OscConfig+0x172>
 8005736:	4b62      	ldr	r3, [pc, #392]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a61      	ldr	r2, [pc, #388]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 800573c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005740:	6013      	str	r3, [r2, #0]
 8005742:	4b5f      	ldr	r3, [pc, #380]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a5e      	ldr	r2, [pc, #376]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005748:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800574c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800574e:	1d3b      	adds	r3, r7, #4
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d059      	beq.n	800580c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005758:	f7fd fe22 	bl	80033a0 <HAL_GetTick>
 800575c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005760:	e00a      	b.n	8005778 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005762:	f7fd fe1d 	bl	80033a0 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b64      	cmp	r3, #100	; 0x64
 8005770:	d902      	bls.n	8005778 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	f000 be40 	b.w	80063f8 <HAL_RCC_OscConfig+0xe1c>
 8005778:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800577c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005780:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8005784:	fa93 f3a3 	rbit	r3, r3
 8005788:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800578c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005790:	fab3 f383 	clz	r3, r3
 8005794:	b2db      	uxtb	r3, r3
 8005796:	095b      	lsrs	r3, r3, #5
 8005798:	b2db      	uxtb	r3, r3
 800579a:	f043 0301 	orr.w	r3, r3, #1
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d102      	bne.n	80057aa <HAL_RCC_OscConfig+0x1ce>
 80057a4:	4b46      	ldr	r3, [pc, #280]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	e015      	b.n	80057d6 <HAL_RCC_OscConfig+0x1fa>
 80057aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057ae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057b2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80057b6:	fa93 f3a3 	rbit	r3, r3
 80057ba:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80057be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057c2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80057c6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80057ca:	fa93 f3a3 	rbit	r3, r3
 80057ce:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80057d2:	4b3b      	ldr	r3, [pc, #236]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 80057d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80057da:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80057de:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80057e2:	fa92 f2a2 	rbit	r2, r2
 80057e6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80057ea:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80057ee:	fab2 f282 	clz	r2, r2
 80057f2:	b2d2      	uxtb	r2, r2
 80057f4:	f042 0220 	orr.w	r2, r2, #32
 80057f8:	b2d2      	uxtb	r2, r2
 80057fa:	f002 021f 	and.w	r2, r2, #31
 80057fe:	2101      	movs	r1, #1
 8005800:	fa01 f202 	lsl.w	r2, r1, r2
 8005804:	4013      	ands	r3, r2
 8005806:	2b00      	cmp	r3, #0
 8005808:	d0ab      	beq.n	8005762 <HAL_RCC_OscConfig+0x186>
 800580a:	e05c      	b.n	80058c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800580c:	f7fd fdc8 	bl	80033a0 <HAL_GetTick>
 8005810:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005814:	e00a      	b.n	800582c <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005816:	f7fd fdc3 	bl	80033a0 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	2b64      	cmp	r3, #100	; 0x64
 8005824:	d902      	bls.n	800582c <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	f000 bde6 	b.w	80063f8 <HAL_RCC_OscConfig+0xe1c>
 800582c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005830:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005834:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8005838:	fa93 f3a3 	rbit	r3, r3
 800583c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8005840:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005844:	fab3 f383 	clz	r3, r3
 8005848:	b2db      	uxtb	r3, r3
 800584a:	095b      	lsrs	r3, r3, #5
 800584c:	b2db      	uxtb	r3, r3
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b01      	cmp	r3, #1
 8005856:	d102      	bne.n	800585e <HAL_RCC_OscConfig+0x282>
 8005858:	4b19      	ldr	r3, [pc, #100]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	e015      	b.n	800588a <HAL_RCC_OscConfig+0x2ae>
 800585e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005862:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005866:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800586a:	fa93 f3a3 	rbit	r3, r3
 800586e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8005872:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005876:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800587a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800587e:	fa93 f3a3 	rbit	r3, r3
 8005882:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005886:	4b0e      	ldr	r3, [pc, #56]	; (80058c0 <HAL_RCC_OscConfig+0x2e4>)
 8005888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800588e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8005892:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8005896:	fa92 f2a2 	rbit	r2, r2
 800589a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800589e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80058a2:	fab2 f282 	clz	r2, r2
 80058a6:	b2d2      	uxtb	r2, r2
 80058a8:	f042 0220 	orr.w	r2, r2, #32
 80058ac:	b2d2      	uxtb	r2, r2
 80058ae:	f002 021f 	and.w	r2, r2, #31
 80058b2:	2101      	movs	r1, #1
 80058b4:	fa01 f202 	lsl.w	r2, r1, r2
 80058b8:	4013      	ands	r3, r2
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1ab      	bne.n	8005816 <HAL_RCC_OscConfig+0x23a>
 80058be:	e002      	b.n	80058c6 <HAL_RCC_OscConfig+0x2ea>
 80058c0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058c6:	1d3b      	adds	r3, r7, #4
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f000 8170 	beq.w	8005bb6 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80058d6:	4bd0      	ldr	r3, [pc, #832]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	f003 030c 	and.w	r3, r3, #12
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00c      	beq.n	80058fc <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80058e2:	4bcd      	ldr	r3, [pc, #820]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f003 030c 	and.w	r3, r3, #12
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d16d      	bne.n	80059ca <HAL_RCC_OscConfig+0x3ee>
 80058ee:	4bca      	ldr	r3, [pc, #808]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80058f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058fa:	d166      	bne.n	80059ca <HAL_RCC_OscConfig+0x3ee>
 80058fc:	2302      	movs	r3, #2
 80058fe:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005902:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8005906:	fa93 f3a3 	rbit	r3, r3
 800590a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800590e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005912:	fab3 f383 	clz	r3, r3
 8005916:	b2db      	uxtb	r3, r3
 8005918:	095b      	lsrs	r3, r3, #5
 800591a:	b2db      	uxtb	r3, r3
 800591c:	f043 0301 	orr.w	r3, r3, #1
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b01      	cmp	r3, #1
 8005924:	d102      	bne.n	800592c <HAL_RCC_OscConfig+0x350>
 8005926:	4bbc      	ldr	r3, [pc, #752]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	e013      	b.n	8005954 <HAL_RCC_OscConfig+0x378>
 800592c:	2302      	movs	r3, #2
 800592e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005932:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8005936:	fa93 f3a3 	rbit	r3, r3
 800593a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800593e:	2302      	movs	r3, #2
 8005940:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005944:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8005948:	fa93 f3a3 	rbit	r3, r3
 800594c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005950:	4bb1      	ldr	r3, [pc, #708]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005954:	2202      	movs	r2, #2
 8005956:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800595a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800595e:	fa92 f2a2 	rbit	r2, r2
 8005962:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8005966:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800596a:	fab2 f282 	clz	r2, r2
 800596e:	b2d2      	uxtb	r2, r2
 8005970:	f042 0220 	orr.w	r2, r2, #32
 8005974:	b2d2      	uxtb	r2, r2
 8005976:	f002 021f 	and.w	r2, r2, #31
 800597a:	2101      	movs	r1, #1
 800597c:	fa01 f202 	lsl.w	r2, r1, r2
 8005980:	4013      	ands	r3, r2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d007      	beq.n	8005996 <HAL_RCC_OscConfig+0x3ba>
 8005986:	1d3b      	adds	r3, r7, #4
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d002      	beq.n	8005996 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	f000 bd31 	b.w	80063f8 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005996:	4ba0      	ldr	r3, [pc, #640]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800599e:	1d3b      	adds	r3, r7, #4
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	21f8      	movs	r1, #248	; 0xf8
 80059a6:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059aa:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80059ae:	fa91 f1a1 	rbit	r1, r1
 80059b2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80059b6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80059ba:	fab1 f181 	clz	r1, r1
 80059be:	b2c9      	uxtb	r1, r1
 80059c0:	408b      	lsls	r3, r1
 80059c2:	4995      	ldr	r1, [pc, #596]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059c8:	e0f5      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059ca:	1d3b      	adds	r3, r7, #4
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f000 8085 	beq.w	8005ae0 <HAL_RCC_OscConfig+0x504>
 80059d6:	2301      	movs	r3, #1
 80059d8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059dc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80059e0:	fa93 f3a3 	rbit	r3, r3
 80059e4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80059e8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059ec:	fab3 f383 	clz	r3, r3
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80059f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	461a      	mov	r2, r3
 80059fe:	2301      	movs	r3, #1
 8005a00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a02:	f7fd fccd 	bl	80033a0 <HAL_GetTick>
 8005a06:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a0a:	e00a      	b.n	8005a22 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a0c:	f7fd fcc8 	bl	80033a0 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d902      	bls.n	8005a22 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	f000 bceb 	b.w	80063f8 <HAL_RCC_OscConfig+0xe1c>
 8005a22:	2302      	movs	r3, #2
 8005a24:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a28:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8005a2c:	fa93 f3a3 	rbit	r3, r3
 8005a30:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8005a34:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a38:	fab3 f383 	clz	r3, r3
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	095b      	lsrs	r3, r3, #5
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	f043 0301 	orr.w	r3, r3, #1
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d102      	bne.n	8005a52 <HAL_RCC_OscConfig+0x476>
 8005a4c:	4b72      	ldr	r3, [pc, #456]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	e013      	b.n	8005a7a <HAL_RCC_OscConfig+0x49e>
 8005a52:	2302      	movs	r3, #2
 8005a54:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a58:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8005a5c:	fa93 f3a3 	rbit	r3, r3
 8005a60:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8005a64:	2302      	movs	r3, #2
 8005a66:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005a6a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8005a6e:	fa93 f3a3 	rbit	r3, r3
 8005a72:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005a76:	4b68      	ldr	r3, [pc, #416]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8005a80:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8005a84:	fa92 f2a2 	rbit	r2, r2
 8005a88:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8005a8c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005a90:	fab2 f282 	clz	r2, r2
 8005a94:	b2d2      	uxtb	r2, r2
 8005a96:	f042 0220 	orr.w	r2, r2, #32
 8005a9a:	b2d2      	uxtb	r2, r2
 8005a9c:	f002 021f 	and.w	r2, r2, #31
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	fa01 f202 	lsl.w	r2, r1, r2
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0af      	beq.n	8005a0c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aac:	4b5a      	ldr	r3, [pc, #360]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ab4:	1d3b      	adds	r3, r7, #4
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	21f8      	movs	r1, #248	; 0xf8
 8005abc:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac0:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8005ac4:	fa91 f1a1 	rbit	r1, r1
 8005ac8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8005acc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005ad0:	fab1 f181 	clz	r1, r1
 8005ad4:	b2c9      	uxtb	r1, r1
 8005ad6:	408b      	lsls	r3, r1
 8005ad8:	494f      	ldr	r1, [pc, #316]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	600b      	str	r3, [r1, #0]
 8005ade:	e06a      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5da>
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8005aea:	fa93 f3a3 	rbit	r3, r3
 8005aee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8005af2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005af6:	fab3 f383 	clz	r3, r3
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	461a      	mov	r2, r3
 8005b08:	2300      	movs	r3, #0
 8005b0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0c:	f7fd fc48 	bl	80033a0 <HAL_GetTick>
 8005b10:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b14:	e00a      	b.n	8005b2c <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b16:	f7fd fc43 	bl	80033a0 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d902      	bls.n	8005b2c <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	f000 bc66 	b.w	80063f8 <HAL_RCC_OscConfig+0xe1c>
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b32:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005b36:	fa93 f3a3 	rbit	r3, r3
 8005b3a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8005b3e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b42:	fab3 f383 	clz	r3, r3
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	095b      	lsrs	r3, r3, #5
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f043 0301 	orr.w	r3, r3, #1
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d102      	bne.n	8005b5c <HAL_RCC_OscConfig+0x580>
 8005b56:	4b30      	ldr	r3, [pc, #192]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	e013      	b.n	8005b84 <HAL_RCC_OscConfig+0x5a8>
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b66:	fa93 f3a3 	rbit	r3, r3
 8005b6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005b6e:	2302      	movs	r3, #2
 8005b70:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005b74:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8005b78:	fa93 f3a3 	rbit	r3, r3
 8005b7c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005b80:	4b25      	ldr	r3, [pc, #148]	; (8005c18 <HAL_RCC_OscConfig+0x63c>)
 8005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b84:	2202      	movs	r2, #2
 8005b86:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005b8a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8005b8e:	fa92 f2a2 	rbit	r2, r2
 8005b92:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8005b96:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005b9a:	fab2 f282 	clz	r2, r2
 8005b9e:	b2d2      	uxtb	r2, r2
 8005ba0:	f042 0220 	orr.w	r2, r2, #32
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	f002 021f 	and.w	r2, r2, #31
 8005baa:	2101      	movs	r1, #1
 8005bac:	fa01 f202 	lsl.w	r2, r1, r2
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1af      	bne.n	8005b16 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bb6:	1d3b      	adds	r3, r7, #4
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0308 	and.w	r3, r3, #8
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 80da 	beq.w	8005d7a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bc6:	1d3b      	adds	r3, r7, #4
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d069      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x6c8>
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005bda:	fa93 f3a3 	rbit	r3, r3
 8005bde:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8005be2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005be6:	fab3 f383 	clz	r3, r3
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	461a      	mov	r2, r3
 8005bee:	4b0b      	ldr	r3, [pc, #44]	; (8005c1c <HAL_RCC_OscConfig+0x640>)
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bfa:	f7fd fbd1 	bl	80033a0 <HAL_GetTick>
 8005bfe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c02:	e00d      	b.n	8005c20 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c04:	f7fd fbcc 	bl	80033a0 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d905      	bls.n	8005c20 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e3ef      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
 8005c18:	40021000 	.word	0x40021000
 8005c1c:	10908120 	.word	0x10908120
 8005c20:	2302      	movs	r3, #2
 8005c22:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c2a:	fa93 f2a3 	rbit	r2, r3
 8005c2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005c38:	2202      	movs	r2, #2
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	fa93 f2a3 	rbit	r2, r3
 8005c46:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005c4a:	601a      	str	r2, [r3, #0]
 8005c4c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005c50:	2202      	movs	r2, #2
 8005c52:	601a      	str	r2, [r3, #0]
 8005c54:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	fa93 f2a3 	rbit	r2, r3
 8005c5e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005c62:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c64:	4ba4      	ldr	r3, [pc, #656]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005c66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c68:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005c6c:	2102      	movs	r1, #2
 8005c6e:	6019      	str	r1, [r3, #0]
 8005c70:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	fa93 f1a3 	rbit	r1, r3
 8005c7a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005c7e:	6019      	str	r1, [r3, #0]
  return result;
 8005c80:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	fab3 f383 	clz	r3, r3
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	f003 031f 	and.w	r3, r3, #31
 8005c96:	2101      	movs	r1, #1
 8005c98:	fa01 f303 	lsl.w	r3, r1, r3
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d0b0      	beq.n	8005c04 <HAL_RCC_OscConfig+0x628>
 8005ca2:	e06a      	b.n	8005d7a <HAL_RCC_OscConfig+0x79e>
 8005ca4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005ca8:	2201      	movs	r2, #1
 8005caa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	fa93 f2a3 	rbit	r2, r3
 8005cb6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005cba:	601a      	str	r2, [r3, #0]
  return result;
 8005cbc:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005cc0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cc2:	fab3 f383 	clz	r3, r3
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	461a      	mov	r2, r3
 8005cca:	4b8c      	ldr	r3, [pc, #560]	; (8005efc <HAL_RCC_OscConfig+0x920>)
 8005ccc:	4413      	add	r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cd6:	f7fd fb63 	bl	80033a0 <HAL_GetTick>
 8005cda:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cde:	e009      	b.n	8005cf4 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ce0:	f7fd fb5e 	bl	80033a0 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d901      	bls.n	8005cf4 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e381      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
 8005cf4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cfc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	fa93 f2a3 	rbit	r2, r3
 8005d06:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005d10:	2202      	movs	r2, #2
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	fa93 f2a3 	rbit	r2, r3
 8005d1e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005d22:	601a      	str	r2, [r3, #0]
 8005d24:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005d28:	2202      	movs	r2, #2
 8005d2a:	601a      	str	r2, [r3, #0]
 8005d2c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	fa93 f2a3 	rbit	r2, r3
 8005d36:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005d3a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d3c:	4b6e      	ldr	r3, [pc, #440]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d40:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005d44:	2102      	movs	r1, #2
 8005d46:	6019      	str	r1, [r3, #0]
 8005d48:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	fa93 f1a3 	rbit	r1, r3
 8005d52:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005d56:	6019      	str	r1, [r3, #0]
  return result;
 8005d58:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	fab3 f383 	clz	r3, r3
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	f003 031f 	and.w	r3, r3, #31
 8005d6e:	2101      	movs	r1, #1
 8005d70:	fa01 f303 	lsl.w	r3, r1, r3
 8005d74:	4013      	ands	r3, r2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1b2      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d7a:	1d3b      	adds	r3, r7, #4
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0304 	and.w	r3, r3, #4
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 8157 	beq.w	8006038 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d90:	4b59      	ldr	r3, [pc, #356]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d112      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d9c:	4b56      	ldr	r3, [pc, #344]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	4a55      	ldr	r2, [pc, #340]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005da6:	61d3      	str	r3, [r2, #28]
 8005da8:	4b53      	ldr	r3, [pc, #332]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005daa:	69db      	ldr	r3, [r3, #28]
 8005dac:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005db0:	f107 030c 	add.w	r3, r7, #12
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	f107 030c 	add.w	r3, r7, #12
 8005dba:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dc2:	4b4f      	ldr	r3, [pc, #316]	; (8005f00 <HAL_RCC_OscConfig+0x924>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d11a      	bne.n	8005e04 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dce:	4b4c      	ldr	r3, [pc, #304]	; (8005f00 <HAL_RCC_OscConfig+0x924>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a4b      	ldr	r2, [pc, #300]	; (8005f00 <HAL_RCC_OscConfig+0x924>)
 8005dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dd8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dda:	f7fd fae1 	bl	80033a0 <HAL_GetTick>
 8005dde:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005de2:	e009      	b.n	8005df8 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005de4:	f7fd fadc 	bl	80033a0 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	2b64      	cmp	r3, #100	; 0x64
 8005df2:	d901      	bls.n	8005df8 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e2ff      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005df8:	4b41      	ldr	r3, [pc, #260]	; (8005f00 <HAL_RCC_OscConfig+0x924>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d0ef      	beq.n	8005de4 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e04:	1d3b      	adds	r3, r7, #4
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d106      	bne.n	8005e1c <HAL_RCC_OscConfig+0x840>
 8005e0e:	4b3a      	ldr	r3, [pc, #232]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	4a39      	ldr	r2, [pc, #228]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e14:	f043 0301 	orr.w	r3, r3, #1
 8005e18:	6213      	str	r3, [r2, #32]
 8005e1a:	e02f      	b.n	8005e7c <HAL_RCC_OscConfig+0x8a0>
 8005e1c:	1d3b      	adds	r3, r7, #4
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d10c      	bne.n	8005e40 <HAL_RCC_OscConfig+0x864>
 8005e26:	4b34      	ldr	r3, [pc, #208]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	4a33      	ldr	r2, [pc, #204]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e2c:	f023 0301 	bic.w	r3, r3, #1
 8005e30:	6213      	str	r3, [r2, #32]
 8005e32:	4b31      	ldr	r3, [pc, #196]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	4a30      	ldr	r2, [pc, #192]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e38:	f023 0304 	bic.w	r3, r3, #4
 8005e3c:	6213      	str	r3, [r2, #32]
 8005e3e:	e01d      	b.n	8005e7c <HAL_RCC_OscConfig+0x8a0>
 8005e40:	1d3b      	adds	r3, r7, #4
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	2b05      	cmp	r3, #5
 8005e48:	d10c      	bne.n	8005e64 <HAL_RCC_OscConfig+0x888>
 8005e4a:	4b2b      	ldr	r3, [pc, #172]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	4a2a      	ldr	r2, [pc, #168]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e50:	f043 0304 	orr.w	r3, r3, #4
 8005e54:	6213      	str	r3, [r2, #32]
 8005e56:	4b28      	ldr	r3, [pc, #160]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	4a27      	ldr	r2, [pc, #156]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e5c:	f043 0301 	orr.w	r3, r3, #1
 8005e60:	6213      	str	r3, [r2, #32]
 8005e62:	e00b      	b.n	8005e7c <HAL_RCC_OscConfig+0x8a0>
 8005e64:	4b24      	ldr	r3, [pc, #144]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	4a23      	ldr	r2, [pc, #140]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e6a:	f023 0301 	bic.w	r3, r3, #1
 8005e6e:	6213      	str	r3, [r2, #32]
 8005e70:	4b21      	ldr	r3, [pc, #132]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	4a20      	ldr	r2, [pc, #128]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005e76:	f023 0304 	bic.w	r3, r3, #4
 8005e7a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e7c:	1d3b      	adds	r3, r7, #4
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d06a      	beq.n	8005f5c <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e86:	f7fd fa8b 	bl	80033a0 <HAL_GetTick>
 8005e8a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e8e:	e00b      	b.n	8005ea8 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e90:	f7fd fa86 	bl	80033a0 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d901      	bls.n	8005ea8 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e2a7      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
 8005ea8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005eac:	2202      	movs	r2, #2
 8005eae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eb0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	fa93 f2a3 	rbit	r2, r3
 8005eba:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005ebe:	601a      	str	r2, [r3, #0]
 8005ec0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	fa93 f2a3 	rbit	r2, r3
 8005ed2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005ed6:	601a      	str	r2, [r3, #0]
  return result;
 8005ed8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005edc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ede:	fab3 f383 	clz	r3, r3
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	095b      	lsrs	r3, r3, #5
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	f043 0302 	orr.w	r3, r3, #2
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d108      	bne.n	8005f04 <HAL_RCC_OscConfig+0x928>
 8005ef2:	4b01      	ldr	r3, [pc, #4]	; (8005ef8 <HAL_RCC_OscConfig+0x91c>)
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	e013      	b.n	8005f20 <HAL_RCC_OscConfig+0x944>
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	10908120 	.word	0x10908120
 8005f00:	40007000 	.word	0x40007000
 8005f04:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005f08:	2202      	movs	r2, #2
 8005f0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f0c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	fa93 f2a3 	rbit	r2, r3
 8005f16:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	4bc0      	ldr	r3, [pc, #768]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005f24:	2102      	movs	r1, #2
 8005f26:	6011      	str	r1, [r2, #0]
 8005f28:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005f2c:	6812      	ldr	r2, [r2, #0]
 8005f2e:	fa92 f1a2 	rbit	r1, r2
 8005f32:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005f36:	6011      	str	r1, [r2, #0]
  return result;
 8005f38:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005f3c:	6812      	ldr	r2, [r2, #0]
 8005f3e:	fab2 f282 	clz	r2, r2
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f48:	b2d2      	uxtb	r2, r2
 8005f4a:	f002 021f 	and.w	r2, r2, #31
 8005f4e:	2101      	movs	r1, #1
 8005f50:	fa01 f202 	lsl.w	r2, r1, r2
 8005f54:	4013      	ands	r3, r2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d09a      	beq.n	8005e90 <HAL_RCC_OscConfig+0x8b4>
 8005f5a:	e063      	b.n	8006024 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f5c:	f7fd fa20 	bl	80033a0 <HAL_GetTick>
 8005f60:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f64:	e00b      	b.n	8005f7e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f66:	f7fd fa1b 	bl	80033a0 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e23c      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
 8005f7e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005f82:	2202      	movs	r2, #2
 8005f84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f86:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	fa93 f2a3 	rbit	r2, r3
 8005f90:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005f9a:	2202      	movs	r2, #2
 8005f9c:	601a      	str	r2, [r3, #0]
 8005f9e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	fa93 f2a3 	rbit	r2, r3
 8005fa8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005fac:	601a      	str	r2, [r3, #0]
  return result;
 8005fae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005fb2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fb4:	fab3 f383 	clz	r3, r3
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	095b      	lsrs	r3, r3, #5
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f043 0302 	orr.w	r3, r3, #2
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d102      	bne.n	8005fce <HAL_RCC_OscConfig+0x9f2>
 8005fc8:	4b95      	ldr	r3, [pc, #596]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8005fca:	6a1b      	ldr	r3, [r3, #32]
 8005fcc:	e00d      	b.n	8005fea <HAL_RCC_OscConfig+0xa0e>
 8005fce:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fd6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	fa93 f2a3 	rbit	r2, r3
 8005fe0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005fe4:	601a      	str	r2, [r3, #0]
 8005fe6:	4b8e      	ldr	r3, [pc, #568]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8005fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fea:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005fee:	2102      	movs	r1, #2
 8005ff0:	6011      	str	r1, [r2, #0]
 8005ff2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005ff6:	6812      	ldr	r2, [r2, #0]
 8005ff8:	fa92 f1a2 	rbit	r1, r2
 8005ffc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006000:	6011      	str	r1, [r2, #0]
  return result;
 8006002:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	fab2 f282 	clz	r2, r2
 800600c:	b2d2      	uxtb	r2, r2
 800600e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006012:	b2d2      	uxtb	r2, r2
 8006014:	f002 021f 	and.w	r2, r2, #31
 8006018:	2101      	movs	r1, #1
 800601a:	fa01 f202 	lsl.w	r2, r1, r2
 800601e:	4013      	ands	r3, r2
 8006020:	2b00      	cmp	r3, #0
 8006022:	d1a0      	bne.n	8005f66 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006024:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8006028:	2b01      	cmp	r3, #1
 800602a:	d105      	bne.n	8006038 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800602c:	4b7c      	ldr	r3, [pc, #496]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 800602e:	69db      	ldr	r3, [r3, #28]
 8006030:	4a7b      	ldr	r2, [pc, #492]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8006032:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006036:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006038:	1d3b      	adds	r3, r7, #4
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	2b00      	cmp	r3, #0
 8006040:	f000 81d9 	beq.w	80063f6 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006044:	4b76      	ldr	r3, [pc, #472]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f003 030c 	and.w	r3, r3, #12
 800604c:	2b08      	cmp	r3, #8
 800604e:	f000 81a6 	beq.w	800639e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006052:	1d3b      	adds	r3, r7, #4
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	2b02      	cmp	r3, #2
 800605a:	f040 811e 	bne.w	800629a <HAL_RCC_OscConfig+0xcbe>
 800605e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8006062:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006066:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006068:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	fa93 f2a3 	rbit	r2, r3
 8006072:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006076:	601a      	str	r2, [r3, #0]
  return result;
 8006078:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800607c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800607e:	fab3 f383 	clz	r3, r3
 8006082:	b2db      	uxtb	r3, r3
 8006084:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006088:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	461a      	mov	r2, r3
 8006090:	2300      	movs	r3, #0
 8006092:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006094:	f7fd f984 	bl	80033a0 <HAL_GetTick>
 8006098:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800609c:	e009      	b.n	80060b2 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800609e:	f7fd f97f 	bl	80033a0 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e1a2      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
 80060b2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80060b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060bc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	fa93 f2a3 	rbit	r2, r3
 80060c6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80060ca:	601a      	str	r2, [r3, #0]
  return result;
 80060cc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80060d0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060d2:	fab3 f383 	clz	r3, r3
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	095b      	lsrs	r3, r3, #5
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	f043 0301 	orr.w	r3, r3, #1
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d102      	bne.n	80060ec <HAL_RCC_OscConfig+0xb10>
 80060e6:	4b4e      	ldr	r3, [pc, #312]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	e01b      	b.n	8006124 <HAL_RCC_OscConfig+0xb48>
 80060ec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80060f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	fa93 f2a3 	rbit	r2, r3
 8006100:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800610a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	fa93 f2a3 	rbit	r2, r3
 800611a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	4b3f      	ldr	r3, [pc, #252]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8006122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006124:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8006128:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800612c:	6011      	str	r1, [r2, #0]
 800612e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8006132:	6812      	ldr	r2, [r2, #0]
 8006134:	fa92 f1a2 	rbit	r1, r2
 8006138:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800613c:	6011      	str	r1, [r2, #0]
  return result;
 800613e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006142:	6812      	ldr	r2, [r2, #0]
 8006144:	fab2 f282 	clz	r2, r2
 8006148:	b2d2      	uxtb	r2, r2
 800614a:	f042 0220 	orr.w	r2, r2, #32
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	f002 021f 	and.w	r2, r2, #31
 8006154:	2101      	movs	r1, #1
 8006156:	fa01 f202 	lsl.w	r2, r1, r2
 800615a:	4013      	ands	r3, r2
 800615c:	2b00      	cmp	r3, #0
 800615e:	d19e      	bne.n	800609e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006160:	4b2f      	ldr	r3, [pc, #188]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8006162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006164:	f023 020f 	bic.w	r2, r3, #15
 8006168:	1d3b      	adds	r3, r7, #4
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616e:	492c      	ldr	r1, [pc, #176]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8006170:	4313      	orrs	r3, r2
 8006172:	62cb      	str	r3, [r1, #44]	; 0x2c
 8006174:	4b2a      	ldr	r3, [pc, #168]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800617c:	1d3b      	adds	r3, r7, #4
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	6a19      	ldr	r1, [r3, #32]
 8006182:	1d3b      	adds	r3, r7, #4
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	69db      	ldr	r3, [r3, #28]
 8006188:	430b      	orrs	r3, r1
 800618a:	4925      	ldr	r1, [pc, #148]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 800618c:	4313      	orrs	r3, r2
 800618e:	604b      	str	r3, [r1, #4]
 8006190:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8006194:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006198:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800619a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	fa93 f2a3 	rbit	r2, r3
 80061a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80061a8:	601a      	str	r2, [r3, #0]
  return result;
 80061aa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80061ae:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061b0:	fab3 f383 	clz	r3, r3
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80061ba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	461a      	mov	r2, r3
 80061c2:	2301      	movs	r3, #1
 80061c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c6:	f7fd f8eb 	bl	80033a0 <HAL_GetTick>
 80061ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061ce:	e009      	b.n	80061e4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061d0:	f7fd f8e6 	bl	80033a0 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d901      	bls.n	80061e4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	e109      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
 80061e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80061e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80061ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ee:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	fa93 f2a3 	rbit	r2, r3
 80061f8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80061fc:	601a      	str	r2, [r3, #0]
  return result;
 80061fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006202:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006204:	fab3 f383 	clz	r3, r3
 8006208:	b2db      	uxtb	r3, r3
 800620a:	095b      	lsrs	r3, r3, #5
 800620c:	b2db      	uxtb	r3, r3
 800620e:	f043 0301 	orr.w	r3, r3, #1
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b01      	cmp	r3, #1
 8006216:	d105      	bne.n	8006224 <HAL_RCC_OscConfig+0xc48>
 8006218:	4b01      	ldr	r3, [pc, #4]	; (8006220 <HAL_RCC_OscConfig+0xc44>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	e01e      	b.n	800625c <HAL_RCC_OscConfig+0xc80>
 800621e:	bf00      	nop
 8006220:	40021000 	.word	0x40021000
 8006224:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006228:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800622c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800622e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	fa93 f2a3 	rbit	r2, r3
 8006238:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800623c:	601a      	str	r2, [r3, #0]
 800623e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006242:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006246:	601a      	str	r2, [r3, #0]
 8006248:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	fa93 f2a3 	rbit	r2, r3
 8006252:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	4b6a      	ldr	r3, [pc, #424]	; (8006404 <HAL_RCC_OscConfig+0xe28>)
 800625a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8006260:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006264:	6011      	str	r1, [r2, #0]
 8006266:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800626a:	6812      	ldr	r2, [r2, #0]
 800626c:	fa92 f1a2 	rbit	r1, r2
 8006270:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006274:	6011      	str	r1, [r2, #0]
  return result;
 8006276:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800627a:	6812      	ldr	r2, [r2, #0]
 800627c:	fab2 f282 	clz	r2, r2
 8006280:	b2d2      	uxtb	r2, r2
 8006282:	f042 0220 	orr.w	r2, r2, #32
 8006286:	b2d2      	uxtb	r2, r2
 8006288:	f002 021f 	and.w	r2, r2, #31
 800628c:	2101      	movs	r1, #1
 800628e:	fa01 f202 	lsl.w	r2, r1, r2
 8006292:	4013      	ands	r3, r2
 8006294:	2b00      	cmp	r3, #0
 8006296:	d09b      	beq.n	80061d0 <HAL_RCC_OscConfig+0xbf4>
 8006298:	e0ad      	b.n	80063f6 <HAL_RCC_OscConfig+0xe1a>
 800629a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800629e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80062a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	fa93 f2a3 	rbit	r2, r3
 80062ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80062b2:	601a      	str	r2, [r3, #0]
  return result;
 80062b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80062b8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ba:	fab3 f383 	clz	r3, r3
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80062c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	461a      	mov	r2, r3
 80062cc:	2300      	movs	r3, #0
 80062ce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062d0:	f7fd f866 	bl	80033a0 <HAL_GetTick>
 80062d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062d8:	e009      	b.n	80062ee <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062da:	f7fd f861 	bl	80033a0 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d901      	bls.n	80062ee <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	e084      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
 80062ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80062f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80062f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	fa93 f2a3 	rbit	r2, r3
 8006302:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006306:	601a      	str	r2, [r3, #0]
  return result;
 8006308:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800630c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800630e:	fab3 f383 	clz	r3, r3
 8006312:	b2db      	uxtb	r3, r3
 8006314:	095b      	lsrs	r3, r3, #5
 8006316:	b2db      	uxtb	r3, r3
 8006318:	f043 0301 	orr.w	r3, r3, #1
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b01      	cmp	r3, #1
 8006320:	d102      	bne.n	8006328 <HAL_RCC_OscConfig+0xd4c>
 8006322:	4b38      	ldr	r3, [pc, #224]	; (8006404 <HAL_RCC_OscConfig+0xe28>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	e01b      	b.n	8006360 <HAL_RCC_OscConfig+0xd84>
 8006328:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800632c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006330:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006332:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	fa93 f2a3 	rbit	r2, r3
 800633c:	f107 0320 	add.w	r3, r7, #32
 8006340:	601a      	str	r2, [r3, #0]
 8006342:	f107 031c 	add.w	r3, r7, #28
 8006346:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	f107 031c 	add.w	r3, r7, #28
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	fa93 f2a3 	rbit	r2, r3
 8006356:	f107 0318 	add.w	r3, r7, #24
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	4b29      	ldr	r3, [pc, #164]	; (8006404 <HAL_RCC_OscConfig+0xe28>)
 800635e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006360:	f107 0214 	add.w	r2, r7, #20
 8006364:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006368:	6011      	str	r1, [r2, #0]
 800636a:	f107 0214 	add.w	r2, r7, #20
 800636e:	6812      	ldr	r2, [r2, #0]
 8006370:	fa92 f1a2 	rbit	r1, r2
 8006374:	f107 0210 	add.w	r2, r7, #16
 8006378:	6011      	str	r1, [r2, #0]
  return result;
 800637a:	f107 0210 	add.w	r2, r7, #16
 800637e:	6812      	ldr	r2, [r2, #0]
 8006380:	fab2 f282 	clz	r2, r2
 8006384:	b2d2      	uxtb	r2, r2
 8006386:	f042 0220 	orr.w	r2, r2, #32
 800638a:	b2d2      	uxtb	r2, r2
 800638c:	f002 021f 	and.w	r2, r2, #31
 8006390:	2101      	movs	r1, #1
 8006392:	fa01 f202 	lsl.w	r2, r1, r2
 8006396:	4013      	ands	r3, r2
 8006398:	2b00      	cmp	r3, #0
 800639a:	d19e      	bne.n	80062da <HAL_RCC_OscConfig+0xcfe>
 800639c:	e02b      	b.n	80063f6 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800639e:	1d3b      	adds	r3, r7, #4
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d101      	bne.n	80063ac <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e025      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80063ac:	4b15      	ldr	r3, [pc, #84]	; (8006404 <HAL_RCC_OscConfig+0xe28>)
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80063b4:	4b13      	ldr	r3, [pc, #76]	; (8006404 <HAL_RCC_OscConfig+0xe28>)
 80063b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80063bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80063c0:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80063c4:	1d3b      	adds	r3, r7, #4
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	69db      	ldr	r3, [r3, #28]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d111      	bne.n	80063f2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80063ce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80063d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80063d6:	1d3b      	adds	r3, r7, #4
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80063dc:	429a      	cmp	r2, r3
 80063de:	d108      	bne.n	80063f2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80063e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80063e4:	f003 020f 	and.w	r2, r3, #15
 80063e8:	1d3b      	adds	r3, r7, #4
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d001      	beq.n	80063f6 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e000      	b.n	80063f8 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80063f6:	2300      	movs	r3, #0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	40021000 	.word	0x40021000

08006408 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b09e      	sub	sp, #120	; 0x78
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006412:	2300      	movs	r3, #0
 8006414:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e162      	b.n	80066e6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006420:	4b90      	ldr	r3, [pc, #576]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0307 	and.w	r3, r3, #7
 8006428:	683a      	ldr	r2, [r7, #0]
 800642a:	429a      	cmp	r2, r3
 800642c:	d910      	bls.n	8006450 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800642e:	4b8d      	ldr	r3, [pc, #564]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f023 0207 	bic.w	r2, r3, #7
 8006436:	498b      	ldr	r1, [pc, #556]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	4313      	orrs	r3, r2
 800643c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800643e:	4b89      	ldr	r3, [pc, #548]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0307 	and.w	r3, r3, #7
 8006446:	683a      	ldr	r2, [r7, #0]
 8006448:	429a      	cmp	r2, r3
 800644a:	d001      	beq.n	8006450 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e14a      	b.n	80066e6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0302 	and.w	r3, r3, #2
 8006458:	2b00      	cmp	r3, #0
 800645a:	d008      	beq.n	800646e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800645c:	4b82      	ldr	r3, [pc, #520]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	497f      	ldr	r1, [pc, #508]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 800646a:	4313      	orrs	r3, r2
 800646c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80dc 	beq.w	8006634 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d13c      	bne.n	80064fe <HAL_RCC_ClockConfig+0xf6>
 8006484:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006488:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800648a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800648c:	fa93 f3a3 	rbit	r3, r3
 8006490:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006492:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006494:	fab3 f383 	clz	r3, r3
 8006498:	b2db      	uxtb	r3, r3
 800649a:	095b      	lsrs	r3, r3, #5
 800649c:	b2db      	uxtb	r3, r3
 800649e:	f043 0301 	orr.w	r3, r3, #1
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d102      	bne.n	80064ae <HAL_RCC_ClockConfig+0xa6>
 80064a8:	4b6f      	ldr	r3, [pc, #444]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	e00f      	b.n	80064ce <HAL_RCC_ClockConfig+0xc6>
 80064ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80064b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80064b6:	fa93 f3a3 	rbit	r3, r3
 80064ba:	667b      	str	r3, [r7, #100]	; 0x64
 80064bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80064c0:	663b      	str	r3, [r7, #96]	; 0x60
 80064c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064c4:	fa93 f3a3 	rbit	r3, r3
 80064c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064ca:	4b67      	ldr	r3, [pc, #412]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 80064cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80064d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80064d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80064d6:	fa92 f2a2 	rbit	r2, r2
 80064da:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80064dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80064de:	fab2 f282 	clz	r2, r2
 80064e2:	b2d2      	uxtb	r2, r2
 80064e4:	f042 0220 	orr.w	r2, r2, #32
 80064e8:	b2d2      	uxtb	r2, r2
 80064ea:	f002 021f 	and.w	r2, r2, #31
 80064ee:	2101      	movs	r1, #1
 80064f0:	fa01 f202 	lsl.w	r2, r1, r2
 80064f4:	4013      	ands	r3, r2
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d17b      	bne.n	80065f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e0f3      	b.n	80066e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	2b02      	cmp	r3, #2
 8006504:	d13c      	bne.n	8006580 <HAL_RCC_ClockConfig+0x178>
 8006506:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800650a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800650c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800650e:	fa93 f3a3 	rbit	r3, r3
 8006512:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006514:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006516:	fab3 f383 	clz	r3, r3
 800651a:	b2db      	uxtb	r3, r3
 800651c:	095b      	lsrs	r3, r3, #5
 800651e:	b2db      	uxtb	r3, r3
 8006520:	f043 0301 	orr.w	r3, r3, #1
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b01      	cmp	r3, #1
 8006528:	d102      	bne.n	8006530 <HAL_RCC_ClockConfig+0x128>
 800652a:	4b4f      	ldr	r3, [pc, #316]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	e00f      	b.n	8006550 <HAL_RCC_ClockConfig+0x148>
 8006530:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006534:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006536:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006538:	fa93 f3a3 	rbit	r3, r3
 800653c:	647b      	str	r3, [r7, #68]	; 0x44
 800653e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006542:	643b      	str	r3, [r7, #64]	; 0x40
 8006544:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006546:	fa93 f3a3 	rbit	r3, r3
 800654a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800654c:	4b46      	ldr	r3, [pc, #280]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 800654e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006550:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006554:	63ba      	str	r2, [r7, #56]	; 0x38
 8006556:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006558:	fa92 f2a2 	rbit	r2, r2
 800655c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800655e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006560:	fab2 f282 	clz	r2, r2
 8006564:	b2d2      	uxtb	r2, r2
 8006566:	f042 0220 	orr.w	r2, r2, #32
 800656a:	b2d2      	uxtb	r2, r2
 800656c:	f002 021f 	and.w	r2, r2, #31
 8006570:	2101      	movs	r1, #1
 8006572:	fa01 f202 	lsl.w	r2, r1, r2
 8006576:	4013      	ands	r3, r2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d13a      	bne.n	80065f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e0b2      	b.n	80066e6 <HAL_RCC_ClockConfig+0x2de>
 8006580:	2302      	movs	r3, #2
 8006582:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006586:	fa93 f3a3 	rbit	r3, r3
 800658a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800658c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800658e:	fab3 f383 	clz	r3, r3
 8006592:	b2db      	uxtb	r3, r3
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	b2db      	uxtb	r3, r3
 8006598:	f043 0301 	orr.w	r3, r3, #1
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d102      	bne.n	80065a8 <HAL_RCC_ClockConfig+0x1a0>
 80065a2:	4b31      	ldr	r3, [pc, #196]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	e00d      	b.n	80065c4 <HAL_RCC_ClockConfig+0x1bc>
 80065a8:	2302      	movs	r3, #2
 80065aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ae:	fa93 f3a3 	rbit	r3, r3
 80065b2:	627b      	str	r3, [r7, #36]	; 0x24
 80065b4:	2302      	movs	r3, #2
 80065b6:	623b      	str	r3, [r7, #32]
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	fa93 f3a3 	rbit	r3, r3
 80065be:	61fb      	str	r3, [r7, #28]
 80065c0:	4b29      	ldr	r3, [pc, #164]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 80065c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c4:	2202      	movs	r2, #2
 80065c6:	61ba      	str	r2, [r7, #24]
 80065c8:	69ba      	ldr	r2, [r7, #24]
 80065ca:	fa92 f2a2 	rbit	r2, r2
 80065ce:	617a      	str	r2, [r7, #20]
  return result;
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	fab2 f282 	clz	r2, r2
 80065d6:	b2d2      	uxtb	r2, r2
 80065d8:	f042 0220 	orr.w	r2, r2, #32
 80065dc:	b2d2      	uxtb	r2, r2
 80065de:	f002 021f 	and.w	r2, r2, #31
 80065e2:	2101      	movs	r1, #1
 80065e4:	fa01 f202 	lsl.w	r2, r1, r2
 80065e8:	4013      	ands	r3, r2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d101      	bne.n	80065f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e079      	b.n	80066e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065f2:	4b1d      	ldr	r3, [pc, #116]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f023 0203 	bic.w	r2, r3, #3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	491a      	ldr	r1, [pc, #104]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 8006600:	4313      	orrs	r3, r2
 8006602:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006604:	f7fc fecc 	bl	80033a0 <HAL_GetTick>
 8006608:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800660a:	e00a      	b.n	8006622 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800660c:	f7fc fec8 	bl	80033a0 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	f241 3288 	movw	r2, #5000	; 0x1388
 800661a:	4293      	cmp	r3, r2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e061      	b.n	80066e6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006622:	4b11      	ldr	r3, [pc, #68]	; (8006668 <HAL_RCC_ClockConfig+0x260>)
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f003 020c 	and.w	r2, r3, #12
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	429a      	cmp	r2, r3
 8006632:	d1eb      	bne.n	800660c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006634:	4b0b      	ldr	r3, [pc, #44]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0307 	and.w	r3, r3, #7
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	429a      	cmp	r2, r3
 8006640:	d214      	bcs.n	800666c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006642:	4b08      	ldr	r3, [pc, #32]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f023 0207 	bic.w	r2, r3, #7
 800664a:	4906      	ldr	r1, [pc, #24]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	4313      	orrs	r3, r2
 8006650:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006652:	4b04      	ldr	r3, [pc, #16]	; (8006664 <HAL_RCC_ClockConfig+0x25c>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0307 	and.w	r3, r3, #7
 800665a:	683a      	ldr	r2, [r7, #0]
 800665c:	429a      	cmp	r2, r3
 800665e:	d005      	beq.n	800666c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e040      	b.n	80066e6 <HAL_RCC_ClockConfig+0x2de>
 8006664:	40022000 	.word	0x40022000
 8006668:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0304 	and.w	r3, r3, #4
 8006674:	2b00      	cmp	r3, #0
 8006676:	d008      	beq.n	800668a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006678:	4b1d      	ldr	r3, [pc, #116]	; (80066f0 <HAL_RCC_ClockConfig+0x2e8>)
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	491a      	ldr	r1, [pc, #104]	; (80066f0 <HAL_RCC_ClockConfig+0x2e8>)
 8006686:	4313      	orrs	r3, r2
 8006688:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0308 	and.w	r3, r3, #8
 8006692:	2b00      	cmp	r3, #0
 8006694:	d009      	beq.n	80066aa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006696:	4b16      	ldr	r3, [pc, #88]	; (80066f0 <HAL_RCC_ClockConfig+0x2e8>)
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	00db      	lsls	r3, r3, #3
 80066a4:	4912      	ldr	r1, [pc, #72]	; (80066f0 <HAL_RCC_ClockConfig+0x2e8>)
 80066a6:	4313      	orrs	r3, r2
 80066a8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80066aa:	f000 f829 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 80066ae:	4601      	mov	r1, r0
 80066b0:	4b0f      	ldr	r3, [pc, #60]	; (80066f0 <HAL_RCC_ClockConfig+0x2e8>)
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066b8:	22f0      	movs	r2, #240	; 0xf0
 80066ba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	fa92 f2a2 	rbit	r2, r2
 80066c2:	60fa      	str	r2, [r7, #12]
  return result;
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	fab2 f282 	clz	r2, r2
 80066ca:	b2d2      	uxtb	r2, r2
 80066cc:	40d3      	lsrs	r3, r2
 80066ce:	4a09      	ldr	r2, [pc, #36]	; (80066f4 <HAL_RCC_ClockConfig+0x2ec>)
 80066d0:	5cd3      	ldrb	r3, [r2, r3]
 80066d2:	fa21 f303 	lsr.w	r3, r1, r3
 80066d6:	4a08      	ldr	r2, [pc, #32]	; (80066f8 <HAL_RCC_ClockConfig+0x2f0>)
 80066d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80066da:	4b08      	ldr	r3, [pc, #32]	; (80066fc <HAL_RCC_ClockConfig+0x2f4>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4618      	mov	r0, r3
 80066e0:	f7fc fe1a 	bl	8003318 <HAL_InitTick>
  
  return HAL_OK;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3778      	adds	r7, #120	; 0x78
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	40021000 	.word	0x40021000
 80066f4:	08009cd0 	.word	0x08009cd0
 80066f8:	20000010 	.word	0x20000010
 80066fc:	20000014 	.word	0x20000014

08006700 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006700:	b480      	push	{r7}
 8006702:	b08b      	sub	sp, #44	; 0x2c
 8006704:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	61fb      	str	r3, [r7, #28]
 800670a:	2300      	movs	r3, #0
 800670c:	61bb      	str	r3, [r7, #24]
 800670e:	2300      	movs	r3, #0
 8006710:	627b      	str	r3, [r7, #36]	; 0x24
 8006712:	2300      	movs	r3, #0
 8006714:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006716:	2300      	movs	r3, #0
 8006718:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800671a:	4b2a      	ldr	r3, [pc, #168]	; (80067c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	f003 030c 	and.w	r3, r3, #12
 8006726:	2b04      	cmp	r3, #4
 8006728:	d002      	beq.n	8006730 <HAL_RCC_GetSysClockFreq+0x30>
 800672a:	2b08      	cmp	r3, #8
 800672c:	d003      	beq.n	8006736 <HAL_RCC_GetSysClockFreq+0x36>
 800672e:	e03f      	b.n	80067b0 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006730:	4b25      	ldr	r3, [pc, #148]	; (80067c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006732:	623b      	str	r3, [r7, #32]
      break;
 8006734:	e03f      	b.n	80067b6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800673c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006740:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	fa92 f2a2 	rbit	r2, r2
 8006748:	607a      	str	r2, [r7, #4]
  return result;
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	fab2 f282 	clz	r2, r2
 8006750:	b2d2      	uxtb	r2, r2
 8006752:	40d3      	lsrs	r3, r2
 8006754:	4a1d      	ldr	r2, [pc, #116]	; (80067cc <HAL_RCC_GetSysClockFreq+0xcc>)
 8006756:	5cd3      	ldrb	r3, [r2, r3]
 8006758:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800675a:	4b1a      	ldr	r3, [pc, #104]	; (80067c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800675c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800675e:	f003 030f 	and.w	r3, r3, #15
 8006762:	220f      	movs	r2, #15
 8006764:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	fa92 f2a2 	rbit	r2, r2
 800676c:	60fa      	str	r2, [r7, #12]
  return result;
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	fab2 f282 	clz	r2, r2
 8006774:	b2d2      	uxtb	r2, r2
 8006776:	40d3      	lsrs	r3, r2
 8006778:	4a15      	ldr	r2, [pc, #84]	; (80067d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800677a:	5cd3      	ldrb	r3, [r2, r3]
 800677c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d008      	beq.n	800679a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006788:	4a0f      	ldr	r2, [pc, #60]	; (80067c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800678a:	69bb      	ldr	r3, [r7, #24]
 800678c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	fb02 f303 	mul.w	r3, r2, r3
 8006796:	627b      	str	r3, [r7, #36]	; 0x24
 8006798:	e007      	b.n	80067aa <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800679a:	4a0b      	ldr	r2, [pc, #44]	; (80067c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	fbb2 f2f3 	udiv	r2, r2, r3
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	fb02 f303 	mul.w	r3, r2, r3
 80067a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80067aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ac:	623b      	str	r3, [r7, #32]
      break;
 80067ae:	e002      	b.n	80067b6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80067b0:	4b05      	ldr	r3, [pc, #20]	; (80067c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 80067b2:	623b      	str	r3, [r7, #32]
      break;
 80067b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067b6:	6a3b      	ldr	r3, [r7, #32]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	372c      	adds	r7, #44	; 0x2c
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr
 80067c4:	40021000 	.word	0x40021000
 80067c8:	007a1200 	.word	0x007a1200
 80067cc:	08009ce8 	.word	0x08009ce8
 80067d0:	08009cf8 	.word	0x08009cf8

080067d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067d4:	b480      	push	{r7}
 80067d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067d8:	4b03      	ldr	r3, [pc, #12]	; (80067e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80067da:	681b      	ldr	r3, [r3, #0]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	20000010 	.word	0x20000010

080067ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80067f2:	f7ff ffef 	bl	80067d4 <HAL_RCC_GetHCLKFreq>
 80067f6:	4601      	mov	r1, r0
 80067f8:	4b0b      	ldr	r3, [pc, #44]	; (8006828 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006800:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006804:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	fa92 f2a2 	rbit	r2, r2
 800680c:	603a      	str	r2, [r7, #0]
  return result;
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	fab2 f282 	clz	r2, r2
 8006814:	b2d2      	uxtb	r2, r2
 8006816:	40d3      	lsrs	r3, r2
 8006818:	4a04      	ldr	r2, [pc, #16]	; (800682c <HAL_RCC_GetPCLK1Freq+0x40>)
 800681a:	5cd3      	ldrb	r3, [r2, r3]
 800681c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006820:	4618      	mov	r0, r3
 8006822:	3708      	adds	r7, #8
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	40021000 	.word	0x40021000
 800682c:	08009ce0 	.word	0x08009ce0

08006830 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006836:	f7ff ffcd 	bl	80067d4 <HAL_RCC_GetHCLKFreq>
 800683a:	4601      	mov	r1, r0
 800683c:	4b0b      	ldr	r3, [pc, #44]	; (800686c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006844:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006848:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	fa92 f2a2 	rbit	r2, r2
 8006850:	603a      	str	r2, [r7, #0]
  return result;
 8006852:	683a      	ldr	r2, [r7, #0]
 8006854:	fab2 f282 	clz	r2, r2
 8006858:	b2d2      	uxtb	r2, r2
 800685a:	40d3      	lsrs	r3, r2
 800685c:	4a04      	ldr	r2, [pc, #16]	; (8006870 <HAL_RCC_GetPCLK2Freq+0x40>)
 800685e:	5cd3      	ldrb	r3, [r2, r3]
 8006860:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006864:	4618      	mov	r0, r3
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	40021000 	.word	0x40021000
 8006870:	08009ce0 	.word	0x08009ce0

08006874 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b092      	sub	sp, #72	; 0x48
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800687c:	2300      	movs	r3, #0
 800687e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006884:	2300      	movs	r3, #0
 8006886:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 80d4 	beq.w	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006898:	4b4e      	ldr	r3, [pc, #312]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800689a:	69db      	ldr	r3, [r3, #28]
 800689c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10e      	bne.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068a4:	4b4b      	ldr	r3, [pc, #300]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068a6:	69db      	ldr	r3, [r3, #28]
 80068a8:	4a4a      	ldr	r2, [pc, #296]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ae:	61d3      	str	r3, [r2, #28]
 80068b0:	4b48      	ldr	r3, [pc, #288]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068b2:	69db      	ldr	r3, [r3, #28]
 80068b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068b8:	60bb      	str	r3, [r7, #8]
 80068ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068bc:	2301      	movs	r3, #1
 80068be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068c2:	4b45      	ldr	r3, [pc, #276]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d118      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068ce:	4b42      	ldr	r3, [pc, #264]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a41      	ldr	r2, [pc, #260]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068da:	f7fc fd61 	bl	80033a0 <HAL_GetTick>
 80068de:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068e0:	e008      	b.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068e2:	f7fc fd5d 	bl	80033a0 <HAL_GetTick>
 80068e6:	4602      	mov	r2, r0
 80068e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068ea:	1ad3      	subs	r3, r2, r3
 80068ec:	2b64      	cmp	r3, #100	; 0x64
 80068ee:	d901      	bls.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e1d6      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068f4:	4b38      	ldr	r3, [pc, #224]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d0f0      	beq.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006900:	4b34      	ldr	r3, [pc, #208]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006902:	6a1b      	ldr	r3, [r3, #32]
 8006904:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006908:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800690a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 8084 	beq.w	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800691a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800691c:	429a      	cmp	r2, r3
 800691e:	d07c      	beq.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006920:	4b2c      	ldr	r3, [pc, #176]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006922:	6a1b      	ldr	r3, [r3, #32]
 8006924:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006928:	63fb      	str	r3, [r7, #60]	; 0x3c
 800692a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800692e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006932:	fa93 f3a3 	rbit	r3, r3
 8006936:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800693a:	fab3 f383 	clz	r3, r3
 800693e:	b2db      	uxtb	r3, r3
 8006940:	461a      	mov	r2, r3
 8006942:	4b26      	ldr	r3, [pc, #152]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006944:	4413      	add	r3, r2
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	461a      	mov	r2, r3
 800694a:	2301      	movs	r3, #1
 800694c:	6013      	str	r3, [r2, #0]
 800694e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006952:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006956:	fa93 f3a3 	rbit	r3, r3
 800695a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800695c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800695e:	fab3 f383 	clz	r3, r3
 8006962:	b2db      	uxtb	r3, r3
 8006964:	461a      	mov	r2, r3
 8006966:	4b1d      	ldr	r3, [pc, #116]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006968:	4413      	add	r3, r2
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	461a      	mov	r2, r3
 800696e:	2300      	movs	r3, #0
 8006970:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006972:	4a18      	ldr	r2, [pc, #96]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006976:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d04b      	beq.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006982:	f7fc fd0d 	bl	80033a0 <HAL_GetTick>
 8006986:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006988:	e00a      	b.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800698a:	f7fc fd09 	bl	80033a0 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	f241 3288 	movw	r2, #5000	; 0x1388
 8006998:	4293      	cmp	r3, r2
 800699a:	d901      	bls.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e180      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80069a0:	2302      	movs	r3, #2
 80069a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a6:	fa93 f3a3 	rbit	r3, r3
 80069aa:	627b      	str	r3, [r7, #36]	; 0x24
 80069ac:	2302      	movs	r3, #2
 80069ae:	623b      	str	r3, [r7, #32]
 80069b0:	6a3b      	ldr	r3, [r7, #32]
 80069b2:	fa93 f3a3 	rbit	r3, r3
 80069b6:	61fb      	str	r3, [r7, #28]
  return result;
 80069b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069ba:	fab3 f383 	clz	r3, r3
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	095b      	lsrs	r3, r3, #5
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	f043 0302 	orr.w	r3, r3, #2
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d108      	bne.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80069ce:	4b01      	ldr	r3, [pc, #4]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	e00d      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80069d4:	40021000 	.word	0x40021000
 80069d8:	40007000 	.word	0x40007000
 80069dc:	10908100 	.word	0x10908100
 80069e0:	2302      	movs	r3, #2
 80069e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	fa93 f3a3 	rbit	r3, r3
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	4ba0      	ldr	r3, [pc, #640]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80069ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f0:	2202      	movs	r2, #2
 80069f2:	613a      	str	r2, [r7, #16]
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	fa92 f2a2 	rbit	r2, r2
 80069fa:	60fa      	str	r2, [r7, #12]
  return result;
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	fab2 f282 	clz	r2, r2
 8006a02:	b2d2      	uxtb	r2, r2
 8006a04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a08:	b2d2      	uxtb	r2, r2
 8006a0a:	f002 021f 	and.w	r2, r2, #31
 8006a0e:	2101      	movs	r1, #1
 8006a10:	fa01 f202 	lsl.w	r2, r1, r2
 8006a14:	4013      	ands	r3, r2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d0b7      	beq.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006a1a:	4b95      	ldr	r3, [pc, #596]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a1c:	6a1b      	ldr	r3, [r3, #32]
 8006a1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	4992      	ldr	r1, [pc, #584]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006a2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d105      	bne.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a34:	4b8e      	ldr	r3, [pc, #568]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	4a8d      	ldr	r2, [pc, #564]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a3e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d008      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a4c:	4b88      	ldr	r3, [pc, #544]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a50:	f023 0203 	bic.w	r2, r3, #3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	4985      	ldr	r1, [pc, #532]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f003 0302 	and.w	r3, r3, #2
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d008      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a6a:	4b81      	ldr	r3, [pc, #516]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a6e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	497e      	ldr	r1, [pc, #504]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0304 	and.w	r3, r3, #4
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d008      	beq.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a88:	4b79      	ldr	r3, [pc, #484]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	4976      	ldr	r1, [pc, #472]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0320 	and.w	r3, r3, #32
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d008      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006aa6:	4b72      	ldr	r3, [pc, #456]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aaa:	f023 0210 	bic.w	r2, r3, #16
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	496f      	ldr	r1, [pc, #444]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d008      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006ac4:	4b6a      	ldr	r3, [pc, #424]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad0:	4967      	ldr	r1, [pc, #412]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d008      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006ae2:	4b63      	ldr	r3, [pc, #396]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae6:	f023 0220 	bic.w	r2, r3, #32
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	4960      	ldr	r1, [pc, #384]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006af0:	4313      	orrs	r3, r2
 8006af2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d008      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b00:	4b5b      	ldr	r3, [pc, #364]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b04:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0c:	4958      	ldr	r1, [pc, #352]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0308 	and.w	r3, r3, #8
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d008      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b1e:	4b54      	ldr	r3, [pc, #336]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	695b      	ldr	r3, [r3, #20]
 8006b2a:	4951      	ldr	r1, [pc, #324]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 0310 	and.w	r3, r3, #16
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d008      	beq.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b3c:	4b4c      	ldr	r3, [pc, #304]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b40:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	4949      	ldr	r1, [pc, #292]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d008      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006b5a:	4b45      	ldr	r3, [pc, #276]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b66:	4942      	ldr	r1, [pc, #264]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d008      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006b78:	4b3d      	ldr	r3, [pc, #244]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b7c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b84:	493a      	ldr	r1, [pc, #232]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d008      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006b96:	4b36      	ldr	r3, [pc, #216]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b9a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ba2:	4933      	ldr	r1, [pc, #204]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d008      	beq.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006bb4:	4b2e      	ldr	r3, [pc, #184]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bc0:	492b      	ldr	r1, [pc, #172]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d008      	beq.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006bd2:	4b27      	ldr	r3, [pc, #156]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bde:	4924      	ldr	r1, [pc, #144]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006be0:	4313      	orrs	r3, r2
 8006be2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d008      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8006bf0:	4b1f      	ldr	r3, [pc, #124]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfc:	491c      	ldr	r1, [pc, #112]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d008      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8006c0e:	4b18      	ldr	r3, [pc, #96]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c12:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c1a:	4915      	ldr	r1, [pc, #84]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d008      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006c2c:	4b10      	ldr	r3, [pc, #64]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c30:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c38:	490d      	ldr	r1, [pc, #52]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d008      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006c4a:	4b09      	ldr	r3, [pc, #36]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c4e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c56:	4906      	ldr	r1, [pc, #24]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00c      	beq.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006c68:	4b01      	ldr	r3, [pc, #4]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6c:	e002      	b.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8006c6e:	bf00      	nop
 8006c70:	40021000 	.word	0x40021000
 8006c74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c7c:	490b      	ldr	r1, [pc, #44]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d008      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8006c8e:	4b07      	ldr	r3, [pc, #28]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c92:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c9a:	4904      	ldr	r1, [pc, #16]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3748      	adds	r7, #72	; 0x48
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	40021000 	.word	0x40021000

08006cb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e049      	b.n	8006d56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d106      	bne.n	8006cdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7fb fe04 	bl	80028e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2202      	movs	r2, #2
 8006ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	3304      	adds	r3, #4
 8006cec:	4619      	mov	r1, r3
 8006cee:	4610      	mov	r0, r2
 8006cf0:	f000 fb14 	bl	800731c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2201      	movs	r2, #1
 8006d08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3708      	adds	r7, #8
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
	...

08006d60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d001      	beq.n	8006d78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e047      	b.n	8006e08 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a23      	ldr	r2, [pc, #140]	; (8006e14 <HAL_TIM_Base_Start+0xb4>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d01d      	beq.n	8006dc6 <HAL_TIM_Base_Start+0x66>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d92:	d018      	beq.n	8006dc6 <HAL_TIM_Base_Start+0x66>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a1f      	ldr	r2, [pc, #124]	; (8006e18 <HAL_TIM_Base_Start+0xb8>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d013      	beq.n	8006dc6 <HAL_TIM_Base_Start+0x66>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a1e      	ldr	r2, [pc, #120]	; (8006e1c <HAL_TIM_Base_Start+0xbc>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d00e      	beq.n	8006dc6 <HAL_TIM_Base_Start+0x66>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a1c      	ldr	r2, [pc, #112]	; (8006e20 <HAL_TIM_Base_Start+0xc0>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d009      	beq.n	8006dc6 <HAL_TIM_Base_Start+0x66>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a1b      	ldr	r2, [pc, #108]	; (8006e24 <HAL_TIM_Base_Start+0xc4>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d004      	beq.n	8006dc6 <HAL_TIM_Base_Start+0x66>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a19      	ldr	r2, [pc, #100]	; (8006e28 <HAL_TIM_Base_Start+0xc8>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d115      	bne.n	8006df2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689a      	ldr	r2, [r3, #8]
 8006dcc:	4b17      	ldr	r3, [pc, #92]	; (8006e2c <HAL_TIM_Base_Start+0xcc>)
 8006dce:	4013      	ands	r3, r2
 8006dd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2b06      	cmp	r3, #6
 8006dd6:	d015      	beq.n	8006e04 <HAL_TIM_Base_Start+0xa4>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dde:	d011      	beq.n	8006e04 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f042 0201 	orr.w	r2, r2, #1
 8006dee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006df0:	e008      	b.n	8006e04 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f042 0201 	orr.w	r2, r2, #1
 8006e00:	601a      	str	r2, [r3, #0]
 8006e02:	e000      	b.n	8006e06 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3714      	adds	r7, #20
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	40012c00 	.word	0x40012c00
 8006e18:	40000400 	.word	0x40000400
 8006e1c:	40000800 	.word	0x40000800
 8006e20:	40013400 	.word	0x40013400
 8006e24:	40014000 	.word	0x40014000
 8006e28:	40015000 	.word	0x40015000
 8006e2c:	00010007 	.word	0x00010007

08006e30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d001      	beq.n	8006e48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e04f      	b.n	8006ee8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68da      	ldr	r2, [r3, #12]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a23      	ldr	r2, [pc, #140]	; (8006ef4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d01d      	beq.n	8006ea6 <HAL_TIM_Base_Start_IT+0x76>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e72:	d018      	beq.n	8006ea6 <HAL_TIM_Base_Start_IT+0x76>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a1f      	ldr	r2, [pc, #124]	; (8006ef8 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d013      	beq.n	8006ea6 <HAL_TIM_Base_Start_IT+0x76>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a1e      	ldr	r2, [pc, #120]	; (8006efc <HAL_TIM_Base_Start_IT+0xcc>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d00e      	beq.n	8006ea6 <HAL_TIM_Base_Start_IT+0x76>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a1c      	ldr	r2, [pc, #112]	; (8006f00 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d009      	beq.n	8006ea6 <HAL_TIM_Base_Start_IT+0x76>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a1b      	ldr	r2, [pc, #108]	; (8006f04 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d004      	beq.n	8006ea6 <HAL_TIM_Base_Start_IT+0x76>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a19      	ldr	r2, [pc, #100]	; (8006f08 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d115      	bne.n	8006ed2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	689a      	ldr	r2, [r3, #8]
 8006eac:	4b17      	ldr	r3, [pc, #92]	; (8006f0c <HAL_TIM_Base_Start_IT+0xdc>)
 8006eae:	4013      	ands	r3, r2
 8006eb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2b06      	cmp	r3, #6
 8006eb6:	d015      	beq.n	8006ee4 <HAL_TIM_Base_Start_IT+0xb4>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ebe:	d011      	beq.n	8006ee4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f042 0201 	orr.w	r2, r2, #1
 8006ece:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ed0:	e008      	b.n	8006ee4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f042 0201 	orr.w	r2, r2, #1
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	e000      	b.n	8006ee6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3714      	adds	r7, #20
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr
 8006ef4:	40012c00 	.word	0x40012c00
 8006ef8:	40000400 	.word	0x40000400
 8006efc:	40000800 	.word	0x40000800
 8006f00:	40013400 	.word	0x40013400
 8006f04:	40014000 	.word	0x40014000
 8006f08:	40015000 	.word	0x40015000
 8006f0c:	00010007 	.word	0x00010007

08006f10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	f003 0302 	and.w	r3, r3, #2
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d122      	bne.n	8006f6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	f003 0302 	and.w	r3, r3, #2
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d11b      	bne.n	8006f6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f06f 0202 	mvn.w	r2, #2
 8006f3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	699b      	ldr	r3, [r3, #24]
 8006f4a:	f003 0303 	and.w	r3, r3, #3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f9c3 	bl	80072de <HAL_TIM_IC_CaptureCallback>
 8006f58:	e005      	b.n	8006f66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f9b5 	bl	80072ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f9c6 	bl	80072f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	f003 0304 	and.w	r3, r3, #4
 8006f76:	2b04      	cmp	r3, #4
 8006f78:	d122      	bne.n	8006fc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b04      	cmp	r3, #4
 8006f86:	d11b      	bne.n	8006fc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f06f 0204 	mvn.w	r2, #4
 8006f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2202      	movs	r2, #2
 8006f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 f999 	bl	80072de <HAL_TIM_IC_CaptureCallback>
 8006fac:	e005      	b.n	8006fba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f98b 	bl	80072ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f99c 	bl	80072f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	f003 0308 	and.w	r3, r3, #8
 8006fca:	2b08      	cmp	r3, #8
 8006fcc:	d122      	bne.n	8007014 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	2b08      	cmp	r3, #8
 8006fda:	d11b      	bne.n	8007014 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f06f 0208 	mvn.w	r2, #8
 8006fe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2204      	movs	r2, #4
 8006fea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	69db      	ldr	r3, [r3, #28]
 8006ff2:	f003 0303 	and.w	r3, r3, #3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f96f 	bl	80072de <HAL_TIM_IC_CaptureCallback>
 8007000:	e005      	b.n	800700e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f961 	bl	80072ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f972 	bl	80072f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	f003 0310 	and.w	r3, r3, #16
 800701e:	2b10      	cmp	r3, #16
 8007020:	d122      	bne.n	8007068 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f003 0310 	and.w	r3, r3, #16
 800702c:	2b10      	cmp	r3, #16
 800702e:	d11b      	bne.n	8007068 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f06f 0210 	mvn.w	r2, #16
 8007038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2208      	movs	r2, #8
 800703e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	69db      	ldr	r3, [r3, #28]
 8007046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f945 	bl	80072de <HAL_TIM_IC_CaptureCallback>
 8007054:	e005      	b.n	8007062 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f937 	bl	80072ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 f948 	bl	80072f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	f003 0301 	and.w	r3, r3, #1
 8007072:	2b01      	cmp	r3, #1
 8007074:	d10e      	bne.n	8007094 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	f003 0301 	and.w	r3, r3, #1
 8007080:	2b01      	cmp	r3, #1
 8007082:	d107      	bne.n	8007094 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f06f 0201 	mvn.w	r2, #1
 800708c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f7fb fb02 	bl	8002698 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	691b      	ldr	r3, [r3, #16]
 800709a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800709e:	2b80      	cmp	r3, #128	; 0x80
 80070a0:	d10e      	bne.n	80070c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070ac:	2b80      	cmp	r3, #128	; 0x80
 80070ae:	d107      	bne.n	80070c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 fafc 	bl	80076b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	691b      	ldr	r3, [r3, #16]
 80070c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070ce:	d10e      	bne.n	80070ee <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070da:	2b80      	cmp	r3, #128	; 0x80
 80070dc:	d107      	bne.n	80070ee <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80070e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 faef 	bl	80076cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f8:	2b40      	cmp	r3, #64	; 0x40
 80070fa:	d10e      	bne.n	800711a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68db      	ldr	r3, [r3, #12]
 8007102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007106:	2b40      	cmp	r3, #64	; 0x40
 8007108:	d107      	bne.n	800711a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007112:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f8f6 	bl	8007306 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	f003 0320 	and.w	r3, r3, #32
 8007124:	2b20      	cmp	r3, #32
 8007126:	d10e      	bne.n	8007146 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f003 0320 	and.w	r3, r3, #32
 8007132:	2b20      	cmp	r3, #32
 8007134:	d107      	bne.n	8007146 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f06f 0220 	mvn.w	r2, #32
 800713e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 faaf 	bl	80076a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007146:	bf00      	nop
 8007148:	3708      	adds	r7, #8
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}

0800714e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b084      	sub	sp, #16
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
 8007156:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007158:	2300      	movs	r3, #0
 800715a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007162:	2b01      	cmp	r3, #1
 8007164:	d101      	bne.n	800716a <HAL_TIM_ConfigClockSource+0x1c>
 8007166:	2302      	movs	r3, #2
 8007168:	e0ab      	b.n	80072c2 <HAL_TIM_ConfigClockSource+0x174>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2201      	movs	r2, #1
 800716e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2202      	movs	r2, #2
 8007176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007188:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800718c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007194:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68ba      	ldr	r2, [r7, #8]
 800719c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b40      	cmp	r3, #64	; 0x40
 80071a4:	d067      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0x128>
 80071a6:	2b40      	cmp	r3, #64	; 0x40
 80071a8:	d80b      	bhi.n	80071c2 <HAL_TIM_ConfigClockSource+0x74>
 80071aa:	2b10      	cmp	r3, #16
 80071ac:	d073      	beq.n	8007296 <HAL_TIM_ConfigClockSource+0x148>
 80071ae:	2b10      	cmp	r3, #16
 80071b0:	d802      	bhi.n	80071b8 <HAL_TIM_ConfigClockSource+0x6a>
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d06f      	beq.n	8007296 <HAL_TIM_ConfigClockSource+0x148>
 80071b6:	e077      	b.n	80072a8 <HAL_TIM_ConfigClockSource+0x15a>
 80071b8:	2b20      	cmp	r3, #32
 80071ba:	d06c      	beq.n	8007296 <HAL_TIM_ConfigClockSource+0x148>
 80071bc:	2b30      	cmp	r3, #48	; 0x30
 80071be:	d06a      	beq.n	8007296 <HAL_TIM_ConfigClockSource+0x148>
 80071c0:	e072      	b.n	80072a8 <HAL_TIM_ConfigClockSource+0x15a>
 80071c2:	2b70      	cmp	r3, #112	; 0x70
 80071c4:	d00d      	beq.n	80071e2 <HAL_TIM_ConfigClockSource+0x94>
 80071c6:	2b70      	cmp	r3, #112	; 0x70
 80071c8:	d804      	bhi.n	80071d4 <HAL_TIM_ConfigClockSource+0x86>
 80071ca:	2b50      	cmp	r3, #80	; 0x50
 80071cc:	d033      	beq.n	8007236 <HAL_TIM_ConfigClockSource+0xe8>
 80071ce:	2b60      	cmp	r3, #96	; 0x60
 80071d0:	d041      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x108>
 80071d2:	e069      	b.n	80072a8 <HAL_TIM_ConfigClockSource+0x15a>
 80071d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071d8:	d069      	beq.n	80072ae <HAL_TIM_ConfigClockSource+0x160>
 80071da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071de:	d017      	beq.n	8007210 <HAL_TIM_ConfigClockSource+0xc2>
 80071e0:	e062      	b.n	80072a8 <HAL_TIM_ConfigClockSource+0x15a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6818      	ldr	r0, [r3, #0]
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	6899      	ldr	r1, [r3, #8]
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	68db      	ldr	r3, [r3, #12]
 80071f2:	f000 f9ab 	bl	800754c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007204:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	609a      	str	r2, [r3, #8]
      break;
 800720e:	e04f      	b.n	80072b0 <HAL_TIM_ConfigClockSource+0x162>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6818      	ldr	r0, [r3, #0]
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	6899      	ldr	r1, [r3, #8]
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	685a      	ldr	r2, [r3, #4]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	f000 f994 	bl	800754c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689a      	ldr	r2, [r3, #8]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007232:	609a      	str	r2, [r3, #8]
      break;
 8007234:	e03c      	b.n	80072b0 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6818      	ldr	r0, [r3, #0]
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	6859      	ldr	r1, [r3, #4]
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	68db      	ldr	r3, [r3, #12]
 8007242:	461a      	mov	r2, r3
 8007244:	f000 f908 	bl	8007458 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2150      	movs	r1, #80	; 0x50
 800724e:	4618      	mov	r0, r3
 8007250:	f000 f961 	bl	8007516 <TIM_ITRx_SetConfig>
      break;
 8007254:	e02c      	b.n	80072b0 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6818      	ldr	r0, [r3, #0]
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	6859      	ldr	r1, [r3, #4]
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	461a      	mov	r2, r3
 8007264:	f000 f927 	bl	80074b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2160      	movs	r1, #96	; 0x60
 800726e:	4618      	mov	r0, r3
 8007270:	f000 f951 	bl	8007516 <TIM_ITRx_SetConfig>
      break;
 8007274:	e01c      	b.n	80072b0 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6818      	ldr	r0, [r3, #0]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	6859      	ldr	r1, [r3, #4]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	461a      	mov	r2, r3
 8007284:	f000 f8e8 	bl	8007458 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2140      	movs	r1, #64	; 0x40
 800728e:	4618      	mov	r0, r3
 8007290:	f000 f941 	bl	8007516 <TIM_ITRx_SetConfig>
      break;
 8007294:	e00c      	b.n	80072b0 <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4619      	mov	r1, r3
 80072a0:	4610      	mov	r0, r2
 80072a2:	f000 f938 	bl	8007516 <TIM_ITRx_SetConfig>
      break;
 80072a6:	e003      	b.n	80072b0 <HAL_TIM_ConfigClockSource+0x162>
    }

    default:
      status = HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	73fb      	strb	r3, [r7, #15]
      break;
 80072ac:	e000      	b.n	80072b0 <HAL_TIM_ConfigClockSource+0x162>
      break;
 80072ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80072c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3710      	adds	r7, #16
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b083      	sub	sp, #12
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072d2:	bf00      	nop
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr

080072de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072de:	b480      	push	{r7}
 80072e0:	b083      	sub	sp, #12
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072e6:	bf00      	nop
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b083      	sub	sp, #12
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072fa:	bf00      	nop
 80072fc:	370c      	adds	r7, #12
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr

08007306 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007306:	b480      	push	{r7}
 8007308:	b083      	sub	sp, #12
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800730e:	bf00      	nop
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
	...

0800731c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800731c:	b480      	push	{r7}
 800731e:	b085      	sub	sp, #20
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a42      	ldr	r2, [pc, #264]	; (8007438 <TIM_Base_SetConfig+0x11c>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d013      	beq.n	800735c <TIM_Base_SetConfig+0x40>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800733a:	d00f      	beq.n	800735c <TIM_Base_SetConfig+0x40>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	4a3f      	ldr	r2, [pc, #252]	; (800743c <TIM_Base_SetConfig+0x120>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d00b      	beq.n	800735c <TIM_Base_SetConfig+0x40>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	4a3e      	ldr	r2, [pc, #248]	; (8007440 <TIM_Base_SetConfig+0x124>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d007      	beq.n	800735c <TIM_Base_SetConfig+0x40>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4a3d      	ldr	r2, [pc, #244]	; (8007444 <TIM_Base_SetConfig+0x128>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d003      	beq.n	800735c <TIM_Base_SetConfig+0x40>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a3c      	ldr	r2, [pc, #240]	; (8007448 <TIM_Base_SetConfig+0x12c>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d108      	bne.n	800736e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007362:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	68fa      	ldr	r2, [r7, #12]
 800736a:	4313      	orrs	r3, r2
 800736c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a31      	ldr	r2, [pc, #196]	; (8007438 <TIM_Base_SetConfig+0x11c>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d01f      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800737c:	d01b      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a2e      	ldr	r2, [pc, #184]	; (800743c <TIM_Base_SetConfig+0x120>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d017      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a2d      	ldr	r2, [pc, #180]	; (8007440 <TIM_Base_SetConfig+0x124>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d013      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a2c      	ldr	r2, [pc, #176]	; (8007444 <TIM_Base_SetConfig+0x128>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d00f      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a2c      	ldr	r2, [pc, #176]	; (800744c <TIM_Base_SetConfig+0x130>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d00b      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a2b      	ldr	r2, [pc, #172]	; (8007450 <TIM_Base_SetConfig+0x134>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d007      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a2a      	ldr	r2, [pc, #168]	; (8007454 <TIM_Base_SetConfig+0x138>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d003      	beq.n	80073b6 <TIM_Base_SetConfig+0x9a>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a25      	ldr	r2, [pc, #148]	; (8007448 <TIM_Base_SetConfig+0x12c>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d108      	bne.n	80073c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	689a      	ldr	r2, [r3, #8]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a12      	ldr	r2, [pc, #72]	; (8007438 <TIM_Base_SetConfig+0x11c>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d013      	beq.n	800741c <TIM_Base_SetConfig+0x100>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a13      	ldr	r2, [pc, #76]	; (8007444 <TIM_Base_SetConfig+0x128>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d00f      	beq.n	800741c <TIM_Base_SetConfig+0x100>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a13      	ldr	r2, [pc, #76]	; (800744c <TIM_Base_SetConfig+0x130>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d00b      	beq.n	800741c <TIM_Base_SetConfig+0x100>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a12      	ldr	r2, [pc, #72]	; (8007450 <TIM_Base_SetConfig+0x134>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d007      	beq.n	800741c <TIM_Base_SetConfig+0x100>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a11      	ldr	r2, [pc, #68]	; (8007454 <TIM_Base_SetConfig+0x138>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d003      	beq.n	800741c <TIM_Base_SetConfig+0x100>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a0c      	ldr	r2, [pc, #48]	; (8007448 <TIM_Base_SetConfig+0x12c>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d103      	bne.n	8007424 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	691a      	ldr	r2, [r3, #16]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	615a      	str	r2, [r3, #20]
}
 800742a:	bf00      	nop
 800742c:	3714      	adds	r7, #20
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr
 8007436:	bf00      	nop
 8007438:	40012c00 	.word	0x40012c00
 800743c:	40000400 	.word	0x40000400
 8007440:	40000800 	.word	0x40000800
 8007444:	40013400 	.word	0x40013400
 8007448:	40015000 	.word	0x40015000
 800744c:	40014000 	.word	0x40014000
 8007450:	40014400 	.word	0x40014400
 8007454:	40014800 	.word	0x40014800

08007458 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007458:	b480      	push	{r7}
 800745a:	b087      	sub	sp, #28
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6a1b      	ldr	r3, [r3, #32]
 8007468:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6a1b      	ldr	r3, [r3, #32]
 800746e:	f023 0201 	bic.w	r2, r3, #1
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	011b      	lsls	r3, r3, #4
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	4313      	orrs	r3, r2
 800748c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	f023 030a 	bic.w	r3, r3, #10
 8007494:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007496:	697a      	ldr	r2, [r7, #20]
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	4313      	orrs	r3, r2
 800749c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	693a      	ldr	r2, [r7, #16]
 80074a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	621a      	str	r2, [r3, #32]
}
 80074aa:	bf00      	nop
 80074ac:	371c      	adds	r7, #28
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr

080074b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074b6:	b480      	push	{r7}
 80074b8:	b087      	sub	sp, #28
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	60f8      	str	r0, [r7, #12]
 80074be:	60b9      	str	r1, [r7, #8]
 80074c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	f023 0210 	bic.w	r2, r3, #16
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6a1b      	ldr	r3, [r3, #32]
 80074d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	031b      	lsls	r3, r3, #12
 80074e6:	697a      	ldr	r2, [r7, #20]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80074f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	011b      	lsls	r3, r3, #4
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	693a      	ldr	r2, [r7, #16]
 8007508:	621a      	str	r2, [r3, #32]
}
 800750a:	bf00      	nop
 800750c:	371c      	adds	r7, #28
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007516:	b480      	push	{r7}
 8007518:	b085      	sub	sp, #20
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
 800751e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800752c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800752e:	683a      	ldr	r2, [r7, #0]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	4313      	orrs	r3, r2
 8007534:	f043 0307 	orr.w	r3, r3, #7
 8007538:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	609a      	str	r2, [r3, #8]
}
 8007540:	bf00      	nop
 8007542:	3714      	adds	r7, #20
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800754c:	b480      	push	{r7}
 800754e:	b087      	sub	sp, #28
 8007550:	af00      	add	r7, sp, #0
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	60b9      	str	r1, [r7, #8]
 8007556:	607a      	str	r2, [r7, #4]
 8007558:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007566:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	021a      	lsls	r2, r3, #8
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	431a      	orrs	r2, r3
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	4313      	orrs	r3, r2
 8007574:	697a      	ldr	r2, [r7, #20]
 8007576:	4313      	orrs	r3, r2
 8007578:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	697a      	ldr	r2, [r7, #20]
 800757e:	609a      	str	r2, [r3, #8]
}
 8007580:	bf00      	nop
 8007582:	371c      	adds	r7, #28
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800758c:	b480      	push	{r7}
 800758e:	b085      	sub	sp, #20
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800759c:	2b01      	cmp	r3, #1
 800759e:	d101      	bne.n	80075a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075a0:	2302      	movs	r3, #2
 80075a2:	e06d      	b.n	8007680 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2202      	movs	r2, #2
 80075b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a30      	ldr	r2, [pc, #192]	; (800768c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d009      	beq.n	80075e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a2f      	ldr	r2, [pc, #188]	; (8007690 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d004      	beq.n	80075e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a2d      	ldr	r2, [pc, #180]	; (8007694 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d108      	bne.n	80075f4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80075e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68fa      	ldr	r2, [r7, #12]
 8007602:	4313      	orrs	r3, r2
 8007604:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68fa      	ldr	r2, [r7, #12]
 800760c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a1e      	ldr	r2, [pc, #120]	; (800768c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d01d      	beq.n	8007654 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007620:	d018      	beq.n	8007654 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a1c      	ldr	r2, [pc, #112]	; (8007698 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d013      	beq.n	8007654 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a1a      	ldr	r2, [pc, #104]	; (800769c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d00e      	beq.n	8007654 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a15      	ldr	r2, [pc, #84]	; (8007690 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d009      	beq.n	8007654 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a16      	ldr	r2, [pc, #88]	; (80076a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d004      	beq.n	8007654 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a11      	ldr	r2, [pc, #68]	; (8007694 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d10c      	bne.n	800766e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800765a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	4313      	orrs	r3, r2
 8007664:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68ba      	ldr	r2, [r7, #8]
 800766c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2201      	movs	r2, #1
 8007672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	3714      	adds	r7, #20
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	40012c00 	.word	0x40012c00
 8007690:	40013400 	.word	0x40013400
 8007694:	40015000 	.word	0x40015000
 8007698:	40000400 	.word	0x40000400
 800769c:	40000800 	.word	0x40000800
 80076a0:	40014000 	.word	0x40014000

080076a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076ac:	bf00      	nop
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076c0:	bf00      	nop
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr

080076cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80076d4:	bf00      	nop
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d101      	bne.n	80076f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e040      	b.n	8007774 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d106      	bne.n	8007708 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f7fb f966 	bl	80029d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2224      	movs	r2, #36	; 0x24
 800770c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f022 0201 	bic.w	r2, r2, #1
 800771c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 fc0e 	bl	8007f40 <UART_SetConfig>
 8007724:	4603      	mov	r3, r0
 8007726:	2b01      	cmp	r3, #1
 8007728:	d101      	bne.n	800772e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e022      	b.n	8007774 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 fdd6 	bl	80082e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	685a      	ldr	r2, [r3, #4]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800774a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	689a      	ldr	r2, [r3, #8]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800775a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f042 0201 	orr.w	r2, r2, #1
 800776a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 fe5d 	bl	800842c <UART_CheckIdleState>
 8007772:	4603      	mov	r3, r0
}
 8007774:	4618      	mov	r0, r3
 8007776:	3708      	adds	r7, #8
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b08a      	sub	sp, #40	; 0x28
 8007780:	af02      	add	r7, sp, #8
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	603b      	str	r3, [r7, #0]
 8007788:	4613      	mov	r3, r2
 800778a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007790:	2b20      	cmp	r3, #32
 8007792:	f040 8082 	bne.w	800789a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d002      	beq.n	80077a2 <HAL_UART_Transmit+0x26>
 800779c:	88fb      	ldrh	r3, [r7, #6]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d101      	bne.n	80077a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e07a      	b.n	800789c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d101      	bne.n	80077b4 <HAL_UART_Transmit+0x38>
 80077b0:	2302      	movs	r3, #2
 80077b2:	e073      	b.n	800789c <HAL_UART_Transmit+0x120>
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2221      	movs	r2, #33	; 0x21
 80077c8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077ca:	f7fb fde9 	bl	80033a0 <HAL_GetTick>
 80077ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	88fa      	ldrh	r2, [r7, #6]
 80077d4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	88fa      	ldrh	r2, [r7, #6]
 80077dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077e8:	d108      	bne.n	80077fc <HAL_UART_Transmit+0x80>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d104      	bne.n	80077fc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80077f2:	2300      	movs	r3, #0
 80077f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	61bb      	str	r3, [r7, #24]
 80077fa:	e003      	b.n	8007804 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007800:	2300      	movs	r3, #0
 8007802:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2200      	movs	r2, #0
 8007808:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800780c:	e02d      	b.n	800786a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	2200      	movs	r2, #0
 8007816:	2180      	movs	r1, #128	; 0x80
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f000 fe50 	bl	80084be <UART_WaitOnFlagUntilTimeout>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d001      	beq.n	8007828 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e039      	b.n	800789c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10b      	bne.n	8007846 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	881a      	ldrh	r2, [r3, #0]
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800783a:	b292      	uxth	r2, r2
 800783c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	3302      	adds	r3, #2
 8007842:	61bb      	str	r3, [r7, #24]
 8007844:	e008      	b.n	8007858 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007846:	69fb      	ldr	r3, [r7, #28]
 8007848:	781a      	ldrb	r2, [r3, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	b292      	uxth	r2, r2
 8007850:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	3301      	adds	r3, #1
 8007856:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800785e:	b29b      	uxth	r3, r3
 8007860:	3b01      	subs	r3, #1
 8007862:	b29a      	uxth	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007870:	b29b      	uxth	r3, r3
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1cb      	bne.n	800780e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	9300      	str	r3, [sp, #0]
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	2200      	movs	r2, #0
 800787e:	2140      	movs	r1, #64	; 0x40
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	f000 fe1c 	bl	80084be <UART_WaitOnFlagUntilTimeout>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d001      	beq.n	8007890 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e005      	b.n	800789c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2220      	movs	r2, #32
 8007894:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	e000      	b.n	800789c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800789a:	2302      	movs	r3, #2
  }
}
 800789c:	4618      	mov	r0, r3
 800789e:	3720      	adds	r7, #32
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b08a      	sub	sp, #40	; 0x28
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	4613      	mov	r3, r2
 80078b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078b6:	2b20      	cmp	r3, #32
 80078b8:	d13d      	bne.n	8007936 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d002      	beq.n	80078c6 <HAL_UART_Receive_IT+0x22>
 80078c0:	88fb      	ldrh	r3, [r7, #6]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d101      	bne.n	80078ca <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e036      	b.n	8007938 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d101      	bne.n	80078d8 <HAL_UART_Receive_IT+0x34>
 80078d4:	2302      	movs	r3, #2
 80078d6:	e02f      	b.n	8007938 <HAL_UART_Receive_IT+0x94>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d018      	beq.n	8007926 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	e853 3f00 	ldrex	r3, [r3]
 8007900:	613b      	str	r3, [r7, #16]
   return(result);
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007908:	627b      	str	r3, [r7, #36]	; 0x24
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	461a      	mov	r2, r3
 8007910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007912:	623b      	str	r3, [r7, #32]
 8007914:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007916:	69f9      	ldr	r1, [r7, #28]
 8007918:	6a3a      	ldr	r2, [r7, #32]
 800791a:	e841 2300 	strex	r3, r2, [r1]
 800791e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1e6      	bne.n	80078f4 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007926:	88fb      	ldrh	r3, [r7, #6]
 8007928:	461a      	mov	r2, r3
 800792a:	68b9      	ldr	r1, [r7, #8]
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f000 fe8b 	bl	8008648 <UART_Start_Receive_IT>
 8007932:	4603      	mov	r3, r0
 8007934:	e000      	b.n	8007938 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007936:	2302      	movs	r3, #2
  }
}
 8007938:	4618      	mov	r0, r3
 800793a:	3728      	adds	r7, #40	; 0x28
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b0ba      	sub	sp, #232	; 0xe8
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	69db      	ldr	r3, [r3, #28]
 800794e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007966:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800796a:	f640 030f 	movw	r3, #2063	; 0x80f
 800796e:	4013      	ands	r3, r2
 8007970:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007974:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007978:	2b00      	cmp	r3, #0
 800797a:	d115      	bne.n	80079a8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800797c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007980:	f003 0320 	and.w	r3, r3, #32
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00f      	beq.n	80079a8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800798c:	f003 0320 	and.w	r3, r3, #32
 8007990:	2b00      	cmp	r3, #0
 8007992:	d009      	beq.n	80079a8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007998:	2b00      	cmp	r3, #0
 800799a:	f000 82a4 	beq.w	8007ee6 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	4798      	blx	r3
      }
      return;
 80079a6:	e29e      	b.n	8007ee6 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80079a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	f000 8117 	beq.w	8007be0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80079b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80079b6:	f003 0301 	and.w	r3, r3, #1
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d106      	bne.n	80079cc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80079be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80079c2:	4b85      	ldr	r3, [pc, #532]	; (8007bd8 <HAL_UART_IRQHandler+0x298>)
 80079c4:	4013      	ands	r3, r2
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 810a 	beq.w	8007be0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079d0:	f003 0301 	and.w	r3, r3, #1
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d011      	beq.n	80079fc <HAL_UART_IRQHandler+0xbc>
 80079d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00b      	beq.n	80079fc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2201      	movs	r2, #1
 80079ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80079f2:	f043 0201 	orr.w	r2, r3, #1
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a00:	f003 0302 	and.w	r3, r3, #2
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d011      	beq.n	8007a2c <HAL_UART_IRQHandler+0xec>
 8007a08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a0c:	f003 0301 	and.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d00b      	beq.n	8007a2c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2202      	movs	r2, #2
 8007a1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a22:	f043 0204 	orr.w	r2, r3, #4
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a30:	f003 0304 	and.w	r3, r3, #4
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d011      	beq.n	8007a5c <HAL_UART_IRQHandler+0x11c>
 8007a38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a3c:	f003 0301 	and.w	r3, r3, #1
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00b      	beq.n	8007a5c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2204      	movs	r2, #4
 8007a4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a52:	f043 0202 	orr.w	r2, r3, #2
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a60:	f003 0308 	and.w	r3, r3, #8
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d017      	beq.n	8007a98 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a6c:	f003 0320 	and.w	r3, r3, #32
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d105      	bne.n	8007a80 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007a74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a78:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00b      	beq.n	8007a98 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2208      	movs	r2, #8
 8007a86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a8e:	f043 0208 	orr.w	r2, r3, #8
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007a98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d012      	beq.n	8007aca <HAL_UART_IRQHandler+0x18a>
 8007aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aa8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00c      	beq.n	8007aca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ab8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ac0:	f043 0220 	orr.w	r2, r3, #32
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 820a 	beq.w	8007eea <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ada:	f003 0320 	and.w	r3, r3, #32
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00d      	beq.n	8007afe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ae6:	f003 0320 	and.w	r3, r3, #32
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d007      	beq.n	8007afe <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d003      	beq.n	8007afe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b04:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b12:	2b40      	cmp	r3, #64	; 0x40
 8007b14:	d005      	beq.n	8007b22 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d04f      	beq.n	8007bc2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fe3c 	bl	80087a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b32:	2b40      	cmp	r3, #64	; 0x40
 8007b34:	d141      	bne.n	8007bba <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3308      	adds	r3, #8
 8007b3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b44:	e853 3f00 	ldrex	r3, [r3]
 8007b48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	3308      	adds	r3, #8
 8007b5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007b62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007b66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007b6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007b72:	e841 2300 	strex	r3, r2, [r1]
 8007b76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007b7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1d9      	bne.n	8007b36 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d013      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b8e:	4a13      	ldr	r2, [pc, #76]	; (8007bdc <HAL_UART_IRQHandler+0x29c>)
 8007b90:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fd f9e8 	bl	8004f6c <HAL_DMA_Abort_IT>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d017      	beq.n	8007bd2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007bac:	4610      	mov	r0, r2
 8007bae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb0:	e00f      	b.n	8007bd2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f9ae 	bl	8007f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb8:	e00b      	b.n	8007bd2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 f9aa 	bl	8007f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc0:	e007      	b.n	8007bd2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f9a6 	bl	8007f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007bd0:	e18b      	b.n	8007eea <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bd2:	bf00      	nop
    return;
 8007bd4:	e189      	b.n	8007eea <HAL_UART_IRQHandler+0x5aa>
 8007bd6:	bf00      	nop
 8007bd8:	04000120 	.word	0x04000120
 8007bdc:	08008867 	.word	0x08008867

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	f040 8143 	bne.w	8007e70 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bee:	f003 0310 	and.w	r3, r3, #16
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f000 813c 	beq.w	8007e70 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bfc:	f003 0310 	and.w	r3, r3, #16
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f000 8135 	beq.w	8007e70 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	2210      	movs	r2, #16
 8007c0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c18:	2b40      	cmp	r3, #64	; 0x40
 8007c1a:	f040 80b1 	bne.w	8007d80 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c2a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f000 815d 	beq.w	8007eee <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	f080 8155 	bcs.w	8007eee <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c4a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c52:	699b      	ldr	r3, [r3, #24]
 8007c54:	2b20      	cmp	r3, #32
 8007c56:	f000 8085 	beq.w	8007d64 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c66:	e853 3f00 	ldrex	r3, [r3]
 8007c6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007c6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007c72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	461a      	mov	r2, r3
 8007c80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007c84:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007c88:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007c90:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007c94:	e841 2300 	strex	r3, r2, [r1]
 8007c98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007c9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d1da      	bne.n	8007c5a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3308      	adds	r3, #8
 8007caa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cae:	e853 3f00 	ldrex	r3, [r3]
 8007cb2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007cb4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cb6:	f023 0301 	bic.w	r3, r3, #1
 8007cba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	3308      	adds	r3, #8
 8007cc4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007cc8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ccc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cce:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007cd0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007cd4:	e841 2300 	strex	r3, r2, [r1]
 8007cd8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007cda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1e1      	bne.n	8007ca4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3308      	adds	r3, #8
 8007ce6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007cea:	e853 3f00 	ldrex	r3, [r3]
 8007cee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007cf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cf6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	3308      	adds	r3, #8
 8007d00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d04:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d08:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d0c:	e841 2300 	strex	r3, r2, [r1]
 8007d10:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1e3      	bne.n	8007ce0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2220      	movs	r2, #32
 8007d1c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d2c:	e853 3f00 	ldrex	r3, [r3]
 8007d30:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d34:	f023 0310 	bic.w	r3, r3, #16
 8007d38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	461a      	mov	r2, r3
 8007d42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d46:	65bb      	str	r3, [r7, #88]	; 0x58
 8007d48:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d4e:	e841 2300 	strex	r3, r2, [r1]
 8007d52:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d1e4      	bne.n	8007d24 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f7fd f8cb 	bl	8004efa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	1ad3      	subs	r3, r2, r3
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	4619      	mov	r1, r3
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f000 f8d5 	bl	8007f28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d7e:	e0b6      	b.n	8007eee <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	1ad3      	subs	r3, r2, r3
 8007d90:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	f000 80a8 	beq.w	8007ef2 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8007da2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f000 80a3 	beq.w	8007ef2 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db4:	e853 3f00 	ldrex	r3, [r3]
 8007db8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dbc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dc0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	461a      	mov	r2, r3
 8007dca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007dce:	647b      	str	r3, [r7, #68]	; 0x44
 8007dd0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007dd4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007dd6:	e841 2300 	strex	r3, r2, [r1]
 8007dda:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ddc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1e4      	bne.n	8007dac <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	3308      	adds	r3, #8
 8007de8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dec:	e853 3f00 	ldrex	r3, [r3]
 8007df0:	623b      	str	r3, [r7, #32]
   return(result);
 8007df2:	6a3b      	ldr	r3, [r7, #32]
 8007df4:	f023 0301 	bic.w	r3, r3, #1
 8007df8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3308      	adds	r3, #8
 8007e02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e06:	633a      	str	r2, [r7, #48]	; 0x30
 8007e08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e0e:	e841 2300 	strex	r3, r2, [r1]
 8007e12:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e3      	bne.n	8007de2 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	e853 3f00 	ldrex	r3, [r3]
 8007e38:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f023 0310 	bic.w	r3, r3, #16
 8007e40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	461a      	mov	r2, r3
 8007e4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007e4e:	61fb      	str	r3, [r7, #28]
 8007e50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e52:	69b9      	ldr	r1, [r7, #24]
 8007e54:	69fa      	ldr	r2, [r7, #28]
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	617b      	str	r3, [r7, #20]
   return(result);
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e4      	bne.n	8007e2c <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e66:	4619      	mov	r1, r3
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 f85d 	bl	8007f28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007e6e:	e040      	b.n	8007ef2 <HAL_UART_IRQHandler+0x5b2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d00e      	beq.n	8007e9a <HAL_UART_IRQHandler+0x55a>
 8007e7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d008      	beq.n	8007e9a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007e90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fe83 	bl	8008b9e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e98:	e02e      	b.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00e      	beq.n	8007ec4 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d008      	beq.n	8007ec4 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d01d      	beq.n	8007ef6 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	4798      	blx	r3
    }
    return;
 8007ec2:	e018      	b.n	8007ef6 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d013      	beq.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
 8007ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00d      	beq.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 fcd8 	bl	8008892 <UART_EndTransmit_IT>
    return;
 8007ee2:	bf00      	nop
 8007ee4:	e008      	b.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
      return;
 8007ee6:	bf00      	nop
 8007ee8:	e006      	b.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
    return;
 8007eea:	bf00      	nop
 8007eec:	e004      	b.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
      return;
 8007eee:	bf00      	nop
 8007ef0:	e002      	b.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
      return;
 8007ef2:	bf00      	nop
 8007ef4:	e000      	b.n	8007ef8 <HAL_UART_IRQHandler+0x5b8>
    return;
 8007ef6:	bf00      	nop
  }

}
 8007ef8:	37e8      	adds	r7, #232	; 0xe8
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop

08007f00 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007f1c:	bf00      	nop
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	460b      	mov	r3, r1
 8007f32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b088      	sub	sp, #32
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	689a      	ldr	r2, [r3, #8]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	431a      	orrs	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	695b      	ldr	r3, [r3, #20]
 8007f5a:	431a      	orrs	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	69db      	ldr	r3, [r3, #28]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	4baa      	ldr	r3, [pc, #680]	; (8008214 <UART_SetConfig+0x2d4>)
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	6812      	ldr	r2, [r2, #0]
 8007f72:	6979      	ldr	r1, [r7, #20]
 8007f74:	430b      	orrs	r3, r1
 8007f76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	68da      	ldr	r2, [r3, #12]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	430a      	orrs	r2, r1
 8007f8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	699b      	ldr	r3, [r3, #24]
 8007f92:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	697a      	ldr	r2, [r7, #20]
 8007fae:	430a      	orrs	r2, r1
 8007fb0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a98      	ldr	r2, [pc, #608]	; (8008218 <UART_SetConfig+0x2d8>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d121      	bne.n	8008000 <UART_SetConfig+0xc0>
 8007fbc:	4b97      	ldr	r3, [pc, #604]	; (800821c <UART_SetConfig+0x2dc>)
 8007fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc0:	f003 0303 	and.w	r3, r3, #3
 8007fc4:	2b03      	cmp	r3, #3
 8007fc6:	d817      	bhi.n	8007ff8 <UART_SetConfig+0xb8>
 8007fc8:	a201      	add	r2, pc, #4	; (adr r2, 8007fd0 <UART_SetConfig+0x90>)
 8007fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fce:	bf00      	nop
 8007fd0:	08007fe1 	.word	0x08007fe1
 8007fd4:	08007fed 	.word	0x08007fed
 8007fd8:	08007ff3 	.word	0x08007ff3
 8007fdc:	08007fe7 	.word	0x08007fe7
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	77fb      	strb	r3, [r7, #31]
 8007fe4:	e0b2      	b.n	800814c <UART_SetConfig+0x20c>
 8007fe6:	2302      	movs	r3, #2
 8007fe8:	77fb      	strb	r3, [r7, #31]
 8007fea:	e0af      	b.n	800814c <UART_SetConfig+0x20c>
 8007fec:	2304      	movs	r3, #4
 8007fee:	77fb      	strb	r3, [r7, #31]
 8007ff0:	e0ac      	b.n	800814c <UART_SetConfig+0x20c>
 8007ff2:	2308      	movs	r3, #8
 8007ff4:	77fb      	strb	r3, [r7, #31]
 8007ff6:	e0a9      	b.n	800814c <UART_SetConfig+0x20c>
 8007ff8:	2310      	movs	r3, #16
 8007ffa:	77fb      	strb	r3, [r7, #31]
 8007ffc:	bf00      	nop
 8007ffe:	e0a5      	b.n	800814c <UART_SetConfig+0x20c>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a86      	ldr	r2, [pc, #536]	; (8008220 <UART_SetConfig+0x2e0>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d123      	bne.n	8008052 <UART_SetConfig+0x112>
 800800a:	4b84      	ldr	r3, [pc, #528]	; (800821c <UART_SetConfig+0x2dc>)
 800800c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800800e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008016:	d012      	beq.n	800803e <UART_SetConfig+0xfe>
 8008018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800801c:	d802      	bhi.n	8008024 <UART_SetConfig+0xe4>
 800801e:	2b00      	cmp	r3, #0
 8008020:	d007      	beq.n	8008032 <UART_SetConfig+0xf2>
 8008022:	e012      	b.n	800804a <UART_SetConfig+0x10a>
 8008024:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008028:	d00c      	beq.n	8008044 <UART_SetConfig+0x104>
 800802a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800802e:	d003      	beq.n	8008038 <UART_SetConfig+0xf8>
 8008030:	e00b      	b.n	800804a <UART_SetConfig+0x10a>
 8008032:	2300      	movs	r3, #0
 8008034:	77fb      	strb	r3, [r7, #31]
 8008036:	e089      	b.n	800814c <UART_SetConfig+0x20c>
 8008038:	2302      	movs	r3, #2
 800803a:	77fb      	strb	r3, [r7, #31]
 800803c:	e086      	b.n	800814c <UART_SetConfig+0x20c>
 800803e:	2304      	movs	r3, #4
 8008040:	77fb      	strb	r3, [r7, #31]
 8008042:	e083      	b.n	800814c <UART_SetConfig+0x20c>
 8008044:	2308      	movs	r3, #8
 8008046:	77fb      	strb	r3, [r7, #31]
 8008048:	e080      	b.n	800814c <UART_SetConfig+0x20c>
 800804a:	2310      	movs	r3, #16
 800804c:	77fb      	strb	r3, [r7, #31]
 800804e:	bf00      	nop
 8008050:	e07c      	b.n	800814c <UART_SetConfig+0x20c>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a73      	ldr	r2, [pc, #460]	; (8008224 <UART_SetConfig+0x2e4>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d123      	bne.n	80080a4 <UART_SetConfig+0x164>
 800805c:	4b6f      	ldr	r3, [pc, #444]	; (800821c <UART_SetConfig+0x2dc>)
 800805e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008060:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008064:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008068:	d012      	beq.n	8008090 <UART_SetConfig+0x150>
 800806a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800806e:	d802      	bhi.n	8008076 <UART_SetConfig+0x136>
 8008070:	2b00      	cmp	r3, #0
 8008072:	d007      	beq.n	8008084 <UART_SetConfig+0x144>
 8008074:	e012      	b.n	800809c <UART_SetConfig+0x15c>
 8008076:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800807a:	d00c      	beq.n	8008096 <UART_SetConfig+0x156>
 800807c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008080:	d003      	beq.n	800808a <UART_SetConfig+0x14a>
 8008082:	e00b      	b.n	800809c <UART_SetConfig+0x15c>
 8008084:	2300      	movs	r3, #0
 8008086:	77fb      	strb	r3, [r7, #31]
 8008088:	e060      	b.n	800814c <UART_SetConfig+0x20c>
 800808a:	2302      	movs	r3, #2
 800808c:	77fb      	strb	r3, [r7, #31]
 800808e:	e05d      	b.n	800814c <UART_SetConfig+0x20c>
 8008090:	2304      	movs	r3, #4
 8008092:	77fb      	strb	r3, [r7, #31]
 8008094:	e05a      	b.n	800814c <UART_SetConfig+0x20c>
 8008096:	2308      	movs	r3, #8
 8008098:	77fb      	strb	r3, [r7, #31]
 800809a:	e057      	b.n	800814c <UART_SetConfig+0x20c>
 800809c:	2310      	movs	r3, #16
 800809e:	77fb      	strb	r3, [r7, #31]
 80080a0:	bf00      	nop
 80080a2:	e053      	b.n	800814c <UART_SetConfig+0x20c>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a5f      	ldr	r2, [pc, #380]	; (8008228 <UART_SetConfig+0x2e8>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d123      	bne.n	80080f6 <UART_SetConfig+0x1b6>
 80080ae:	4b5b      	ldr	r3, [pc, #364]	; (800821c <UART_SetConfig+0x2dc>)
 80080b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080b2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80080b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080ba:	d012      	beq.n	80080e2 <UART_SetConfig+0x1a2>
 80080bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080c0:	d802      	bhi.n	80080c8 <UART_SetConfig+0x188>
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d007      	beq.n	80080d6 <UART_SetConfig+0x196>
 80080c6:	e012      	b.n	80080ee <UART_SetConfig+0x1ae>
 80080c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80080cc:	d00c      	beq.n	80080e8 <UART_SetConfig+0x1a8>
 80080ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80080d2:	d003      	beq.n	80080dc <UART_SetConfig+0x19c>
 80080d4:	e00b      	b.n	80080ee <UART_SetConfig+0x1ae>
 80080d6:	2300      	movs	r3, #0
 80080d8:	77fb      	strb	r3, [r7, #31]
 80080da:	e037      	b.n	800814c <UART_SetConfig+0x20c>
 80080dc:	2302      	movs	r3, #2
 80080de:	77fb      	strb	r3, [r7, #31]
 80080e0:	e034      	b.n	800814c <UART_SetConfig+0x20c>
 80080e2:	2304      	movs	r3, #4
 80080e4:	77fb      	strb	r3, [r7, #31]
 80080e6:	e031      	b.n	800814c <UART_SetConfig+0x20c>
 80080e8:	2308      	movs	r3, #8
 80080ea:	77fb      	strb	r3, [r7, #31]
 80080ec:	e02e      	b.n	800814c <UART_SetConfig+0x20c>
 80080ee:	2310      	movs	r3, #16
 80080f0:	77fb      	strb	r3, [r7, #31]
 80080f2:	bf00      	nop
 80080f4:	e02a      	b.n	800814c <UART_SetConfig+0x20c>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a4c      	ldr	r2, [pc, #304]	; (800822c <UART_SetConfig+0x2ec>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d123      	bne.n	8008148 <UART_SetConfig+0x208>
 8008100:	4b46      	ldr	r3, [pc, #280]	; (800821c <UART_SetConfig+0x2dc>)
 8008102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008104:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008108:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800810c:	d012      	beq.n	8008134 <UART_SetConfig+0x1f4>
 800810e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008112:	d802      	bhi.n	800811a <UART_SetConfig+0x1da>
 8008114:	2b00      	cmp	r3, #0
 8008116:	d007      	beq.n	8008128 <UART_SetConfig+0x1e8>
 8008118:	e012      	b.n	8008140 <UART_SetConfig+0x200>
 800811a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800811e:	d00c      	beq.n	800813a <UART_SetConfig+0x1fa>
 8008120:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008124:	d003      	beq.n	800812e <UART_SetConfig+0x1ee>
 8008126:	e00b      	b.n	8008140 <UART_SetConfig+0x200>
 8008128:	2300      	movs	r3, #0
 800812a:	77fb      	strb	r3, [r7, #31]
 800812c:	e00e      	b.n	800814c <UART_SetConfig+0x20c>
 800812e:	2302      	movs	r3, #2
 8008130:	77fb      	strb	r3, [r7, #31]
 8008132:	e00b      	b.n	800814c <UART_SetConfig+0x20c>
 8008134:	2304      	movs	r3, #4
 8008136:	77fb      	strb	r3, [r7, #31]
 8008138:	e008      	b.n	800814c <UART_SetConfig+0x20c>
 800813a:	2308      	movs	r3, #8
 800813c:	77fb      	strb	r3, [r7, #31]
 800813e:	e005      	b.n	800814c <UART_SetConfig+0x20c>
 8008140:	2310      	movs	r3, #16
 8008142:	77fb      	strb	r3, [r7, #31]
 8008144:	bf00      	nop
 8008146:	e001      	b.n	800814c <UART_SetConfig+0x20c>
 8008148:	2310      	movs	r3, #16
 800814a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	69db      	ldr	r3, [r3, #28]
 8008150:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008154:	d16e      	bne.n	8008234 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8008156:	7ffb      	ldrb	r3, [r7, #31]
 8008158:	2b08      	cmp	r3, #8
 800815a:	d828      	bhi.n	80081ae <UART_SetConfig+0x26e>
 800815c:	a201      	add	r2, pc, #4	; (adr r2, 8008164 <UART_SetConfig+0x224>)
 800815e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008162:	bf00      	nop
 8008164:	08008189 	.word	0x08008189
 8008168:	08008191 	.word	0x08008191
 800816c:	08008199 	.word	0x08008199
 8008170:	080081af 	.word	0x080081af
 8008174:	0800819f 	.word	0x0800819f
 8008178:	080081af 	.word	0x080081af
 800817c:	080081af 	.word	0x080081af
 8008180:	080081af 	.word	0x080081af
 8008184:	080081a7 	.word	0x080081a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008188:	f7fe fb30 	bl	80067ec <HAL_RCC_GetPCLK1Freq>
 800818c:	61b8      	str	r0, [r7, #24]
        break;
 800818e:	e013      	b.n	80081b8 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008190:	f7fe fb4e 	bl	8006830 <HAL_RCC_GetPCLK2Freq>
 8008194:	61b8      	str	r0, [r7, #24]
        break;
 8008196:	e00f      	b.n	80081b8 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008198:	4b25      	ldr	r3, [pc, #148]	; (8008230 <UART_SetConfig+0x2f0>)
 800819a:	61bb      	str	r3, [r7, #24]
        break;
 800819c:	e00c      	b.n	80081b8 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800819e:	f7fe faaf 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 80081a2:	61b8      	str	r0, [r7, #24]
        break;
 80081a4:	e008      	b.n	80081b8 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081aa:	61bb      	str	r3, [r7, #24]
        break;
 80081ac:	e004      	b.n	80081b8 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 80081ae:	2300      	movs	r3, #0
 80081b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	77bb      	strb	r3, [r7, #30]
        break;
 80081b6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 8086 	beq.w	80082cc <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	005a      	lsls	r2, r3, #1
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	085b      	lsrs	r3, r3, #1
 80081ca:	441a      	add	r2, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	2b0f      	cmp	r3, #15
 80081dc:	d916      	bls.n	800820c <UART_SetConfig+0x2cc>
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081e4:	d212      	bcs.n	800820c <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f023 030f 	bic.w	r3, r3, #15
 80081ee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	085b      	lsrs	r3, r3, #1
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	f003 0307 	and.w	r3, r3, #7
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	89fb      	ldrh	r3, [r7, #14]
 80081fe:	4313      	orrs	r3, r2
 8008200:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	89fa      	ldrh	r2, [r7, #14]
 8008208:	60da      	str	r2, [r3, #12]
 800820a:	e05f      	b.n	80082cc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	77bb      	strb	r3, [r7, #30]
 8008210:	e05c      	b.n	80082cc <UART_SetConfig+0x38c>
 8008212:	bf00      	nop
 8008214:	efff69f3 	.word	0xefff69f3
 8008218:	40013800 	.word	0x40013800
 800821c:	40021000 	.word	0x40021000
 8008220:	40004400 	.word	0x40004400
 8008224:	40004800 	.word	0x40004800
 8008228:	40004c00 	.word	0x40004c00
 800822c:	40005000 	.word	0x40005000
 8008230:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8008234:	7ffb      	ldrb	r3, [r7, #31]
 8008236:	2b08      	cmp	r3, #8
 8008238:	d827      	bhi.n	800828a <UART_SetConfig+0x34a>
 800823a:	a201      	add	r2, pc, #4	; (adr r2, 8008240 <UART_SetConfig+0x300>)
 800823c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008240:	08008265 	.word	0x08008265
 8008244:	0800826d 	.word	0x0800826d
 8008248:	08008275 	.word	0x08008275
 800824c:	0800828b 	.word	0x0800828b
 8008250:	0800827b 	.word	0x0800827b
 8008254:	0800828b 	.word	0x0800828b
 8008258:	0800828b 	.word	0x0800828b
 800825c:	0800828b 	.word	0x0800828b
 8008260:	08008283 	.word	0x08008283
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008264:	f7fe fac2 	bl	80067ec <HAL_RCC_GetPCLK1Freq>
 8008268:	61b8      	str	r0, [r7, #24]
        break;
 800826a:	e013      	b.n	8008294 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800826c:	f7fe fae0 	bl	8006830 <HAL_RCC_GetPCLK2Freq>
 8008270:	61b8      	str	r0, [r7, #24]
        break;
 8008272:	e00f      	b.n	8008294 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008274:	4b1b      	ldr	r3, [pc, #108]	; (80082e4 <UART_SetConfig+0x3a4>)
 8008276:	61bb      	str	r3, [r7, #24]
        break;
 8008278:	e00c      	b.n	8008294 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800827a:	f7fe fa41 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 800827e:	61b8      	str	r0, [r7, #24]
        break;
 8008280:	e008      	b.n	8008294 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008286:	61bb      	str	r3, [r7, #24]
        break;
 8008288:	e004      	b.n	8008294 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800828a:	2300      	movs	r3, #0
 800828c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	77bb      	strb	r3, [r7, #30]
        break;
 8008292:	bf00      	nop
    }

    if (pclk != 0U)
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d018      	beq.n	80082cc <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	085a      	lsrs	r2, r3, #1
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	441a      	add	r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	2b0f      	cmp	r3, #15
 80082b4:	d908      	bls.n	80082c8 <UART_SetConfig+0x388>
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082bc:	d204      	bcs.n	80082c8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	693a      	ldr	r2, [r7, #16]
 80082c4:	60da      	str	r2, [r3, #12]
 80082c6:	e001      	b.n	80082cc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2200      	movs	r2, #0
 80082d6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80082d8:	7fbb      	ldrb	r3, [r7, #30]
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3720      	adds	r7, #32
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	007a1200 	.word	0x007a1200

080082e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f4:	f003 0301 	and.w	r3, r3, #1
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d00a      	beq.n	8008312 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	430a      	orrs	r2, r1
 8008310:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008316:	f003 0302 	and.w	r3, r3, #2
 800831a:	2b00      	cmp	r3, #0
 800831c:	d00a      	beq.n	8008334 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	430a      	orrs	r2, r1
 8008332:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008338:	f003 0304 	and.w	r3, r3, #4
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00a      	beq.n	8008356 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	430a      	orrs	r2, r1
 8008354:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800835a:	f003 0308 	and.w	r3, r3, #8
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00a      	beq.n	8008378 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	430a      	orrs	r2, r1
 8008376:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800837c:	f003 0310 	and.w	r3, r3, #16
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00a      	beq.n	800839a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839e:	f003 0320 	and.w	r3, r3, #32
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00a      	beq.n	80083bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d01a      	beq.n	80083fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80083e6:	d10a      	bne.n	80083fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	430a      	orrs	r2, r1
 80083fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00a      	beq.n	8008420 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	430a      	orrs	r2, r1
 800841e:	605a      	str	r2, [r3, #4]
  }
}
 8008420:	bf00      	nop
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af02      	add	r7, sp, #8
 8008432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800843c:	f7fa ffb0 	bl	80033a0 <HAL_GetTick>
 8008440:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f003 0308 	and.w	r3, r3, #8
 800844c:	2b08      	cmp	r3, #8
 800844e:	d10e      	bne.n	800846e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008450:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f82d 	bl	80084be <UART_WaitOnFlagUntilTimeout>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800846a:	2303      	movs	r3, #3
 800846c:	e023      	b.n	80084b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f003 0304 	and.w	r3, r3, #4
 8008478:	2b04      	cmp	r3, #4
 800847a:	d10e      	bne.n	800849a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800847c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008480:	9300      	str	r3, [sp, #0]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 f817 	bl	80084be <UART_WaitOnFlagUntilTimeout>
 8008490:	4603      	mov	r3, r0
 8008492:	2b00      	cmp	r3, #0
 8008494:	d001      	beq.n	800849a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e00d      	b.n	80084b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2220      	movs	r2, #32
 800849e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2220      	movs	r2, #32
 80084a4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3710      	adds	r7, #16
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b09c      	sub	sp, #112	; 0x70
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	60f8      	str	r0, [r7, #12]
 80084c6:	60b9      	str	r1, [r7, #8]
 80084c8:	603b      	str	r3, [r7, #0]
 80084ca:	4613      	mov	r3, r2
 80084cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084ce:	e0a5      	b.n	800861c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084d6:	f000 80a1 	beq.w	800861c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084da:	f7fa ff61 	bl	80033a0 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d302      	bcc.n	80084f0 <UART_WaitOnFlagUntilTimeout+0x32>
 80084ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d13e      	bne.n	800856e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084f8:	e853 3f00 	ldrex	r3, [r3]
 80084fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80084fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008500:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008504:	667b      	str	r3, [r7, #100]	; 0x64
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	461a      	mov	r2, r3
 800850c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800850e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008510:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008512:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008514:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008516:	e841 2300 	strex	r3, r2, [r1]
 800851a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800851c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1e6      	bne.n	80084f0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	3308      	adds	r3, #8
 8008528:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800852c:	e853 3f00 	ldrex	r3, [r3]
 8008530:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008534:	f023 0301 	bic.w	r3, r3, #1
 8008538:	663b      	str	r3, [r7, #96]	; 0x60
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3308      	adds	r3, #8
 8008540:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008542:	64ba      	str	r2, [r7, #72]	; 0x48
 8008544:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008546:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008548:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800854a:	e841 2300 	strex	r3, r2, [r1]
 800854e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008550:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1e5      	bne.n	8008522 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2220      	movs	r2, #32
 800855a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2220      	movs	r2, #32
 8008560:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e067      	b.n	800863e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 0304 	and.w	r3, r3, #4
 8008578:	2b00      	cmp	r3, #0
 800857a:	d04f      	beq.n	800861c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	69db      	ldr	r3, [r3, #28]
 8008582:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008586:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800858a:	d147      	bne.n	800861c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008594:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859e:	e853 3f00 	ldrex	r3, [r3]
 80085a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80085aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	461a      	mov	r2, r3
 80085b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085b4:	637b      	str	r3, [r7, #52]	; 0x34
 80085b6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80085ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80085bc:	e841 2300 	strex	r3, r2, [r1]
 80085c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80085c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d1e6      	bne.n	8008596 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	3308      	adds	r3, #8
 80085ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	e853 3f00 	ldrex	r3, [r3]
 80085d6:	613b      	str	r3, [r7, #16]
   return(result);
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	f023 0301 	bic.w	r3, r3, #1
 80085de:	66bb      	str	r3, [r7, #104]	; 0x68
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	3308      	adds	r3, #8
 80085e6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80085e8:	623a      	str	r2, [r7, #32]
 80085ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ec:	69f9      	ldr	r1, [r7, #28]
 80085ee:	6a3a      	ldr	r2, [r7, #32]
 80085f0:	e841 2300 	strex	r3, r2, [r1]
 80085f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80085f6:	69bb      	ldr	r3, [r7, #24]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d1e5      	bne.n	80085c8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2220      	movs	r2, #32
 8008600:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2220      	movs	r2, #32
 8008606:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2220      	movs	r2, #32
 800860c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e010      	b.n	800863e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	69da      	ldr	r2, [r3, #28]
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	4013      	ands	r3, r2
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	429a      	cmp	r2, r3
 800862a:	bf0c      	ite	eq
 800862c:	2301      	moveq	r3, #1
 800862e:	2300      	movne	r3, #0
 8008630:	b2db      	uxtb	r3, r3
 8008632:	461a      	mov	r2, r3
 8008634:	79fb      	ldrb	r3, [r7, #7]
 8008636:	429a      	cmp	r2, r3
 8008638:	f43f af4a 	beq.w	80084d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3770      	adds	r7, #112	; 0x70
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
	...

08008648 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008648:	b480      	push	{r7}
 800864a:	b091      	sub	sp, #68	; 0x44
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	4613      	mov	r3, r2
 8008654:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	68ba      	ldr	r2, [r7, #8]
 800865a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	88fa      	ldrh	r2, [r7, #6]
 8008660:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	88fa      	ldrh	r2, [r7, #6]
 8008668:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800867a:	d10e      	bne.n	800869a <UART_Start_Receive_IT+0x52>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	691b      	ldr	r3, [r3, #16]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d105      	bne.n	8008690 <UART_Start_Receive_IT+0x48>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f240 12ff 	movw	r2, #511	; 0x1ff
 800868a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800868e:	e02d      	b.n	80086ec <UART_Start_Receive_IT+0xa4>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	22ff      	movs	r2, #255	; 0xff
 8008694:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008698:	e028      	b.n	80086ec <UART_Start_Receive_IT+0xa4>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d10d      	bne.n	80086be <UART_Start_Receive_IT+0x76>
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d104      	bne.n	80086b4 <UART_Start_Receive_IT+0x6c>
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	22ff      	movs	r2, #255	; 0xff
 80086ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80086b2:	e01b      	b.n	80086ec <UART_Start_Receive_IT+0xa4>
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	227f      	movs	r2, #127	; 0x7f
 80086b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80086bc:	e016      	b.n	80086ec <UART_Start_Receive_IT+0xa4>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80086c6:	d10d      	bne.n	80086e4 <UART_Start_Receive_IT+0x9c>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	691b      	ldr	r3, [r3, #16]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d104      	bne.n	80086da <UART_Start_Receive_IT+0x92>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	227f      	movs	r2, #127	; 0x7f
 80086d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80086d8:	e008      	b.n	80086ec <UART_Start_Receive_IT+0xa4>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	223f      	movs	r2, #63	; 0x3f
 80086de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80086e2:	e003      	b.n	80086ec <UART_Start_Receive_IT+0xa4>
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2222      	movs	r2, #34	; 0x22
 80086f8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	3308      	adds	r3, #8
 8008700:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008704:	e853 3f00 	ldrex	r3, [r3]
 8008708:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	f043 0301 	orr.w	r3, r3, #1
 8008710:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3308      	adds	r3, #8
 8008718:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800871a:	637a      	str	r2, [r7, #52]	; 0x34
 800871c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008720:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008722:	e841 2300 	strex	r3, r2, [r1]
 8008726:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1e5      	bne.n	80086fa <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008736:	d107      	bne.n	8008748 <UART_Start_Receive_IT+0x100>
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	691b      	ldr	r3, [r3, #16]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d103      	bne.n	8008748 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	4a15      	ldr	r2, [pc, #84]	; (8008798 <UART_Start_Receive_IT+0x150>)
 8008744:	665a      	str	r2, [r3, #100]	; 0x64
 8008746:	e002      	b.n	800874e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	4a14      	ldr	r2, [pc, #80]	; (800879c <UART_Start_Receive_IT+0x154>)
 800874c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2200      	movs	r2, #0
 8008752:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	e853 3f00 	ldrex	r3, [r3]
 8008762:	613b      	str	r3, [r7, #16]
   return(result);
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800876a:	63bb      	str	r3, [r7, #56]	; 0x38
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	461a      	mov	r2, r3
 8008772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008774:	623b      	str	r3, [r7, #32]
 8008776:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008778:	69f9      	ldr	r1, [r7, #28]
 800877a:	6a3a      	ldr	r2, [r7, #32]
 800877c:	e841 2300 	strex	r3, r2, [r1]
 8008780:	61bb      	str	r3, [r7, #24]
   return(result);
 8008782:	69bb      	ldr	r3, [r7, #24]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1e6      	bne.n	8008756 <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3744      	adds	r7, #68	; 0x44
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop
 8008798:	08008a43 	.word	0x08008a43
 800879c:	080088e7 	.word	0x080088e7

080087a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b095      	sub	sp, #84	; 0x54
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087b0:	e853 3f00 	ldrex	r3, [r3]
 80087b4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80087b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	461a      	mov	r2, r3
 80087c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087c6:	643b      	str	r3, [r7, #64]	; 0x40
 80087c8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80087cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80087ce:	e841 2300 	strex	r3, r2, [r1]
 80087d2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1e6      	bne.n	80087a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	3308      	adds	r3, #8
 80087e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e2:	6a3b      	ldr	r3, [r7, #32]
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80087ea:	69fb      	ldr	r3, [r7, #28]
 80087ec:	f023 0301 	bic.w	r3, r3, #1
 80087f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	3308      	adds	r3, #8
 80087f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008800:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008802:	e841 2300 	strex	r3, r2, [r1]
 8008806:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1e5      	bne.n	80087da <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008812:	2b01      	cmp	r3, #1
 8008814:	d118      	bne.n	8008848 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	e853 3f00 	ldrex	r3, [r3]
 8008822:	60bb      	str	r3, [r7, #8]
   return(result);
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	f023 0310 	bic.w	r3, r3, #16
 800882a:	647b      	str	r3, [r7, #68]	; 0x44
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	461a      	mov	r2, r3
 8008832:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008834:	61bb      	str	r3, [r7, #24]
 8008836:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008838:	6979      	ldr	r1, [r7, #20]
 800883a:	69ba      	ldr	r2, [r7, #24]
 800883c:	e841 2300 	strex	r3, r2, [r1]
 8008840:	613b      	str	r3, [r7, #16]
   return(result);
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d1e6      	bne.n	8008816 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2220      	movs	r2, #32
 800884c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	665a      	str	r2, [r3, #100]	; 0x64
}
 800885a:	bf00      	nop
 800885c:	3754      	adds	r7, #84	; 0x54
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr

08008866 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b084      	sub	sp, #16
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008872:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2200      	movs	r2, #0
 8008878:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f7ff fb45 	bl	8007f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800888a:	bf00      	nop
 800888c:	3710      	adds	r7, #16
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b088      	sub	sp, #32
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	e853 3f00 	ldrex	r3, [r3]
 80088a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088ae:	61fb      	str	r3, [r7, #28]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	461a      	mov	r2, r3
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	61bb      	str	r3, [r7, #24]
 80088ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088bc:	6979      	ldr	r1, [r7, #20]
 80088be:	69ba      	ldr	r2, [r7, #24]
 80088c0:	e841 2300 	strex	r3, r2, [r1]
 80088c4:	613b      	str	r3, [r7, #16]
   return(result);
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1e6      	bne.n	800889a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2220      	movs	r2, #32
 80088d0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f7ff fb11 	bl	8007f00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088de:	bf00      	nop
 80088e0:	3720      	adds	r7, #32
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b096      	sub	sp, #88	; 0x58
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80088f4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088fc:	2b22      	cmp	r3, #34	; 0x22
 80088fe:	f040 8094 	bne.w	8008a2a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008908:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800890c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008910:	b2d9      	uxtb	r1, r3
 8008912:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008916:	b2da      	uxtb	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800891c:	400a      	ands	r2, r1
 800891e:	b2d2      	uxtb	r2, r2
 8008920:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008926:	1c5a      	adds	r2, r3, #1
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008932:	b29b      	uxth	r3, r3
 8008934:	3b01      	subs	r3, #1
 8008936:	b29a      	uxth	r2, r3
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008944:	b29b      	uxth	r3, r3
 8008946:	2b00      	cmp	r3, #0
 8008948:	d177      	bne.n	8008a3a <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008952:	e853 3f00 	ldrex	r3, [r3]
 8008956:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800895a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800895e:	653b      	str	r3, [r7, #80]	; 0x50
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	461a      	mov	r2, r3
 8008966:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008968:	647b      	str	r3, [r7, #68]	; 0x44
 800896a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800896e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008970:	e841 2300 	strex	r3, r2, [r1]
 8008974:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1e6      	bne.n	800894a <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3308      	adds	r3, #8
 8008982:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008986:	e853 3f00 	ldrex	r3, [r3]
 800898a:	623b      	str	r3, [r7, #32]
   return(result);
 800898c:	6a3b      	ldr	r3, [r7, #32]
 800898e:	f023 0301 	bic.w	r3, r3, #1
 8008992:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3308      	adds	r3, #8
 800899a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800899c:	633a      	str	r2, [r7, #48]	; 0x30
 800899e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089a4:	e841 2300 	strex	r3, r2, [r1]
 80089a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80089aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d1e5      	bne.n	800897c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2220      	movs	r2, #32
 80089b4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2200      	movs	r2, #0
 80089ba:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d12e      	bne.n	8008a22 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	e853 3f00 	ldrex	r3, [r3]
 80089d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f023 0310 	bic.w	r3, r3, #16
 80089de:	64bb      	str	r3, [r7, #72]	; 0x48
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	461a      	mov	r2, r3
 80089e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089e8:	61fb      	str	r3, [r7, #28]
 80089ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ec:	69b9      	ldr	r1, [r7, #24]
 80089ee:	69fa      	ldr	r2, [r7, #28]
 80089f0:	e841 2300 	strex	r3, r2, [r1]
 80089f4:	617b      	str	r3, [r7, #20]
   return(result);
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d1e6      	bne.n	80089ca <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	69db      	ldr	r3, [r3, #28]
 8008a02:	f003 0310 	and.w	r3, r3, #16
 8008a06:	2b10      	cmp	r3, #16
 8008a08:	d103      	bne.n	8008a12 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2210      	movs	r2, #16
 8008a10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008a18:	4619      	mov	r1, r3
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f7ff fa84 	bl	8007f28 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a20:	e00b      	b.n	8008a3a <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f7f9 f8fa 	bl	8001c1c <HAL_UART_RxCpltCallback>
}
 8008a28:	e007      	b.n	8008a3a <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	699a      	ldr	r2, [r3, #24]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f042 0208 	orr.w	r2, r2, #8
 8008a38:	619a      	str	r2, [r3, #24]
}
 8008a3a:	bf00      	nop
 8008a3c:	3758      	adds	r7, #88	; 0x58
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b096      	sub	sp, #88	; 0x58
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a50:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a58:	2b22      	cmp	r3, #34	; 0x22
 8008a5a:	f040 8094 	bne.w	8008b86 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008a64:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a6c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008a6e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008a72:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008a76:	4013      	ands	r3, r2
 8008a78:	b29a      	uxth	r2, r3
 8008a7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a7c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a82:	1c9a      	adds	r2, r3, #2
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	3b01      	subs	r3, #1
 8008a92:	b29a      	uxth	r2, r3
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d177      	bne.n	8008b96 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aae:	e853 3f00 	ldrex	r3, [r3]
 8008ab2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008aba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ac4:	643b      	str	r3, [r7, #64]	; 0x40
 8008ac6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008aca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008acc:	e841 2300 	strex	r3, r2, [r1]
 8008ad0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d1e6      	bne.n	8008aa6 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	3308      	adds	r3, #8
 8008ade:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae0:	6a3b      	ldr	r3, [r7, #32]
 8008ae2:	e853 3f00 	ldrex	r3, [r3]
 8008ae6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	f023 0301 	bic.w	r3, r3, #1
 8008aee:	64bb      	str	r3, [r7, #72]	; 0x48
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	3308      	adds	r3, #8
 8008af6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008af8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008afa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008afe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b00:	e841 2300 	strex	r3, r2, [r1]
 8008b04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1e5      	bne.n	8008ad8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2220      	movs	r2, #32
 8008b10:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d12e      	bne.n	8008b7e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	e853 3f00 	ldrex	r3, [r3]
 8008b32:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	f023 0310 	bic.w	r3, r3, #16
 8008b3a:	647b      	str	r3, [r7, #68]	; 0x44
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	461a      	mov	r2, r3
 8008b42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b44:	61bb      	str	r3, [r7, #24]
 8008b46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b48:	6979      	ldr	r1, [r7, #20]
 8008b4a:	69ba      	ldr	r2, [r7, #24]
 8008b4c:	e841 2300 	strex	r3, r2, [r1]
 8008b50:	613b      	str	r3, [r7, #16]
   return(result);
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d1e6      	bne.n	8008b26 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	69db      	ldr	r3, [r3, #28]
 8008b5e:	f003 0310 	and.w	r3, r3, #16
 8008b62:	2b10      	cmp	r3, #16
 8008b64:	d103      	bne.n	8008b6e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2210      	movs	r2, #16
 8008b6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008b74:	4619      	mov	r1, r3
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f7ff f9d6 	bl	8007f28 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b7c:	e00b      	b.n	8008b96 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f7f9 f84c 	bl	8001c1c <HAL_UART_RxCpltCallback>
}
 8008b84:	e007      	b.n	8008b96 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	699a      	ldr	r2, [r3, #24]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f042 0208 	orr.w	r2, r2, #8
 8008b94:	619a      	str	r2, [r3, #24]
}
 8008b96:	bf00      	nop
 8008b98:	3758      	adds	r7, #88	; 0x58
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b083      	sub	sp, #12
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ba6:	bf00      	nop
 8008ba8:	370c      	adds	r7, #12
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
	...

08008bb4 <__libc_init_array>:
 8008bb4:	b570      	push	{r4, r5, r6, lr}
 8008bb6:	4e0d      	ldr	r6, [pc, #52]	; (8008bec <__libc_init_array+0x38>)
 8008bb8:	4c0d      	ldr	r4, [pc, #52]	; (8008bf0 <__libc_init_array+0x3c>)
 8008bba:	1ba4      	subs	r4, r4, r6
 8008bbc:	10a4      	asrs	r4, r4, #2
 8008bbe:	2500      	movs	r5, #0
 8008bc0:	42a5      	cmp	r5, r4
 8008bc2:	d109      	bne.n	8008bd8 <__libc_init_array+0x24>
 8008bc4:	4e0b      	ldr	r6, [pc, #44]	; (8008bf4 <__libc_init_array+0x40>)
 8008bc6:	4c0c      	ldr	r4, [pc, #48]	; (8008bf8 <__libc_init_array+0x44>)
 8008bc8:	f001 f834 	bl	8009c34 <_init>
 8008bcc:	1ba4      	subs	r4, r4, r6
 8008bce:	10a4      	asrs	r4, r4, #2
 8008bd0:	2500      	movs	r5, #0
 8008bd2:	42a5      	cmp	r5, r4
 8008bd4:	d105      	bne.n	8008be2 <__libc_init_array+0x2e>
 8008bd6:	bd70      	pop	{r4, r5, r6, pc}
 8008bd8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008bdc:	4798      	blx	r3
 8008bde:	3501      	adds	r5, #1
 8008be0:	e7ee      	b.n	8008bc0 <__libc_init_array+0xc>
 8008be2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008be6:	4798      	blx	r3
 8008be8:	3501      	adds	r5, #1
 8008bea:	e7f2      	b.n	8008bd2 <__libc_init_array+0x1e>
 8008bec:	08009ee0 	.word	0x08009ee0
 8008bf0:	08009ee0 	.word	0x08009ee0
 8008bf4:	08009ee0 	.word	0x08009ee0
 8008bf8:	08009ee4 	.word	0x08009ee4

08008bfc <memset>:
 8008bfc:	4402      	add	r2, r0
 8008bfe:	4603      	mov	r3, r0
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d100      	bne.n	8008c06 <memset+0xa>
 8008c04:	4770      	bx	lr
 8008c06:	f803 1b01 	strb.w	r1, [r3], #1
 8008c0a:	e7f9      	b.n	8008c00 <memset+0x4>
 8008c0c:	0000      	movs	r0, r0
	...

08008c10 <sin>:
 8008c10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c12:	ec51 0b10 	vmov	r0, r1, d0
 8008c16:	4a20      	ldr	r2, [pc, #128]	; (8008c98 <sin+0x88>)
 8008c18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	dc07      	bgt.n	8008c30 <sin+0x20>
 8008c20:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8008c90 <sin+0x80>
 8008c24:	2000      	movs	r0, #0
 8008c26:	f000 fe37 	bl	8009898 <__kernel_sin>
 8008c2a:	ec51 0b10 	vmov	r0, r1, d0
 8008c2e:	e007      	b.n	8008c40 <sin+0x30>
 8008c30:	4a1a      	ldr	r2, [pc, #104]	; (8008c9c <sin+0x8c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	dd09      	ble.n	8008c4a <sin+0x3a>
 8008c36:	ee10 2a10 	vmov	r2, s0
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	f7f7 fad0 	bl	80001e0 <__aeabi_dsub>
 8008c40:	ec41 0b10 	vmov	d0, r0, r1
 8008c44:	b005      	add	sp, #20
 8008c46:	f85d fb04 	ldr.w	pc, [sp], #4
 8008c4a:	4668      	mov	r0, sp
 8008c4c:	f000 f828 	bl	8008ca0 <__ieee754_rem_pio2>
 8008c50:	f000 0003 	and.w	r0, r0, #3
 8008c54:	2801      	cmp	r0, #1
 8008c56:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008c5a:	ed9d 0b00 	vldr	d0, [sp]
 8008c5e:	d004      	beq.n	8008c6a <sin+0x5a>
 8008c60:	2802      	cmp	r0, #2
 8008c62:	d005      	beq.n	8008c70 <sin+0x60>
 8008c64:	b970      	cbnz	r0, 8008c84 <sin+0x74>
 8008c66:	2001      	movs	r0, #1
 8008c68:	e7dd      	b.n	8008c26 <sin+0x16>
 8008c6a:	f000 fa0d 	bl	8009088 <__kernel_cos>
 8008c6e:	e7dc      	b.n	8008c2a <sin+0x1a>
 8008c70:	2001      	movs	r0, #1
 8008c72:	f000 fe11 	bl	8009898 <__kernel_sin>
 8008c76:	ec53 2b10 	vmov	r2, r3, d0
 8008c7a:	ee10 0a10 	vmov	r0, s0
 8008c7e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008c82:	e7dd      	b.n	8008c40 <sin+0x30>
 8008c84:	f000 fa00 	bl	8009088 <__kernel_cos>
 8008c88:	e7f5      	b.n	8008c76 <sin+0x66>
 8008c8a:	bf00      	nop
 8008c8c:	f3af 8000 	nop.w
	...
 8008c98:	3fe921fb 	.word	0x3fe921fb
 8008c9c:	7fefffff 	.word	0x7fefffff

08008ca0 <__ieee754_rem_pio2>:
 8008ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	ec57 6b10 	vmov	r6, r7, d0
 8008ca8:	4bc3      	ldr	r3, [pc, #780]	; (8008fb8 <__ieee754_rem_pio2+0x318>)
 8008caa:	b08d      	sub	sp, #52	; 0x34
 8008cac:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8008cb0:	4598      	cmp	r8, r3
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	9704      	str	r7, [sp, #16]
 8008cb6:	dc07      	bgt.n	8008cc8 <__ieee754_rem_pio2+0x28>
 8008cb8:	2200      	movs	r2, #0
 8008cba:	2300      	movs	r3, #0
 8008cbc:	ed84 0b00 	vstr	d0, [r4]
 8008cc0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008cc4:	2500      	movs	r5, #0
 8008cc6:	e027      	b.n	8008d18 <__ieee754_rem_pio2+0x78>
 8008cc8:	4bbc      	ldr	r3, [pc, #752]	; (8008fbc <__ieee754_rem_pio2+0x31c>)
 8008cca:	4598      	cmp	r8, r3
 8008ccc:	dc75      	bgt.n	8008dba <__ieee754_rem_pio2+0x11a>
 8008cce:	9b04      	ldr	r3, [sp, #16]
 8008cd0:	4dbb      	ldr	r5, [pc, #748]	; (8008fc0 <__ieee754_rem_pio2+0x320>)
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	ee10 0a10 	vmov	r0, s0
 8008cd8:	a3a9      	add	r3, pc, #676	; (adr r3, 8008f80 <__ieee754_rem_pio2+0x2e0>)
 8008cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cde:	4639      	mov	r1, r7
 8008ce0:	dd36      	ble.n	8008d50 <__ieee754_rem_pio2+0xb0>
 8008ce2:	f7f7 fa7d 	bl	80001e0 <__aeabi_dsub>
 8008ce6:	45a8      	cmp	r8, r5
 8008ce8:	4606      	mov	r6, r0
 8008cea:	460f      	mov	r7, r1
 8008cec:	d018      	beq.n	8008d20 <__ieee754_rem_pio2+0x80>
 8008cee:	a3a6      	add	r3, pc, #664	; (adr r3, 8008f88 <__ieee754_rem_pio2+0x2e8>)
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	f7f7 fa74 	bl	80001e0 <__aeabi_dsub>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	e9c4 2300 	strd	r2, r3, [r4]
 8008d00:	4630      	mov	r0, r6
 8008d02:	4639      	mov	r1, r7
 8008d04:	f7f7 fa6c 	bl	80001e0 <__aeabi_dsub>
 8008d08:	a39f      	add	r3, pc, #636	; (adr r3, 8008f88 <__ieee754_rem_pio2+0x2e8>)
 8008d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0e:	f7f7 fa67 	bl	80001e0 <__aeabi_dsub>
 8008d12:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008d16:	2501      	movs	r5, #1
 8008d18:	4628      	mov	r0, r5
 8008d1a:	b00d      	add	sp, #52	; 0x34
 8008d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d20:	a39b      	add	r3, pc, #620	; (adr r3, 8008f90 <__ieee754_rem_pio2+0x2f0>)
 8008d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d26:	f7f7 fa5b 	bl	80001e0 <__aeabi_dsub>
 8008d2a:	a39b      	add	r3, pc, #620	; (adr r3, 8008f98 <__ieee754_rem_pio2+0x2f8>)
 8008d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d30:	4606      	mov	r6, r0
 8008d32:	460f      	mov	r7, r1
 8008d34:	f7f7 fa54 	bl	80001e0 <__aeabi_dsub>
 8008d38:	4602      	mov	r2, r0
 8008d3a:	460b      	mov	r3, r1
 8008d3c:	e9c4 2300 	strd	r2, r3, [r4]
 8008d40:	4630      	mov	r0, r6
 8008d42:	4639      	mov	r1, r7
 8008d44:	f7f7 fa4c 	bl	80001e0 <__aeabi_dsub>
 8008d48:	a393      	add	r3, pc, #588	; (adr r3, 8008f98 <__ieee754_rem_pio2+0x2f8>)
 8008d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4e:	e7de      	b.n	8008d0e <__ieee754_rem_pio2+0x6e>
 8008d50:	f7f7 fa48 	bl	80001e4 <__adddf3>
 8008d54:	45a8      	cmp	r8, r5
 8008d56:	4606      	mov	r6, r0
 8008d58:	460f      	mov	r7, r1
 8008d5a:	d016      	beq.n	8008d8a <__ieee754_rem_pio2+0xea>
 8008d5c:	a38a      	add	r3, pc, #552	; (adr r3, 8008f88 <__ieee754_rem_pio2+0x2e8>)
 8008d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d62:	f7f7 fa3f 	bl	80001e4 <__adddf3>
 8008d66:	4602      	mov	r2, r0
 8008d68:	460b      	mov	r3, r1
 8008d6a:	e9c4 2300 	strd	r2, r3, [r4]
 8008d6e:	4630      	mov	r0, r6
 8008d70:	4639      	mov	r1, r7
 8008d72:	f7f7 fa35 	bl	80001e0 <__aeabi_dsub>
 8008d76:	a384      	add	r3, pc, #528	; (adr r3, 8008f88 <__ieee754_rem_pio2+0x2e8>)
 8008d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7c:	f7f7 fa32 	bl	80001e4 <__adddf3>
 8008d80:	f04f 35ff 	mov.w	r5, #4294967295
 8008d84:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008d88:	e7c6      	b.n	8008d18 <__ieee754_rem_pio2+0x78>
 8008d8a:	a381      	add	r3, pc, #516	; (adr r3, 8008f90 <__ieee754_rem_pio2+0x2f0>)
 8008d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d90:	f7f7 fa28 	bl	80001e4 <__adddf3>
 8008d94:	a380      	add	r3, pc, #512	; (adr r3, 8008f98 <__ieee754_rem_pio2+0x2f8>)
 8008d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	460f      	mov	r7, r1
 8008d9e:	f7f7 fa21 	bl	80001e4 <__adddf3>
 8008da2:	4602      	mov	r2, r0
 8008da4:	460b      	mov	r3, r1
 8008da6:	e9c4 2300 	strd	r2, r3, [r4]
 8008daa:	4630      	mov	r0, r6
 8008dac:	4639      	mov	r1, r7
 8008dae:	f7f7 fa17 	bl	80001e0 <__aeabi_dsub>
 8008db2:	a379      	add	r3, pc, #484	; (adr r3, 8008f98 <__ieee754_rem_pio2+0x2f8>)
 8008db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db8:	e7e0      	b.n	8008d7c <__ieee754_rem_pio2+0xdc>
 8008dba:	4b82      	ldr	r3, [pc, #520]	; (8008fc4 <__ieee754_rem_pio2+0x324>)
 8008dbc:	4598      	cmp	r8, r3
 8008dbe:	f300 80d0 	bgt.w	8008f62 <__ieee754_rem_pio2+0x2c2>
 8008dc2:	f000 fe23 	bl	8009a0c <fabs>
 8008dc6:	ec57 6b10 	vmov	r6, r7, d0
 8008dca:	ee10 0a10 	vmov	r0, s0
 8008dce:	a374      	add	r3, pc, #464	; (adr r3, 8008fa0 <__ieee754_rem_pio2+0x300>)
 8008dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd4:	4639      	mov	r1, r7
 8008dd6:	f7f7 fbbb 	bl	8000550 <__aeabi_dmul>
 8008dda:	2200      	movs	r2, #0
 8008ddc:	4b7a      	ldr	r3, [pc, #488]	; (8008fc8 <__ieee754_rem_pio2+0x328>)
 8008dde:	f7f7 fa01 	bl	80001e4 <__adddf3>
 8008de2:	f7f7 fe4f 	bl	8000a84 <__aeabi_d2iz>
 8008de6:	4605      	mov	r5, r0
 8008de8:	f7f7 fb48 	bl	800047c <__aeabi_i2d>
 8008dec:	a364      	add	r3, pc, #400	; (adr r3, 8008f80 <__ieee754_rem_pio2+0x2e0>)
 8008dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008df6:	f7f7 fbab 	bl	8000550 <__aeabi_dmul>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	4630      	mov	r0, r6
 8008e00:	4639      	mov	r1, r7
 8008e02:	f7f7 f9ed 	bl	80001e0 <__aeabi_dsub>
 8008e06:	a360      	add	r3, pc, #384	; (adr r3, 8008f88 <__ieee754_rem_pio2+0x2e8>)
 8008e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0c:	4682      	mov	sl, r0
 8008e0e:	468b      	mov	fp, r1
 8008e10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e14:	f7f7 fb9c 	bl	8000550 <__aeabi_dmul>
 8008e18:	2d1f      	cmp	r5, #31
 8008e1a:	4606      	mov	r6, r0
 8008e1c:	460f      	mov	r7, r1
 8008e1e:	dc0c      	bgt.n	8008e3a <__ieee754_rem_pio2+0x19a>
 8008e20:	1e6a      	subs	r2, r5, #1
 8008e22:	4b6a      	ldr	r3, [pc, #424]	; (8008fcc <__ieee754_rem_pio2+0x32c>)
 8008e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e28:	4543      	cmp	r3, r8
 8008e2a:	d006      	beq.n	8008e3a <__ieee754_rem_pio2+0x19a>
 8008e2c:	4632      	mov	r2, r6
 8008e2e:	463b      	mov	r3, r7
 8008e30:	4650      	mov	r0, sl
 8008e32:	4659      	mov	r1, fp
 8008e34:	f7f7 f9d4 	bl	80001e0 <__aeabi_dsub>
 8008e38:	e00e      	b.n	8008e58 <__ieee754_rem_pio2+0x1b8>
 8008e3a:	4632      	mov	r2, r6
 8008e3c:	463b      	mov	r3, r7
 8008e3e:	4650      	mov	r0, sl
 8008e40:	4659      	mov	r1, fp
 8008e42:	f7f7 f9cd 	bl	80001e0 <__aeabi_dsub>
 8008e46:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008e4a:	9305      	str	r3, [sp, #20]
 8008e4c:	9a05      	ldr	r2, [sp, #20]
 8008e4e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	2b10      	cmp	r3, #16
 8008e56:	dc02      	bgt.n	8008e5e <__ieee754_rem_pio2+0x1be>
 8008e58:	e9c4 0100 	strd	r0, r1, [r4]
 8008e5c:	e039      	b.n	8008ed2 <__ieee754_rem_pio2+0x232>
 8008e5e:	a34c      	add	r3, pc, #304	; (adr r3, 8008f90 <__ieee754_rem_pio2+0x2f0>)
 8008e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e68:	f7f7 fb72 	bl	8000550 <__aeabi_dmul>
 8008e6c:	4606      	mov	r6, r0
 8008e6e:	460f      	mov	r7, r1
 8008e70:	4602      	mov	r2, r0
 8008e72:	460b      	mov	r3, r1
 8008e74:	4650      	mov	r0, sl
 8008e76:	4659      	mov	r1, fp
 8008e78:	f7f7 f9b2 	bl	80001e0 <__aeabi_dsub>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	460b      	mov	r3, r1
 8008e80:	4680      	mov	r8, r0
 8008e82:	4689      	mov	r9, r1
 8008e84:	4650      	mov	r0, sl
 8008e86:	4659      	mov	r1, fp
 8008e88:	f7f7 f9aa 	bl	80001e0 <__aeabi_dsub>
 8008e8c:	4632      	mov	r2, r6
 8008e8e:	463b      	mov	r3, r7
 8008e90:	f7f7 f9a6 	bl	80001e0 <__aeabi_dsub>
 8008e94:	a340      	add	r3, pc, #256	; (adr r3, 8008f98 <__ieee754_rem_pio2+0x2f8>)
 8008e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	460f      	mov	r7, r1
 8008e9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ea2:	f7f7 fb55 	bl	8000550 <__aeabi_dmul>
 8008ea6:	4632      	mov	r2, r6
 8008ea8:	463b      	mov	r3, r7
 8008eaa:	f7f7 f999 	bl	80001e0 <__aeabi_dsub>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	4606      	mov	r6, r0
 8008eb4:	460f      	mov	r7, r1
 8008eb6:	4640      	mov	r0, r8
 8008eb8:	4649      	mov	r1, r9
 8008eba:	f7f7 f991 	bl	80001e0 <__aeabi_dsub>
 8008ebe:	9a05      	ldr	r2, [sp, #20]
 8008ec0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008ec4:	1ad3      	subs	r3, r2, r3
 8008ec6:	2b31      	cmp	r3, #49	; 0x31
 8008ec8:	dc20      	bgt.n	8008f0c <__ieee754_rem_pio2+0x26c>
 8008eca:	e9c4 0100 	strd	r0, r1, [r4]
 8008ece:	46c2      	mov	sl, r8
 8008ed0:	46cb      	mov	fp, r9
 8008ed2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008ed6:	4650      	mov	r0, sl
 8008ed8:	4642      	mov	r2, r8
 8008eda:	464b      	mov	r3, r9
 8008edc:	4659      	mov	r1, fp
 8008ede:	f7f7 f97f 	bl	80001e0 <__aeabi_dsub>
 8008ee2:	463b      	mov	r3, r7
 8008ee4:	4632      	mov	r2, r6
 8008ee6:	f7f7 f97b 	bl	80001e0 <__aeabi_dsub>
 8008eea:	9b04      	ldr	r3, [sp, #16]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008ef2:	f6bf af11 	bge.w	8008d18 <__ieee754_rem_pio2+0x78>
 8008ef6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008efa:	6063      	str	r3, [r4, #4]
 8008efc:	f8c4 8000 	str.w	r8, [r4]
 8008f00:	60a0      	str	r0, [r4, #8]
 8008f02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008f06:	60e3      	str	r3, [r4, #12]
 8008f08:	426d      	negs	r5, r5
 8008f0a:	e705      	b.n	8008d18 <__ieee754_rem_pio2+0x78>
 8008f0c:	a326      	add	r3, pc, #152	; (adr r3, 8008fa8 <__ieee754_rem_pio2+0x308>)
 8008f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f16:	f7f7 fb1b 	bl	8000550 <__aeabi_dmul>
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	460f      	mov	r7, r1
 8008f1e:	4602      	mov	r2, r0
 8008f20:	460b      	mov	r3, r1
 8008f22:	4640      	mov	r0, r8
 8008f24:	4649      	mov	r1, r9
 8008f26:	f7f7 f95b 	bl	80001e0 <__aeabi_dsub>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	4682      	mov	sl, r0
 8008f30:	468b      	mov	fp, r1
 8008f32:	4640      	mov	r0, r8
 8008f34:	4649      	mov	r1, r9
 8008f36:	f7f7 f953 	bl	80001e0 <__aeabi_dsub>
 8008f3a:	4632      	mov	r2, r6
 8008f3c:	463b      	mov	r3, r7
 8008f3e:	f7f7 f94f 	bl	80001e0 <__aeabi_dsub>
 8008f42:	a31b      	add	r3, pc, #108	; (adr r3, 8008fb0 <__ieee754_rem_pio2+0x310>)
 8008f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f48:	4606      	mov	r6, r0
 8008f4a:	460f      	mov	r7, r1
 8008f4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f50:	f7f7 fafe 	bl	8000550 <__aeabi_dmul>
 8008f54:	4632      	mov	r2, r6
 8008f56:	463b      	mov	r3, r7
 8008f58:	f7f7 f942 	bl	80001e0 <__aeabi_dsub>
 8008f5c:	4606      	mov	r6, r0
 8008f5e:	460f      	mov	r7, r1
 8008f60:	e764      	b.n	8008e2c <__ieee754_rem_pio2+0x18c>
 8008f62:	4b1b      	ldr	r3, [pc, #108]	; (8008fd0 <__ieee754_rem_pio2+0x330>)
 8008f64:	4598      	cmp	r8, r3
 8008f66:	dd35      	ble.n	8008fd4 <__ieee754_rem_pio2+0x334>
 8008f68:	ee10 2a10 	vmov	r2, s0
 8008f6c:	463b      	mov	r3, r7
 8008f6e:	4630      	mov	r0, r6
 8008f70:	4639      	mov	r1, r7
 8008f72:	f7f7 f935 	bl	80001e0 <__aeabi_dsub>
 8008f76:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008f7a:	e9c4 0100 	strd	r0, r1, [r4]
 8008f7e:	e6a1      	b.n	8008cc4 <__ieee754_rem_pio2+0x24>
 8008f80:	54400000 	.word	0x54400000
 8008f84:	3ff921fb 	.word	0x3ff921fb
 8008f88:	1a626331 	.word	0x1a626331
 8008f8c:	3dd0b461 	.word	0x3dd0b461
 8008f90:	1a600000 	.word	0x1a600000
 8008f94:	3dd0b461 	.word	0x3dd0b461
 8008f98:	2e037073 	.word	0x2e037073
 8008f9c:	3ba3198a 	.word	0x3ba3198a
 8008fa0:	6dc9c883 	.word	0x6dc9c883
 8008fa4:	3fe45f30 	.word	0x3fe45f30
 8008fa8:	2e000000 	.word	0x2e000000
 8008fac:	3ba3198a 	.word	0x3ba3198a
 8008fb0:	252049c1 	.word	0x252049c1
 8008fb4:	397b839a 	.word	0x397b839a
 8008fb8:	3fe921fb 	.word	0x3fe921fb
 8008fbc:	4002d97b 	.word	0x4002d97b
 8008fc0:	3ff921fb 	.word	0x3ff921fb
 8008fc4:	413921fb 	.word	0x413921fb
 8008fc8:	3fe00000 	.word	0x3fe00000
 8008fcc:	08009d08 	.word	0x08009d08
 8008fd0:	7fefffff 	.word	0x7fefffff
 8008fd4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8008fd8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8008fdc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	460f      	mov	r7, r1
 8008fe4:	f7f7 fd4e 	bl	8000a84 <__aeabi_d2iz>
 8008fe8:	f7f7 fa48 	bl	800047c <__aeabi_i2d>
 8008fec:	4602      	mov	r2, r0
 8008fee:	460b      	mov	r3, r1
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	4639      	mov	r1, r7
 8008ff4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008ff8:	f7f7 f8f2 	bl	80001e0 <__aeabi_dsub>
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	4b1f      	ldr	r3, [pc, #124]	; (800907c <__ieee754_rem_pio2+0x3dc>)
 8009000:	f7f7 faa6 	bl	8000550 <__aeabi_dmul>
 8009004:	460f      	mov	r7, r1
 8009006:	4606      	mov	r6, r0
 8009008:	f7f7 fd3c 	bl	8000a84 <__aeabi_d2iz>
 800900c:	f7f7 fa36 	bl	800047c <__aeabi_i2d>
 8009010:	4602      	mov	r2, r0
 8009012:	460b      	mov	r3, r1
 8009014:	4630      	mov	r0, r6
 8009016:	4639      	mov	r1, r7
 8009018:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800901c:	f7f7 f8e0 	bl	80001e0 <__aeabi_dsub>
 8009020:	2200      	movs	r2, #0
 8009022:	4b16      	ldr	r3, [pc, #88]	; (800907c <__ieee754_rem_pio2+0x3dc>)
 8009024:	f7f7 fa94 	bl	8000550 <__aeabi_dmul>
 8009028:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800902c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009030:	f04f 0803 	mov.w	r8, #3
 8009034:	2600      	movs	r6, #0
 8009036:	2700      	movs	r7, #0
 8009038:	4632      	mov	r2, r6
 800903a:	463b      	mov	r3, r7
 800903c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009040:	f108 3aff 	add.w	sl, r8, #4294967295
 8009044:	f7f7 fcec 	bl	8000a20 <__aeabi_dcmpeq>
 8009048:	b9b0      	cbnz	r0, 8009078 <__ieee754_rem_pio2+0x3d8>
 800904a:	4b0d      	ldr	r3, [pc, #52]	; (8009080 <__ieee754_rem_pio2+0x3e0>)
 800904c:	9301      	str	r3, [sp, #4]
 800904e:	2302      	movs	r3, #2
 8009050:	9300      	str	r3, [sp, #0]
 8009052:	462a      	mov	r2, r5
 8009054:	4643      	mov	r3, r8
 8009056:	4621      	mov	r1, r4
 8009058:	a806      	add	r0, sp, #24
 800905a:	f000 f8dd 	bl	8009218 <__kernel_rem_pio2>
 800905e:	9b04      	ldr	r3, [sp, #16]
 8009060:	2b00      	cmp	r3, #0
 8009062:	4605      	mov	r5, r0
 8009064:	f6bf ae58 	bge.w	8008d18 <__ieee754_rem_pio2+0x78>
 8009068:	6863      	ldr	r3, [r4, #4]
 800906a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800906e:	6063      	str	r3, [r4, #4]
 8009070:	68e3      	ldr	r3, [r4, #12]
 8009072:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009076:	e746      	b.n	8008f06 <__ieee754_rem_pio2+0x266>
 8009078:	46d0      	mov	r8, sl
 800907a:	e7dd      	b.n	8009038 <__ieee754_rem_pio2+0x398>
 800907c:	41700000 	.word	0x41700000
 8009080:	08009d88 	.word	0x08009d88
 8009084:	00000000 	.word	0x00000000

08009088 <__kernel_cos>:
 8009088:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908c:	ec59 8b10 	vmov	r8, r9, d0
 8009090:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8009094:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8009098:	ed2d 8b02 	vpush	{d8}
 800909c:	eeb0 8a41 	vmov.f32	s16, s2
 80090a0:	eef0 8a61 	vmov.f32	s17, s3
 80090a4:	da07      	bge.n	80090b6 <__kernel_cos+0x2e>
 80090a6:	ee10 0a10 	vmov	r0, s0
 80090aa:	4649      	mov	r1, r9
 80090ac:	f7f7 fcea 	bl	8000a84 <__aeabi_d2iz>
 80090b0:	2800      	cmp	r0, #0
 80090b2:	f000 8089 	beq.w	80091c8 <__kernel_cos+0x140>
 80090b6:	4642      	mov	r2, r8
 80090b8:	464b      	mov	r3, r9
 80090ba:	4640      	mov	r0, r8
 80090bc:	4649      	mov	r1, r9
 80090be:	f7f7 fa47 	bl	8000550 <__aeabi_dmul>
 80090c2:	2200      	movs	r2, #0
 80090c4:	4b4e      	ldr	r3, [pc, #312]	; (8009200 <__kernel_cos+0x178>)
 80090c6:	4604      	mov	r4, r0
 80090c8:	460d      	mov	r5, r1
 80090ca:	f7f7 fa41 	bl	8000550 <__aeabi_dmul>
 80090ce:	a340      	add	r3, pc, #256	; (adr r3, 80091d0 <__kernel_cos+0x148>)
 80090d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d4:	4682      	mov	sl, r0
 80090d6:	468b      	mov	fp, r1
 80090d8:	4620      	mov	r0, r4
 80090da:	4629      	mov	r1, r5
 80090dc:	f7f7 fa38 	bl	8000550 <__aeabi_dmul>
 80090e0:	a33d      	add	r3, pc, #244	; (adr r3, 80091d8 <__kernel_cos+0x150>)
 80090e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e6:	f7f7 f87d 	bl	80001e4 <__adddf3>
 80090ea:	4622      	mov	r2, r4
 80090ec:	462b      	mov	r3, r5
 80090ee:	f7f7 fa2f 	bl	8000550 <__aeabi_dmul>
 80090f2:	a33b      	add	r3, pc, #236	; (adr r3, 80091e0 <__kernel_cos+0x158>)
 80090f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f8:	f7f7 f872 	bl	80001e0 <__aeabi_dsub>
 80090fc:	4622      	mov	r2, r4
 80090fe:	462b      	mov	r3, r5
 8009100:	f7f7 fa26 	bl	8000550 <__aeabi_dmul>
 8009104:	a338      	add	r3, pc, #224	; (adr r3, 80091e8 <__kernel_cos+0x160>)
 8009106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910a:	f7f7 f86b 	bl	80001e4 <__adddf3>
 800910e:	4622      	mov	r2, r4
 8009110:	462b      	mov	r3, r5
 8009112:	f7f7 fa1d 	bl	8000550 <__aeabi_dmul>
 8009116:	a336      	add	r3, pc, #216	; (adr r3, 80091f0 <__kernel_cos+0x168>)
 8009118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800911c:	f7f7 f860 	bl	80001e0 <__aeabi_dsub>
 8009120:	4622      	mov	r2, r4
 8009122:	462b      	mov	r3, r5
 8009124:	f7f7 fa14 	bl	8000550 <__aeabi_dmul>
 8009128:	a333      	add	r3, pc, #204	; (adr r3, 80091f8 <__kernel_cos+0x170>)
 800912a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912e:	f7f7 f859 	bl	80001e4 <__adddf3>
 8009132:	4622      	mov	r2, r4
 8009134:	462b      	mov	r3, r5
 8009136:	f7f7 fa0b 	bl	8000550 <__aeabi_dmul>
 800913a:	4622      	mov	r2, r4
 800913c:	462b      	mov	r3, r5
 800913e:	f7f7 fa07 	bl	8000550 <__aeabi_dmul>
 8009142:	ec53 2b18 	vmov	r2, r3, d8
 8009146:	4604      	mov	r4, r0
 8009148:	460d      	mov	r5, r1
 800914a:	4640      	mov	r0, r8
 800914c:	4649      	mov	r1, r9
 800914e:	f7f7 f9ff 	bl	8000550 <__aeabi_dmul>
 8009152:	460b      	mov	r3, r1
 8009154:	4602      	mov	r2, r0
 8009156:	4629      	mov	r1, r5
 8009158:	4620      	mov	r0, r4
 800915a:	f7f7 f841 	bl	80001e0 <__aeabi_dsub>
 800915e:	4b29      	ldr	r3, [pc, #164]	; (8009204 <__kernel_cos+0x17c>)
 8009160:	429e      	cmp	r6, r3
 8009162:	4680      	mov	r8, r0
 8009164:	4689      	mov	r9, r1
 8009166:	dc11      	bgt.n	800918c <__kernel_cos+0x104>
 8009168:	4602      	mov	r2, r0
 800916a:	460b      	mov	r3, r1
 800916c:	4650      	mov	r0, sl
 800916e:	4659      	mov	r1, fp
 8009170:	f7f7 f836 	bl	80001e0 <__aeabi_dsub>
 8009174:	460b      	mov	r3, r1
 8009176:	4924      	ldr	r1, [pc, #144]	; (8009208 <__kernel_cos+0x180>)
 8009178:	4602      	mov	r2, r0
 800917a:	2000      	movs	r0, #0
 800917c:	f7f7 f830 	bl	80001e0 <__aeabi_dsub>
 8009180:	ecbd 8b02 	vpop	{d8}
 8009184:	ec41 0b10 	vmov	d0, r0, r1
 8009188:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800918c:	4b1f      	ldr	r3, [pc, #124]	; (800920c <__kernel_cos+0x184>)
 800918e:	491e      	ldr	r1, [pc, #120]	; (8009208 <__kernel_cos+0x180>)
 8009190:	429e      	cmp	r6, r3
 8009192:	bfcc      	ite	gt
 8009194:	4d1e      	ldrgt	r5, [pc, #120]	; (8009210 <__kernel_cos+0x188>)
 8009196:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800919a:	2400      	movs	r4, #0
 800919c:	4622      	mov	r2, r4
 800919e:	462b      	mov	r3, r5
 80091a0:	2000      	movs	r0, #0
 80091a2:	f7f7 f81d 	bl	80001e0 <__aeabi_dsub>
 80091a6:	4622      	mov	r2, r4
 80091a8:	4606      	mov	r6, r0
 80091aa:	460f      	mov	r7, r1
 80091ac:	462b      	mov	r3, r5
 80091ae:	4650      	mov	r0, sl
 80091b0:	4659      	mov	r1, fp
 80091b2:	f7f7 f815 	bl	80001e0 <__aeabi_dsub>
 80091b6:	4642      	mov	r2, r8
 80091b8:	464b      	mov	r3, r9
 80091ba:	f7f7 f811 	bl	80001e0 <__aeabi_dsub>
 80091be:	4602      	mov	r2, r0
 80091c0:	460b      	mov	r3, r1
 80091c2:	4630      	mov	r0, r6
 80091c4:	4639      	mov	r1, r7
 80091c6:	e7d9      	b.n	800917c <__kernel_cos+0xf4>
 80091c8:	2000      	movs	r0, #0
 80091ca:	490f      	ldr	r1, [pc, #60]	; (8009208 <__kernel_cos+0x180>)
 80091cc:	e7d8      	b.n	8009180 <__kernel_cos+0xf8>
 80091ce:	bf00      	nop
 80091d0:	be8838d4 	.word	0xbe8838d4
 80091d4:	bda8fae9 	.word	0xbda8fae9
 80091d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80091dc:	3e21ee9e 	.word	0x3e21ee9e
 80091e0:	809c52ad 	.word	0x809c52ad
 80091e4:	3e927e4f 	.word	0x3e927e4f
 80091e8:	19cb1590 	.word	0x19cb1590
 80091ec:	3efa01a0 	.word	0x3efa01a0
 80091f0:	16c15177 	.word	0x16c15177
 80091f4:	3f56c16c 	.word	0x3f56c16c
 80091f8:	5555554c 	.word	0x5555554c
 80091fc:	3fa55555 	.word	0x3fa55555
 8009200:	3fe00000 	.word	0x3fe00000
 8009204:	3fd33332 	.word	0x3fd33332
 8009208:	3ff00000 	.word	0x3ff00000
 800920c:	3fe90000 	.word	0x3fe90000
 8009210:	3fd20000 	.word	0x3fd20000
 8009214:	00000000 	.word	0x00000000

08009218 <__kernel_rem_pio2>:
 8009218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800921c:	ed2d 8b02 	vpush	{d8}
 8009220:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009224:	1ed4      	subs	r4, r2, #3
 8009226:	9308      	str	r3, [sp, #32]
 8009228:	9101      	str	r1, [sp, #4]
 800922a:	4bc5      	ldr	r3, [pc, #788]	; (8009540 <__kernel_rem_pio2+0x328>)
 800922c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800922e:	9009      	str	r0, [sp, #36]	; 0x24
 8009230:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009234:	9304      	str	r3, [sp, #16]
 8009236:	9b08      	ldr	r3, [sp, #32]
 8009238:	3b01      	subs	r3, #1
 800923a:	9307      	str	r3, [sp, #28]
 800923c:	2318      	movs	r3, #24
 800923e:	fb94 f4f3 	sdiv	r4, r4, r3
 8009242:	f06f 0317 	mvn.w	r3, #23
 8009246:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800924a:	fb04 3303 	mla	r3, r4, r3, r3
 800924e:	eb03 0a02 	add.w	sl, r3, r2
 8009252:	9b04      	ldr	r3, [sp, #16]
 8009254:	9a07      	ldr	r2, [sp, #28]
 8009256:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8009530 <__kernel_rem_pio2+0x318>
 800925a:	eb03 0802 	add.w	r8, r3, r2
 800925e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009260:	1aa7      	subs	r7, r4, r2
 8009262:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009266:	ae22      	add	r6, sp, #136	; 0x88
 8009268:	2500      	movs	r5, #0
 800926a:	4545      	cmp	r5, r8
 800926c:	dd13      	ble.n	8009296 <__kernel_rem_pio2+0x7e>
 800926e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8009530 <__kernel_rem_pio2+0x318>
 8009272:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8009276:	2600      	movs	r6, #0
 8009278:	9b04      	ldr	r3, [sp, #16]
 800927a:	429e      	cmp	r6, r3
 800927c:	dc32      	bgt.n	80092e4 <__kernel_rem_pio2+0xcc>
 800927e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009280:	9302      	str	r3, [sp, #8]
 8009282:	9b08      	ldr	r3, [sp, #32]
 8009284:	199d      	adds	r5, r3, r6
 8009286:	ab22      	add	r3, sp, #136	; 0x88
 8009288:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800928c:	9306      	str	r3, [sp, #24]
 800928e:	ec59 8b18 	vmov	r8, r9, d8
 8009292:	2700      	movs	r7, #0
 8009294:	e01f      	b.n	80092d6 <__kernel_rem_pio2+0xbe>
 8009296:	42ef      	cmn	r7, r5
 8009298:	d407      	bmi.n	80092aa <__kernel_rem_pio2+0x92>
 800929a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800929e:	f7f7 f8ed 	bl	800047c <__aeabi_i2d>
 80092a2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80092a6:	3501      	adds	r5, #1
 80092a8:	e7df      	b.n	800926a <__kernel_rem_pio2+0x52>
 80092aa:	ec51 0b18 	vmov	r0, r1, d8
 80092ae:	e7f8      	b.n	80092a2 <__kernel_rem_pio2+0x8a>
 80092b0:	9906      	ldr	r1, [sp, #24]
 80092b2:	9d02      	ldr	r5, [sp, #8]
 80092b4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80092b8:	9106      	str	r1, [sp, #24]
 80092ba:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80092be:	9502      	str	r5, [sp, #8]
 80092c0:	f7f7 f946 	bl	8000550 <__aeabi_dmul>
 80092c4:	4602      	mov	r2, r0
 80092c6:	460b      	mov	r3, r1
 80092c8:	4640      	mov	r0, r8
 80092ca:	4649      	mov	r1, r9
 80092cc:	f7f6 ff8a 	bl	80001e4 <__adddf3>
 80092d0:	3701      	adds	r7, #1
 80092d2:	4680      	mov	r8, r0
 80092d4:	4689      	mov	r9, r1
 80092d6:	9b07      	ldr	r3, [sp, #28]
 80092d8:	429f      	cmp	r7, r3
 80092da:	dde9      	ble.n	80092b0 <__kernel_rem_pio2+0x98>
 80092dc:	e8eb 8902 	strd	r8, r9, [fp], #8
 80092e0:	3601      	adds	r6, #1
 80092e2:	e7c9      	b.n	8009278 <__kernel_rem_pio2+0x60>
 80092e4:	9b04      	ldr	r3, [sp, #16]
 80092e6:	aa0e      	add	r2, sp, #56	; 0x38
 80092e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80092ec:	930c      	str	r3, [sp, #48]	; 0x30
 80092ee:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80092f0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80092f4:	9c04      	ldr	r4, [sp, #16]
 80092f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80092f8:	ab9a      	add	r3, sp, #616	; 0x268
 80092fa:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80092fe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009302:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009306:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800930a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800930e:	ab9a      	add	r3, sp, #616	; 0x268
 8009310:	445b      	add	r3, fp
 8009312:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8009316:	2500      	movs	r5, #0
 8009318:	1b63      	subs	r3, r4, r5
 800931a:	2b00      	cmp	r3, #0
 800931c:	dc78      	bgt.n	8009410 <__kernel_rem_pio2+0x1f8>
 800931e:	4650      	mov	r0, sl
 8009320:	ec49 8b10 	vmov	d0, r8, r9
 8009324:	f000 fc00 	bl	8009b28 <scalbn>
 8009328:	ec57 6b10 	vmov	r6, r7, d0
 800932c:	2200      	movs	r2, #0
 800932e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009332:	ee10 0a10 	vmov	r0, s0
 8009336:	4639      	mov	r1, r7
 8009338:	f7f7 f90a 	bl	8000550 <__aeabi_dmul>
 800933c:	ec41 0b10 	vmov	d0, r0, r1
 8009340:	f000 fb6e 	bl	8009a20 <floor>
 8009344:	2200      	movs	r2, #0
 8009346:	ec51 0b10 	vmov	r0, r1, d0
 800934a:	4b7e      	ldr	r3, [pc, #504]	; (8009544 <__kernel_rem_pio2+0x32c>)
 800934c:	f7f7 f900 	bl	8000550 <__aeabi_dmul>
 8009350:	4602      	mov	r2, r0
 8009352:	460b      	mov	r3, r1
 8009354:	4630      	mov	r0, r6
 8009356:	4639      	mov	r1, r7
 8009358:	f7f6 ff42 	bl	80001e0 <__aeabi_dsub>
 800935c:	460f      	mov	r7, r1
 800935e:	4606      	mov	r6, r0
 8009360:	f7f7 fb90 	bl	8000a84 <__aeabi_d2iz>
 8009364:	9006      	str	r0, [sp, #24]
 8009366:	f7f7 f889 	bl	800047c <__aeabi_i2d>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4630      	mov	r0, r6
 8009370:	4639      	mov	r1, r7
 8009372:	f7f6 ff35 	bl	80001e0 <__aeabi_dsub>
 8009376:	f1ba 0f00 	cmp.w	sl, #0
 800937a:	4606      	mov	r6, r0
 800937c:	460f      	mov	r7, r1
 800937e:	dd6c      	ble.n	800945a <__kernel_rem_pio2+0x242>
 8009380:	1e62      	subs	r2, r4, #1
 8009382:	ab0e      	add	r3, sp, #56	; 0x38
 8009384:	f1ca 0118 	rsb	r1, sl, #24
 8009388:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800938c:	9d06      	ldr	r5, [sp, #24]
 800938e:	fa40 f301 	asr.w	r3, r0, r1
 8009392:	441d      	add	r5, r3
 8009394:	408b      	lsls	r3, r1
 8009396:	1ac0      	subs	r0, r0, r3
 8009398:	ab0e      	add	r3, sp, #56	; 0x38
 800939a:	9506      	str	r5, [sp, #24]
 800939c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80093a0:	f1ca 0317 	rsb	r3, sl, #23
 80093a4:	fa40 f303 	asr.w	r3, r0, r3
 80093a8:	9302      	str	r3, [sp, #8]
 80093aa:	9b02      	ldr	r3, [sp, #8]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	dd62      	ble.n	8009476 <__kernel_rem_pio2+0x25e>
 80093b0:	9b06      	ldr	r3, [sp, #24]
 80093b2:	2200      	movs	r2, #0
 80093b4:	3301      	adds	r3, #1
 80093b6:	9306      	str	r3, [sp, #24]
 80093b8:	4615      	mov	r5, r2
 80093ba:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80093be:	4294      	cmp	r4, r2
 80093c0:	f300 8095 	bgt.w	80094ee <__kernel_rem_pio2+0x2d6>
 80093c4:	f1ba 0f00 	cmp.w	sl, #0
 80093c8:	dd07      	ble.n	80093da <__kernel_rem_pio2+0x1c2>
 80093ca:	f1ba 0f01 	cmp.w	sl, #1
 80093ce:	f000 80a2 	beq.w	8009516 <__kernel_rem_pio2+0x2fe>
 80093d2:	f1ba 0f02 	cmp.w	sl, #2
 80093d6:	f000 80c1 	beq.w	800955c <__kernel_rem_pio2+0x344>
 80093da:	9b02      	ldr	r3, [sp, #8]
 80093dc:	2b02      	cmp	r3, #2
 80093de:	d14a      	bne.n	8009476 <__kernel_rem_pio2+0x25e>
 80093e0:	4632      	mov	r2, r6
 80093e2:	463b      	mov	r3, r7
 80093e4:	2000      	movs	r0, #0
 80093e6:	4958      	ldr	r1, [pc, #352]	; (8009548 <__kernel_rem_pio2+0x330>)
 80093e8:	f7f6 fefa 	bl	80001e0 <__aeabi_dsub>
 80093ec:	4606      	mov	r6, r0
 80093ee:	460f      	mov	r7, r1
 80093f0:	2d00      	cmp	r5, #0
 80093f2:	d040      	beq.n	8009476 <__kernel_rem_pio2+0x25e>
 80093f4:	4650      	mov	r0, sl
 80093f6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8009538 <__kernel_rem_pio2+0x320>
 80093fa:	f000 fb95 	bl	8009b28 <scalbn>
 80093fe:	4630      	mov	r0, r6
 8009400:	4639      	mov	r1, r7
 8009402:	ec53 2b10 	vmov	r2, r3, d0
 8009406:	f7f6 feeb 	bl	80001e0 <__aeabi_dsub>
 800940a:	4606      	mov	r6, r0
 800940c:	460f      	mov	r7, r1
 800940e:	e032      	b.n	8009476 <__kernel_rem_pio2+0x25e>
 8009410:	2200      	movs	r2, #0
 8009412:	4b4e      	ldr	r3, [pc, #312]	; (800954c <__kernel_rem_pio2+0x334>)
 8009414:	4640      	mov	r0, r8
 8009416:	4649      	mov	r1, r9
 8009418:	f7f7 f89a 	bl	8000550 <__aeabi_dmul>
 800941c:	f7f7 fb32 	bl	8000a84 <__aeabi_d2iz>
 8009420:	f7f7 f82c 	bl	800047c <__aeabi_i2d>
 8009424:	2200      	movs	r2, #0
 8009426:	4b4a      	ldr	r3, [pc, #296]	; (8009550 <__kernel_rem_pio2+0x338>)
 8009428:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800942c:	f7f7 f890 	bl	8000550 <__aeabi_dmul>
 8009430:	4602      	mov	r2, r0
 8009432:	460b      	mov	r3, r1
 8009434:	4640      	mov	r0, r8
 8009436:	4649      	mov	r1, r9
 8009438:	f7f6 fed2 	bl	80001e0 <__aeabi_dsub>
 800943c:	f7f7 fb22 	bl	8000a84 <__aeabi_d2iz>
 8009440:	ab0e      	add	r3, sp, #56	; 0x38
 8009442:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8009446:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800944a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800944e:	f7f6 fec9 	bl	80001e4 <__adddf3>
 8009452:	3501      	adds	r5, #1
 8009454:	4680      	mov	r8, r0
 8009456:	4689      	mov	r9, r1
 8009458:	e75e      	b.n	8009318 <__kernel_rem_pio2+0x100>
 800945a:	d105      	bne.n	8009468 <__kernel_rem_pio2+0x250>
 800945c:	1e63      	subs	r3, r4, #1
 800945e:	aa0e      	add	r2, sp, #56	; 0x38
 8009460:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009464:	15c3      	asrs	r3, r0, #23
 8009466:	e79f      	b.n	80093a8 <__kernel_rem_pio2+0x190>
 8009468:	2200      	movs	r2, #0
 800946a:	4b3a      	ldr	r3, [pc, #232]	; (8009554 <__kernel_rem_pio2+0x33c>)
 800946c:	f7f7 faf6 	bl	8000a5c <__aeabi_dcmpge>
 8009470:	2800      	cmp	r0, #0
 8009472:	d139      	bne.n	80094e8 <__kernel_rem_pio2+0x2d0>
 8009474:	9002      	str	r0, [sp, #8]
 8009476:	2200      	movs	r2, #0
 8009478:	2300      	movs	r3, #0
 800947a:	4630      	mov	r0, r6
 800947c:	4639      	mov	r1, r7
 800947e:	f7f7 facf 	bl	8000a20 <__aeabi_dcmpeq>
 8009482:	2800      	cmp	r0, #0
 8009484:	f000 80c7 	beq.w	8009616 <__kernel_rem_pio2+0x3fe>
 8009488:	1e65      	subs	r5, r4, #1
 800948a:	462b      	mov	r3, r5
 800948c:	2200      	movs	r2, #0
 800948e:	9904      	ldr	r1, [sp, #16]
 8009490:	428b      	cmp	r3, r1
 8009492:	da6a      	bge.n	800956a <__kernel_rem_pio2+0x352>
 8009494:	2a00      	cmp	r2, #0
 8009496:	f000 8088 	beq.w	80095aa <__kernel_rem_pio2+0x392>
 800949a:	ab0e      	add	r3, sp, #56	; 0x38
 800949c:	f1aa 0a18 	sub.w	sl, sl, #24
 80094a0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	f000 80b4 	beq.w	8009612 <__kernel_rem_pio2+0x3fa>
 80094aa:	4650      	mov	r0, sl
 80094ac:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8009538 <__kernel_rem_pio2+0x320>
 80094b0:	f000 fb3a 	bl	8009b28 <scalbn>
 80094b4:	00ec      	lsls	r4, r5, #3
 80094b6:	ab72      	add	r3, sp, #456	; 0x1c8
 80094b8:	191e      	adds	r6, r3, r4
 80094ba:	ec59 8b10 	vmov	r8, r9, d0
 80094be:	f106 0a08 	add.w	sl, r6, #8
 80094c2:	462f      	mov	r7, r5
 80094c4:	2f00      	cmp	r7, #0
 80094c6:	f280 80df 	bge.w	8009688 <__kernel_rem_pio2+0x470>
 80094ca:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8009530 <__kernel_rem_pio2+0x318>
 80094ce:	f04f 0a00 	mov.w	sl, #0
 80094d2:	eba5 030a 	sub.w	r3, r5, sl
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	f2c0 810a 	blt.w	80096f0 <__kernel_rem_pio2+0x4d8>
 80094dc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8009558 <__kernel_rem_pio2+0x340>
 80094e0:	ec59 8b18 	vmov	r8, r9, d8
 80094e4:	2700      	movs	r7, #0
 80094e6:	e0f5      	b.n	80096d4 <__kernel_rem_pio2+0x4bc>
 80094e8:	2302      	movs	r3, #2
 80094ea:	9302      	str	r3, [sp, #8]
 80094ec:	e760      	b.n	80093b0 <__kernel_rem_pio2+0x198>
 80094ee:	ab0e      	add	r3, sp, #56	; 0x38
 80094f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f4:	b94d      	cbnz	r5, 800950a <__kernel_rem_pio2+0x2f2>
 80094f6:	b12b      	cbz	r3, 8009504 <__kernel_rem_pio2+0x2ec>
 80094f8:	a80e      	add	r0, sp, #56	; 0x38
 80094fa:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80094fe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8009502:	2301      	movs	r3, #1
 8009504:	3201      	adds	r2, #1
 8009506:	461d      	mov	r5, r3
 8009508:	e759      	b.n	80093be <__kernel_rem_pio2+0x1a6>
 800950a:	a80e      	add	r0, sp, #56	; 0x38
 800950c:	1acb      	subs	r3, r1, r3
 800950e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8009512:	462b      	mov	r3, r5
 8009514:	e7f6      	b.n	8009504 <__kernel_rem_pio2+0x2ec>
 8009516:	1e62      	subs	r2, r4, #1
 8009518:	ab0e      	add	r3, sp, #56	; 0x38
 800951a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800951e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009522:	a90e      	add	r1, sp, #56	; 0x38
 8009524:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009528:	e757      	b.n	80093da <__kernel_rem_pio2+0x1c2>
 800952a:	bf00      	nop
 800952c:	f3af 8000 	nop.w
	...
 800953c:	3ff00000 	.word	0x3ff00000
 8009540:	08009ed0 	.word	0x08009ed0
 8009544:	40200000 	.word	0x40200000
 8009548:	3ff00000 	.word	0x3ff00000
 800954c:	3e700000 	.word	0x3e700000
 8009550:	41700000 	.word	0x41700000
 8009554:	3fe00000 	.word	0x3fe00000
 8009558:	08009e90 	.word	0x08009e90
 800955c:	1e62      	subs	r2, r4, #1
 800955e:	ab0e      	add	r3, sp, #56	; 0x38
 8009560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009564:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009568:	e7db      	b.n	8009522 <__kernel_rem_pio2+0x30a>
 800956a:	a90e      	add	r1, sp, #56	; 0x38
 800956c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009570:	3b01      	subs	r3, #1
 8009572:	430a      	orrs	r2, r1
 8009574:	e78b      	b.n	800948e <__kernel_rem_pio2+0x276>
 8009576:	3301      	adds	r3, #1
 8009578:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800957c:	2900      	cmp	r1, #0
 800957e:	d0fa      	beq.n	8009576 <__kernel_rem_pio2+0x35e>
 8009580:	9a08      	ldr	r2, [sp, #32]
 8009582:	4422      	add	r2, r4
 8009584:	00d2      	lsls	r2, r2, #3
 8009586:	a922      	add	r1, sp, #136	; 0x88
 8009588:	18e3      	adds	r3, r4, r3
 800958a:	9206      	str	r2, [sp, #24]
 800958c:	440a      	add	r2, r1
 800958e:	9302      	str	r3, [sp, #8]
 8009590:	f10b 0108 	add.w	r1, fp, #8
 8009594:	f102 0308 	add.w	r3, r2, #8
 8009598:	1c66      	adds	r6, r4, #1
 800959a:	910a      	str	r1, [sp, #40]	; 0x28
 800959c:	2500      	movs	r5, #0
 800959e:	930d      	str	r3, [sp, #52]	; 0x34
 80095a0:	9b02      	ldr	r3, [sp, #8]
 80095a2:	42b3      	cmp	r3, r6
 80095a4:	da04      	bge.n	80095b0 <__kernel_rem_pio2+0x398>
 80095a6:	461c      	mov	r4, r3
 80095a8:	e6a6      	b.n	80092f8 <__kernel_rem_pio2+0xe0>
 80095aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80095ac:	2301      	movs	r3, #1
 80095ae:	e7e3      	b.n	8009578 <__kernel_rem_pio2+0x360>
 80095b0:	9b06      	ldr	r3, [sp, #24]
 80095b2:	18ef      	adds	r7, r5, r3
 80095b4:	ab22      	add	r3, sp, #136	; 0x88
 80095b6:	441f      	add	r7, r3
 80095b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80095be:	f7f6 ff5d 	bl	800047c <__aeabi_i2d>
 80095c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095c4:	461c      	mov	r4, r3
 80095c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095c8:	e9c7 0100 	strd	r0, r1, [r7]
 80095cc:	eb03 0b05 	add.w	fp, r3, r5
 80095d0:	2700      	movs	r7, #0
 80095d2:	f04f 0800 	mov.w	r8, #0
 80095d6:	f04f 0900 	mov.w	r9, #0
 80095da:	9b07      	ldr	r3, [sp, #28]
 80095dc:	429f      	cmp	r7, r3
 80095de:	dd08      	ble.n	80095f2 <__kernel_rem_pio2+0x3da>
 80095e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095e2:	aa72      	add	r2, sp, #456	; 0x1c8
 80095e4:	18eb      	adds	r3, r5, r3
 80095e6:	4413      	add	r3, r2
 80095e8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80095ec:	3601      	adds	r6, #1
 80095ee:	3508      	adds	r5, #8
 80095f0:	e7d6      	b.n	80095a0 <__kernel_rem_pio2+0x388>
 80095f2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80095f6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80095fa:	f7f6 ffa9 	bl	8000550 <__aeabi_dmul>
 80095fe:	4602      	mov	r2, r0
 8009600:	460b      	mov	r3, r1
 8009602:	4640      	mov	r0, r8
 8009604:	4649      	mov	r1, r9
 8009606:	f7f6 fded 	bl	80001e4 <__adddf3>
 800960a:	3701      	adds	r7, #1
 800960c:	4680      	mov	r8, r0
 800960e:	4689      	mov	r9, r1
 8009610:	e7e3      	b.n	80095da <__kernel_rem_pio2+0x3c2>
 8009612:	3d01      	subs	r5, #1
 8009614:	e741      	b.n	800949a <__kernel_rem_pio2+0x282>
 8009616:	f1ca 0000 	rsb	r0, sl, #0
 800961a:	ec47 6b10 	vmov	d0, r6, r7
 800961e:	f000 fa83 	bl	8009b28 <scalbn>
 8009622:	ec57 6b10 	vmov	r6, r7, d0
 8009626:	2200      	movs	r2, #0
 8009628:	4b99      	ldr	r3, [pc, #612]	; (8009890 <__kernel_rem_pio2+0x678>)
 800962a:	ee10 0a10 	vmov	r0, s0
 800962e:	4639      	mov	r1, r7
 8009630:	f7f7 fa14 	bl	8000a5c <__aeabi_dcmpge>
 8009634:	b1f8      	cbz	r0, 8009676 <__kernel_rem_pio2+0x45e>
 8009636:	2200      	movs	r2, #0
 8009638:	4b96      	ldr	r3, [pc, #600]	; (8009894 <__kernel_rem_pio2+0x67c>)
 800963a:	4630      	mov	r0, r6
 800963c:	4639      	mov	r1, r7
 800963e:	f7f6 ff87 	bl	8000550 <__aeabi_dmul>
 8009642:	f7f7 fa1f 	bl	8000a84 <__aeabi_d2iz>
 8009646:	4680      	mov	r8, r0
 8009648:	f7f6 ff18 	bl	800047c <__aeabi_i2d>
 800964c:	2200      	movs	r2, #0
 800964e:	4b90      	ldr	r3, [pc, #576]	; (8009890 <__kernel_rem_pio2+0x678>)
 8009650:	f7f6 ff7e 	bl	8000550 <__aeabi_dmul>
 8009654:	460b      	mov	r3, r1
 8009656:	4602      	mov	r2, r0
 8009658:	4639      	mov	r1, r7
 800965a:	4630      	mov	r0, r6
 800965c:	f7f6 fdc0 	bl	80001e0 <__aeabi_dsub>
 8009660:	f7f7 fa10 	bl	8000a84 <__aeabi_d2iz>
 8009664:	1c65      	adds	r5, r4, #1
 8009666:	ab0e      	add	r3, sp, #56	; 0x38
 8009668:	f10a 0a18 	add.w	sl, sl, #24
 800966c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009670:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8009674:	e719      	b.n	80094aa <__kernel_rem_pio2+0x292>
 8009676:	4630      	mov	r0, r6
 8009678:	4639      	mov	r1, r7
 800967a:	f7f7 fa03 	bl	8000a84 <__aeabi_d2iz>
 800967e:	ab0e      	add	r3, sp, #56	; 0x38
 8009680:	4625      	mov	r5, r4
 8009682:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009686:	e710      	b.n	80094aa <__kernel_rem_pio2+0x292>
 8009688:	ab0e      	add	r3, sp, #56	; 0x38
 800968a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800968e:	f7f6 fef5 	bl	800047c <__aeabi_i2d>
 8009692:	4642      	mov	r2, r8
 8009694:	464b      	mov	r3, r9
 8009696:	f7f6 ff5b 	bl	8000550 <__aeabi_dmul>
 800969a:	2200      	movs	r2, #0
 800969c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80096a0:	4b7c      	ldr	r3, [pc, #496]	; (8009894 <__kernel_rem_pio2+0x67c>)
 80096a2:	4640      	mov	r0, r8
 80096a4:	4649      	mov	r1, r9
 80096a6:	f7f6 ff53 	bl	8000550 <__aeabi_dmul>
 80096aa:	3f01      	subs	r7, #1
 80096ac:	4680      	mov	r8, r0
 80096ae:	4689      	mov	r9, r1
 80096b0:	e708      	b.n	80094c4 <__kernel_rem_pio2+0x2ac>
 80096b2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80096b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ba:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80096be:	f7f6 ff47 	bl	8000550 <__aeabi_dmul>
 80096c2:	4602      	mov	r2, r0
 80096c4:	460b      	mov	r3, r1
 80096c6:	4640      	mov	r0, r8
 80096c8:	4649      	mov	r1, r9
 80096ca:	f7f6 fd8b 	bl	80001e4 <__adddf3>
 80096ce:	3701      	adds	r7, #1
 80096d0:	4680      	mov	r8, r0
 80096d2:	4689      	mov	r9, r1
 80096d4:	9b04      	ldr	r3, [sp, #16]
 80096d6:	429f      	cmp	r7, r3
 80096d8:	dc01      	bgt.n	80096de <__kernel_rem_pio2+0x4c6>
 80096da:	45ba      	cmp	sl, r7
 80096dc:	dae9      	bge.n	80096b2 <__kernel_rem_pio2+0x49a>
 80096de:	ab4a      	add	r3, sp, #296	; 0x128
 80096e0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80096e4:	e9c3 8900 	strd	r8, r9, [r3]
 80096e8:	f10a 0a01 	add.w	sl, sl, #1
 80096ec:	3e08      	subs	r6, #8
 80096ee:	e6f0      	b.n	80094d2 <__kernel_rem_pio2+0x2ba>
 80096f0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80096f2:	2b03      	cmp	r3, #3
 80096f4:	d85b      	bhi.n	80097ae <__kernel_rem_pio2+0x596>
 80096f6:	e8df f003 	tbb	[pc, r3]
 80096fa:	264a      	.short	0x264a
 80096fc:	0226      	.short	0x0226
 80096fe:	ab9a      	add	r3, sp, #616	; 0x268
 8009700:	441c      	add	r4, r3
 8009702:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8009706:	46a2      	mov	sl, r4
 8009708:	46ab      	mov	fp, r5
 800970a:	f1bb 0f00 	cmp.w	fp, #0
 800970e:	dc6c      	bgt.n	80097ea <__kernel_rem_pio2+0x5d2>
 8009710:	46a2      	mov	sl, r4
 8009712:	46ab      	mov	fp, r5
 8009714:	f1bb 0f01 	cmp.w	fp, #1
 8009718:	f300 8086 	bgt.w	8009828 <__kernel_rem_pio2+0x610>
 800971c:	2000      	movs	r0, #0
 800971e:	2100      	movs	r1, #0
 8009720:	2d01      	cmp	r5, #1
 8009722:	f300 80a0 	bgt.w	8009866 <__kernel_rem_pio2+0x64e>
 8009726:	9b02      	ldr	r3, [sp, #8]
 8009728:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800972c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8009730:	2b00      	cmp	r3, #0
 8009732:	f040 809e 	bne.w	8009872 <__kernel_rem_pio2+0x65a>
 8009736:	9b01      	ldr	r3, [sp, #4]
 8009738:	e9c3 7800 	strd	r7, r8, [r3]
 800973c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8009740:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009744:	e033      	b.n	80097ae <__kernel_rem_pio2+0x596>
 8009746:	3408      	adds	r4, #8
 8009748:	ab4a      	add	r3, sp, #296	; 0x128
 800974a:	441c      	add	r4, r3
 800974c:	462e      	mov	r6, r5
 800974e:	2000      	movs	r0, #0
 8009750:	2100      	movs	r1, #0
 8009752:	2e00      	cmp	r6, #0
 8009754:	da3a      	bge.n	80097cc <__kernel_rem_pio2+0x5b4>
 8009756:	9b02      	ldr	r3, [sp, #8]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d03d      	beq.n	80097d8 <__kernel_rem_pio2+0x5c0>
 800975c:	4602      	mov	r2, r0
 800975e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009762:	9c01      	ldr	r4, [sp, #4]
 8009764:	e9c4 2300 	strd	r2, r3, [r4]
 8009768:	4602      	mov	r2, r0
 800976a:	460b      	mov	r3, r1
 800976c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8009770:	f7f6 fd36 	bl	80001e0 <__aeabi_dsub>
 8009774:	ae4c      	add	r6, sp, #304	; 0x130
 8009776:	2401      	movs	r4, #1
 8009778:	42a5      	cmp	r5, r4
 800977a:	da30      	bge.n	80097de <__kernel_rem_pio2+0x5c6>
 800977c:	9b02      	ldr	r3, [sp, #8]
 800977e:	b113      	cbz	r3, 8009786 <__kernel_rem_pio2+0x56e>
 8009780:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009784:	4619      	mov	r1, r3
 8009786:	9b01      	ldr	r3, [sp, #4]
 8009788:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800978c:	e00f      	b.n	80097ae <__kernel_rem_pio2+0x596>
 800978e:	ab9a      	add	r3, sp, #616	; 0x268
 8009790:	441c      	add	r4, r3
 8009792:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8009796:	2000      	movs	r0, #0
 8009798:	2100      	movs	r1, #0
 800979a:	2d00      	cmp	r5, #0
 800979c:	da10      	bge.n	80097c0 <__kernel_rem_pio2+0x5a8>
 800979e:	9b02      	ldr	r3, [sp, #8]
 80097a0:	b113      	cbz	r3, 80097a8 <__kernel_rem_pio2+0x590>
 80097a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80097a6:	4619      	mov	r1, r3
 80097a8:	9b01      	ldr	r3, [sp, #4]
 80097aa:	e9c3 0100 	strd	r0, r1, [r3]
 80097ae:	9b06      	ldr	r3, [sp, #24]
 80097b0:	f003 0007 	and.w	r0, r3, #7
 80097b4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80097b8:	ecbd 8b02 	vpop	{d8}
 80097bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80097c4:	f7f6 fd0e 	bl	80001e4 <__adddf3>
 80097c8:	3d01      	subs	r5, #1
 80097ca:	e7e6      	b.n	800979a <__kernel_rem_pio2+0x582>
 80097cc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80097d0:	f7f6 fd08 	bl	80001e4 <__adddf3>
 80097d4:	3e01      	subs	r6, #1
 80097d6:	e7bc      	b.n	8009752 <__kernel_rem_pio2+0x53a>
 80097d8:	4602      	mov	r2, r0
 80097da:	460b      	mov	r3, r1
 80097dc:	e7c1      	b.n	8009762 <__kernel_rem_pio2+0x54a>
 80097de:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80097e2:	f7f6 fcff 	bl	80001e4 <__adddf3>
 80097e6:	3401      	adds	r4, #1
 80097e8:	e7c6      	b.n	8009778 <__kernel_rem_pio2+0x560>
 80097ea:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80097ee:	ed3a 7b02 	vldmdb	sl!, {d7}
 80097f2:	4640      	mov	r0, r8
 80097f4:	ec53 2b17 	vmov	r2, r3, d7
 80097f8:	4649      	mov	r1, r9
 80097fa:	ed8d 7b04 	vstr	d7, [sp, #16]
 80097fe:	f7f6 fcf1 	bl	80001e4 <__adddf3>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	4606      	mov	r6, r0
 8009808:	460f      	mov	r7, r1
 800980a:	4640      	mov	r0, r8
 800980c:	4649      	mov	r1, r9
 800980e:	f7f6 fce7 	bl	80001e0 <__aeabi_dsub>
 8009812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009816:	f7f6 fce5 	bl	80001e4 <__adddf3>
 800981a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800981e:	e9ca 0100 	strd	r0, r1, [sl]
 8009822:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8009826:	e770      	b.n	800970a <__kernel_rem_pio2+0x4f2>
 8009828:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800982c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8009830:	4630      	mov	r0, r6
 8009832:	ec53 2b17 	vmov	r2, r3, d7
 8009836:	4639      	mov	r1, r7
 8009838:	ed8d 7b04 	vstr	d7, [sp, #16]
 800983c:	f7f6 fcd2 	bl	80001e4 <__adddf3>
 8009840:	4602      	mov	r2, r0
 8009842:	460b      	mov	r3, r1
 8009844:	4680      	mov	r8, r0
 8009846:	4689      	mov	r9, r1
 8009848:	4630      	mov	r0, r6
 800984a:	4639      	mov	r1, r7
 800984c:	f7f6 fcc8 	bl	80001e0 <__aeabi_dsub>
 8009850:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009854:	f7f6 fcc6 	bl	80001e4 <__adddf3>
 8009858:	f10b 3bff 	add.w	fp, fp, #4294967295
 800985c:	e9ca 0100 	strd	r0, r1, [sl]
 8009860:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8009864:	e756      	b.n	8009714 <__kernel_rem_pio2+0x4fc>
 8009866:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800986a:	f7f6 fcbb 	bl	80001e4 <__adddf3>
 800986e:	3d01      	subs	r5, #1
 8009870:	e756      	b.n	8009720 <__kernel_rem_pio2+0x508>
 8009872:	9b01      	ldr	r3, [sp, #4]
 8009874:	9a01      	ldr	r2, [sp, #4]
 8009876:	601f      	str	r7, [r3, #0]
 8009878:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800987c:	605c      	str	r4, [r3, #4]
 800987e:	609d      	str	r5, [r3, #8]
 8009880:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009884:	60d3      	str	r3, [r2, #12]
 8009886:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800988a:	6110      	str	r0, [r2, #16]
 800988c:	6153      	str	r3, [r2, #20]
 800988e:	e78e      	b.n	80097ae <__kernel_rem_pio2+0x596>
 8009890:	41700000 	.word	0x41700000
 8009894:	3e700000 	.word	0x3e700000

08009898 <__kernel_sin>:
 8009898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800989c:	ec55 4b10 	vmov	r4, r5, d0
 80098a0:	b085      	sub	sp, #20
 80098a2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80098a6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80098aa:	ed8d 1b00 	vstr	d1, [sp]
 80098ae:	9002      	str	r0, [sp, #8]
 80098b0:	da06      	bge.n	80098c0 <__kernel_sin+0x28>
 80098b2:	ee10 0a10 	vmov	r0, s0
 80098b6:	4629      	mov	r1, r5
 80098b8:	f7f7 f8e4 	bl	8000a84 <__aeabi_d2iz>
 80098bc:	2800      	cmp	r0, #0
 80098be:	d051      	beq.n	8009964 <__kernel_sin+0xcc>
 80098c0:	4622      	mov	r2, r4
 80098c2:	462b      	mov	r3, r5
 80098c4:	4620      	mov	r0, r4
 80098c6:	4629      	mov	r1, r5
 80098c8:	f7f6 fe42 	bl	8000550 <__aeabi_dmul>
 80098cc:	4682      	mov	sl, r0
 80098ce:	468b      	mov	fp, r1
 80098d0:	4602      	mov	r2, r0
 80098d2:	460b      	mov	r3, r1
 80098d4:	4620      	mov	r0, r4
 80098d6:	4629      	mov	r1, r5
 80098d8:	f7f6 fe3a 	bl	8000550 <__aeabi_dmul>
 80098dc:	a341      	add	r3, pc, #260	; (adr r3, 80099e4 <__kernel_sin+0x14c>)
 80098de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e2:	4680      	mov	r8, r0
 80098e4:	4689      	mov	r9, r1
 80098e6:	4650      	mov	r0, sl
 80098e8:	4659      	mov	r1, fp
 80098ea:	f7f6 fe31 	bl	8000550 <__aeabi_dmul>
 80098ee:	a33f      	add	r3, pc, #252	; (adr r3, 80099ec <__kernel_sin+0x154>)
 80098f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f4:	f7f6 fc74 	bl	80001e0 <__aeabi_dsub>
 80098f8:	4652      	mov	r2, sl
 80098fa:	465b      	mov	r3, fp
 80098fc:	f7f6 fe28 	bl	8000550 <__aeabi_dmul>
 8009900:	a33c      	add	r3, pc, #240	; (adr r3, 80099f4 <__kernel_sin+0x15c>)
 8009902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009906:	f7f6 fc6d 	bl	80001e4 <__adddf3>
 800990a:	4652      	mov	r2, sl
 800990c:	465b      	mov	r3, fp
 800990e:	f7f6 fe1f 	bl	8000550 <__aeabi_dmul>
 8009912:	a33a      	add	r3, pc, #232	; (adr r3, 80099fc <__kernel_sin+0x164>)
 8009914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009918:	f7f6 fc62 	bl	80001e0 <__aeabi_dsub>
 800991c:	4652      	mov	r2, sl
 800991e:	465b      	mov	r3, fp
 8009920:	f7f6 fe16 	bl	8000550 <__aeabi_dmul>
 8009924:	a337      	add	r3, pc, #220	; (adr r3, 8009a04 <__kernel_sin+0x16c>)
 8009926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992a:	f7f6 fc5b 	bl	80001e4 <__adddf3>
 800992e:	9b02      	ldr	r3, [sp, #8]
 8009930:	4606      	mov	r6, r0
 8009932:	460f      	mov	r7, r1
 8009934:	b9db      	cbnz	r3, 800996e <__kernel_sin+0xd6>
 8009936:	4602      	mov	r2, r0
 8009938:	460b      	mov	r3, r1
 800993a:	4650      	mov	r0, sl
 800993c:	4659      	mov	r1, fp
 800993e:	f7f6 fe07 	bl	8000550 <__aeabi_dmul>
 8009942:	a325      	add	r3, pc, #148	; (adr r3, 80099d8 <__kernel_sin+0x140>)
 8009944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009948:	f7f6 fc4a 	bl	80001e0 <__aeabi_dsub>
 800994c:	4642      	mov	r2, r8
 800994e:	464b      	mov	r3, r9
 8009950:	f7f6 fdfe 	bl	8000550 <__aeabi_dmul>
 8009954:	4602      	mov	r2, r0
 8009956:	460b      	mov	r3, r1
 8009958:	4620      	mov	r0, r4
 800995a:	4629      	mov	r1, r5
 800995c:	f7f6 fc42 	bl	80001e4 <__adddf3>
 8009960:	4604      	mov	r4, r0
 8009962:	460d      	mov	r5, r1
 8009964:	ec45 4b10 	vmov	d0, r4, r5
 8009968:	b005      	add	sp, #20
 800996a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800996e:	2200      	movs	r2, #0
 8009970:	4b1b      	ldr	r3, [pc, #108]	; (80099e0 <__kernel_sin+0x148>)
 8009972:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009976:	f7f6 fdeb 	bl	8000550 <__aeabi_dmul>
 800997a:	4632      	mov	r2, r6
 800997c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009980:	463b      	mov	r3, r7
 8009982:	4640      	mov	r0, r8
 8009984:	4649      	mov	r1, r9
 8009986:	f7f6 fde3 	bl	8000550 <__aeabi_dmul>
 800998a:	4602      	mov	r2, r0
 800998c:	460b      	mov	r3, r1
 800998e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009992:	f7f6 fc25 	bl	80001e0 <__aeabi_dsub>
 8009996:	4652      	mov	r2, sl
 8009998:	465b      	mov	r3, fp
 800999a:	f7f6 fdd9 	bl	8000550 <__aeabi_dmul>
 800999e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099a2:	f7f6 fc1d 	bl	80001e0 <__aeabi_dsub>
 80099a6:	a30c      	add	r3, pc, #48	; (adr r3, 80099d8 <__kernel_sin+0x140>)
 80099a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ac:	4606      	mov	r6, r0
 80099ae:	460f      	mov	r7, r1
 80099b0:	4640      	mov	r0, r8
 80099b2:	4649      	mov	r1, r9
 80099b4:	f7f6 fdcc 	bl	8000550 <__aeabi_dmul>
 80099b8:	4602      	mov	r2, r0
 80099ba:	460b      	mov	r3, r1
 80099bc:	4630      	mov	r0, r6
 80099be:	4639      	mov	r1, r7
 80099c0:	f7f6 fc10 	bl	80001e4 <__adddf3>
 80099c4:	4602      	mov	r2, r0
 80099c6:	460b      	mov	r3, r1
 80099c8:	4620      	mov	r0, r4
 80099ca:	4629      	mov	r1, r5
 80099cc:	f7f6 fc08 	bl	80001e0 <__aeabi_dsub>
 80099d0:	e7c6      	b.n	8009960 <__kernel_sin+0xc8>
 80099d2:	bf00      	nop
 80099d4:	f3af 8000 	nop.w
 80099d8:	55555549 	.word	0x55555549
 80099dc:	3fc55555 	.word	0x3fc55555
 80099e0:	3fe00000 	.word	0x3fe00000
 80099e4:	5acfd57c 	.word	0x5acfd57c
 80099e8:	3de5d93a 	.word	0x3de5d93a
 80099ec:	8a2b9ceb 	.word	0x8a2b9ceb
 80099f0:	3e5ae5e6 	.word	0x3e5ae5e6
 80099f4:	57b1fe7d 	.word	0x57b1fe7d
 80099f8:	3ec71de3 	.word	0x3ec71de3
 80099fc:	19c161d5 	.word	0x19c161d5
 8009a00:	3f2a01a0 	.word	0x3f2a01a0
 8009a04:	1110f8a6 	.word	0x1110f8a6
 8009a08:	3f811111 	.word	0x3f811111

08009a0c <fabs>:
 8009a0c:	ec51 0b10 	vmov	r0, r1, d0
 8009a10:	ee10 2a10 	vmov	r2, s0
 8009a14:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009a18:	ec43 2b10 	vmov	d0, r2, r3
 8009a1c:	4770      	bx	lr
	...

08009a20 <floor>:
 8009a20:	ec51 0b10 	vmov	r0, r1, d0
 8009a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a28:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009a2c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009a30:	2e13      	cmp	r6, #19
 8009a32:	460c      	mov	r4, r1
 8009a34:	ee10 5a10 	vmov	r5, s0
 8009a38:	4680      	mov	r8, r0
 8009a3a:	dc34      	bgt.n	8009aa6 <floor+0x86>
 8009a3c:	2e00      	cmp	r6, #0
 8009a3e:	da16      	bge.n	8009a6e <floor+0x4e>
 8009a40:	a335      	add	r3, pc, #212	; (adr r3, 8009b18 <floor+0xf8>)
 8009a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a46:	f7f6 fbcd 	bl	80001e4 <__adddf3>
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	f7f7 f80f 	bl	8000a70 <__aeabi_dcmpgt>
 8009a52:	b148      	cbz	r0, 8009a68 <floor+0x48>
 8009a54:	2c00      	cmp	r4, #0
 8009a56:	da59      	bge.n	8009b0c <floor+0xec>
 8009a58:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009a5c:	4a30      	ldr	r2, [pc, #192]	; (8009b20 <floor+0x100>)
 8009a5e:	432b      	orrs	r3, r5
 8009a60:	2500      	movs	r5, #0
 8009a62:	42ab      	cmp	r3, r5
 8009a64:	bf18      	it	ne
 8009a66:	4614      	movne	r4, r2
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	e025      	b.n	8009aba <floor+0x9a>
 8009a6e:	4f2d      	ldr	r7, [pc, #180]	; (8009b24 <floor+0x104>)
 8009a70:	4137      	asrs	r7, r6
 8009a72:	ea01 0307 	and.w	r3, r1, r7
 8009a76:	4303      	orrs	r3, r0
 8009a78:	d01f      	beq.n	8009aba <floor+0x9a>
 8009a7a:	a327      	add	r3, pc, #156	; (adr r3, 8009b18 <floor+0xf8>)
 8009a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a80:	f7f6 fbb0 	bl	80001e4 <__adddf3>
 8009a84:	2200      	movs	r2, #0
 8009a86:	2300      	movs	r3, #0
 8009a88:	f7f6 fff2 	bl	8000a70 <__aeabi_dcmpgt>
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	d0eb      	beq.n	8009a68 <floor+0x48>
 8009a90:	2c00      	cmp	r4, #0
 8009a92:	bfbe      	ittt	lt
 8009a94:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009a98:	fa43 f606 	asrlt.w	r6, r3, r6
 8009a9c:	19a4      	addlt	r4, r4, r6
 8009a9e:	ea24 0407 	bic.w	r4, r4, r7
 8009aa2:	2500      	movs	r5, #0
 8009aa4:	e7e0      	b.n	8009a68 <floor+0x48>
 8009aa6:	2e33      	cmp	r6, #51	; 0x33
 8009aa8:	dd0b      	ble.n	8009ac2 <floor+0xa2>
 8009aaa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009aae:	d104      	bne.n	8009aba <floor+0x9a>
 8009ab0:	ee10 2a10 	vmov	r2, s0
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	f7f6 fb95 	bl	80001e4 <__adddf3>
 8009aba:	ec41 0b10 	vmov	d0, r0, r1
 8009abe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8009aca:	fa23 f707 	lsr.w	r7, r3, r7
 8009ace:	4207      	tst	r7, r0
 8009ad0:	d0f3      	beq.n	8009aba <floor+0x9a>
 8009ad2:	a311      	add	r3, pc, #68	; (adr r3, 8009b18 <floor+0xf8>)
 8009ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad8:	f7f6 fb84 	bl	80001e4 <__adddf3>
 8009adc:	2200      	movs	r2, #0
 8009ade:	2300      	movs	r3, #0
 8009ae0:	f7f6 ffc6 	bl	8000a70 <__aeabi_dcmpgt>
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	d0bf      	beq.n	8009a68 <floor+0x48>
 8009ae8:	2c00      	cmp	r4, #0
 8009aea:	da02      	bge.n	8009af2 <floor+0xd2>
 8009aec:	2e14      	cmp	r6, #20
 8009aee:	d103      	bne.n	8009af8 <floor+0xd8>
 8009af0:	3401      	adds	r4, #1
 8009af2:	ea25 0507 	bic.w	r5, r5, r7
 8009af6:	e7b7      	b.n	8009a68 <floor+0x48>
 8009af8:	2301      	movs	r3, #1
 8009afa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009afe:	fa03 f606 	lsl.w	r6, r3, r6
 8009b02:	4435      	add	r5, r6
 8009b04:	4545      	cmp	r5, r8
 8009b06:	bf38      	it	cc
 8009b08:	18e4      	addcc	r4, r4, r3
 8009b0a:	e7f2      	b.n	8009af2 <floor+0xd2>
 8009b0c:	2500      	movs	r5, #0
 8009b0e:	462c      	mov	r4, r5
 8009b10:	e7aa      	b.n	8009a68 <floor+0x48>
 8009b12:	bf00      	nop
 8009b14:	f3af 8000 	nop.w
 8009b18:	8800759c 	.word	0x8800759c
 8009b1c:	7e37e43c 	.word	0x7e37e43c
 8009b20:	bff00000 	.word	0xbff00000
 8009b24:	000fffff 	.word	0x000fffff

08009b28 <scalbn>:
 8009b28:	b570      	push	{r4, r5, r6, lr}
 8009b2a:	ec55 4b10 	vmov	r4, r5, d0
 8009b2e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009b32:	4606      	mov	r6, r0
 8009b34:	462b      	mov	r3, r5
 8009b36:	b9aa      	cbnz	r2, 8009b64 <scalbn+0x3c>
 8009b38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009b3c:	4323      	orrs	r3, r4
 8009b3e:	d03b      	beq.n	8009bb8 <scalbn+0x90>
 8009b40:	4b31      	ldr	r3, [pc, #196]	; (8009c08 <scalbn+0xe0>)
 8009b42:	4629      	mov	r1, r5
 8009b44:	2200      	movs	r2, #0
 8009b46:	ee10 0a10 	vmov	r0, s0
 8009b4a:	f7f6 fd01 	bl	8000550 <__aeabi_dmul>
 8009b4e:	4b2f      	ldr	r3, [pc, #188]	; (8009c0c <scalbn+0xe4>)
 8009b50:	429e      	cmp	r6, r3
 8009b52:	4604      	mov	r4, r0
 8009b54:	460d      	mov	r5, r1
 8009b56:	da12      	bge.n	8009b7e <scalbn+0x56>
 8009b58:	a327      	add	r3, pc, #156	; (adr r3, 8009bf8 <scalbn+0xd0>)
 8009b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5e:	f7f6 fcf7 	bl	8000550 <__aeabi_dmul>
 8009b62:	e009      	b.n	8009b78 <scalbn+0x50>
 8009b64:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009b68:	428a      	cmp	r2, r1
 8009b6a:	d10c      	bne.n	8009b86 <scalbn+0x5e>
 8009b6c:	ee10 2a10 	vmov	r2, s0
 8009b70:	4620      	mov	r0, r4
 8009b72:	4629      	mov	r1, r5
 8009b74:	f7f6 fb36 	bl	80001e4 <__adddf3>
 8009b78:	4604      	mov	r4, r0
 8009b7a:	460d      	mov	r5, r1
 8009b7c:	e01c      	b.n	8009bb8 <scalbn+0x90>
 8009b7e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009b82:	460b      	mov	r3, r1
 8009b84:	3a36      	subs	r2, #54	; 0x36
 8009b86:	4432      	add	r2, r6
 8009b88:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009b8c:	428a      	cmp	r2, r1
 8009b8e:	dd0b      	ble.n	8009ba8 <scalbn+0x80>
 8009b90:	ec45 4b11 	vmov	d1, r4, r5
 8009b94:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009c00 <scalbn+0xd8>
 8009b98:	f000 f83c 	bl	8009c14 <copysign>
 8009b9c:	a318      	add	r3, pc, #96	; (adr r3, 8009c00 <scalbn+0xd8>)
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	ec51 0b10 	vmov	r0, r1, d0
 8009ba6:	e7da      	b.n	8009b5e <scalbn+0x36>
 8009ba8:	2a00      	cmp	r2, #0
 8009baa:	dd08      	ble.n	8009bbe <scalbn+0x96>
 8009bac:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009bb0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009bb4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009bb8:	ec45 4b10 	vmov	d0, r4, r5
 8009bbc:	bd70      	pop	{r4, r5, r6, pc}
 8009bbe:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009bc2:	da0d      	bge.n	8009be0 <scalbn+0xb8>
 8009bc4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009bc8:	429e      	cmp	r6, r3
 8009bca:	ec45 4b11 	vmov	d1, r4, r5
 8009bce:	dce1      	bgt.n	8009b94 <scalbn+0x6c>
 8009bd0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009bf8 <scalbn+0xd0>
 8009bd4:	f000 f81e 	bl	8009c14 <copysign>
 8009bd8:	a307      	add	r3, pc, #28	; (adr r3, 8009bf8 <scalbn+0xd0>)
 8009bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bde:	e7e0      	b.n	8009ba2 <scalbn+0x7a>
 8009be0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009be4:	3236      	adds	r2, #54	; 0x36
 8009be6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009bea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009bee:	4620      	mov	r0, r4
 8009bf0:	4629      	mov	r1, r5
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	4b06      	ldr	r3, [pc, #24]	; (8009c10 <scalbn+0xe8>)
 8009bf6:	e7b2      	b.n	8009b5e <scalbn+0x36>
 8009bf8:	c2f8f359 	.word	0xc2f8f359
 8009bfc:	01a56e1f 	.word	0x01a56e1f
 8009c00:	8800759c 	.word	0x8800759c
 8009c04:	7e37e43c 	.word	0x7e37e43c
 8009c08:	43500000 	.word	0x43500000
 8009c0c:	ffff3cb0 	.word	0xffff3cb0
 8009c10:	3c900000 	.word	0x3c900000

08009c14 <copysign>:
 8009c14:	ec51 0b10 	vmov	r0, r1, d0
 8009c18:	ee11 0a90 	vmov	r0, s3
 8009c1c:	ee10 2a10 	vmov	r2, s0
 8009c20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009c24:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009c28:	ea41 0300 	orr.w	r3, r1, r0
 8009c2c:	ec43 2b10 	vmov	d0, r2, r3
 8009c30:	4770      	bx	lr
	...

08009c34 <_init>:
 8009c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c36:	bf00      	nop
 8009c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c3a:	bc08      	pop	{r3}
 8009c3c:	469e      	mov	lr, r3
 8009c3e:	4770      	bx	lr

08009c40 <_fini>:
 8009c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c42:	bf00      	nop
 8009c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c46:	bc08      	pop	{r3}
 8009c48:	469e      	mov	lr, r3
 8009c4a:	4770      	bx	lr
