Partition Merge report for DE0_Nano
Thu Mar 19 11:56:50 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Thu Mar 19 11:56:50 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE0_Nano                                    ;
; Top-level Entity Name              ; DE0_Nano                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 11,963                                      ;
;     Total combinational functions  ; 7,368                                       ;
;     Dedicated logic registers      ; 7,833                                       ;
; Total registers                    ; 7833                                        ;
; Total pins                         ; 146                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 116,176                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; Source File            ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                    ; Details                                                                                  ;
+-----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[0]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[0]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[10] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[10] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[11] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[11] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[12] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[12] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[13] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[13] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[14] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[14] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[15] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[15] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[16] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[16] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[17] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[17] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[18] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[18] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[19] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[19] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[1]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[1]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[20] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[20] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[21] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[21] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[22] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[22] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[23] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[23] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[24] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[24] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[25] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[25] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[26] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[26] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[27] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[27] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[28] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[28] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[29] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[29] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[2]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[2]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[30] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[30] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[31] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[31] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[3]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[3]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[4]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[4]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[5]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[5]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[6]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[6]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[7]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[7]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[8]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[8]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[9]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|dataa[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[9]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[0]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[0]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[10] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[10] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[11] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[11] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[12] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[12] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[13] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[13] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[14] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[14] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[15] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[15] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[16] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[16] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[17] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[17] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[18] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[18] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[19] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[19] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[1]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[1]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[20] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[20] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[21] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[21] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[22] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[22] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[23] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[23] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[24] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[24] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[25] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[25] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[26] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[26] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[27] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[27] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[28] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[28] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[29] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[29] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[2]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[2]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[30] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[30] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[31] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[31] ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[3]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[3]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[4]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[4]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[5]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[5]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[6]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[6]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[7]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[7]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[8]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[8]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[9]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|datab[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[9]  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|f0_wren                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ                     ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|f0_wren                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ                     ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[0]~0                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[0]~0                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[1]~1                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[1]~1                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[2]~2                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[2]~2                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[3]~3                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[3]~3                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[4]~4                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[4]~4                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[5]~5                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[5]~5                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[6]~6                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[6]~6                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[7]~7                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[7]~7                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[8]~8                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[8]~8                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[9]~9                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|mem_cursor[9]~9                    ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|rdfifo_done                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|rdfifo_done                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|rdfifo_done                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|rdfifo_done                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[0]~3          ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[0]~3          ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[10]~5         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[10]~5         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[11]~7         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[11]~7         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[12]~9         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[12]~9         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[13]~11        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[13]~11        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[14]~13        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[14]~13        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[15]~15        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[15]~15        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[1]~17         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[1]~17         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[2]~19         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[2]~19         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[3]~21         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[3]~21         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[4]~23         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[4]~23         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[5]~25         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[5]~25         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[6]~27         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[6]~27         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[7]~29         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[7]~29         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[8]~31         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[8]~31         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[9]~33         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|result[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|d_out[9]~33         ; N/A                                                                                      ;
; CLOCK_50                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[0]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[0]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[0]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[0]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[10]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[10]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[10]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[10]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[11]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[11]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[11]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[11]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[12]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[12]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[12]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[12]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[13]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[13]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[13]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[13]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[14]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[14]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[14]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[14]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[15]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[15]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[15]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[15]                        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[1]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[1]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[1]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[1]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[2]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[2]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[2]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[2]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[3]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[3]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[3]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[3]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[4]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[4]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[4]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[4]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[5]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[5]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[5]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[5]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[6]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[6]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[6]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[6]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[7]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[7]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[7]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[7]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[8]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[8]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[8]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[8]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[9]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[9]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[9]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[9]                         ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor1_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor2_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor3_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[2]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[3]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[4]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[5]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[6]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|_cursor4_[7]        ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[0]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[0]            ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[0]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[0]            ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[1]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[1]            ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[1]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[1]            ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[2]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[2]            ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[2]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|count[2]            ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|flag         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|flag                ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|flag         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|flag                ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s1           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s1                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s1           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s1                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s2           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s2                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s2           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s2                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s3           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s3                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s3           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s3                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s4           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s4                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s4           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|s4                  ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]              ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[0]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[0]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[1]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[1]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[2]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[2]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[3]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[3]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[4]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[4]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[4]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[4]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[5]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[5]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[5]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[5]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[6]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[6]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[6]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[6]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[7]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[7]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[7]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[7]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[8]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[8]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[8]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[8]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[9]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[9]             ; N/A                                                                                      ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[9]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_matrix_cursor[9]             ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A                                                                                      ;
+-----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                     ;
+---------------------------------------------+-------+---------------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; pzdyqx:nabboc ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+---------------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 8781  ; 125           ; 232              ; 2837                           ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Total combinational functions               ; 6127  ; 122           ; 211              ; 908                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;               ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 3519  ; 54            ; 99               ; 542                            ; 0                              ;
;     -- 3 input functions                    ; 1690  ; 22            ; 69               ; 266                            ; 0                              ;
;     -- <=2 input functions                  ; 918   ; 46            ; 43               ; 100                            ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;               ;                  ;                                ;                                ;
;     -- normal mode                          ; 5623  ; 118           ; 202              ; 839                            ; 0                              ;
;     -- arithmetic mode                      ; 504   ; 4             ; 9                ; 69                             ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Total registers                             ; 5159  ; 72            ; 119              ; 2483                           ; 0                              ;
;     -- Dedicated logic registers            ; 5159  ; 72            ; 119              ; 2483                           ; 0                              ;
;     -- I/O registers                        ; 0     ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0             ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 146   ; 0             ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6     ; 0             ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 92624 ; 0             ; 0                ; 23552                          ; 0                              ;
; Total RAM block bits                        ; 0     ; 0             ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0             ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0     ; 0             ; 0                ; 0                              ; 1                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Connections                                 ;       ;               ;                  ;                                ;                                ;
;     -- Input Connections                    ; 5915  ; 73            ; 182              ; 3573                           ; 2                              ;
;     -- Registered Input Connections         ; 5228  ; 30            ; 129              ; 2875                           ; 0                              ;
;     -- Output Connections                   ; 3580  ; 5             ; 543              ; 35                             ; 5582                           ;
;     -- Registered Output Connections        ; 274   ; 3             ; 543              ; 0                              ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Internal Connections                        ;       ;               ;                  ;                                ;                                ;
;     -- Total Connections                    ; 50650 ; 562           ; 1637             ; 13527                          ; 5585                           ;
;     -- Registered Connections               ; 25416 ; 313           ; 1243             ; 10485                          ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; External Connections                        ;       ;               ;                  ;                                ;                                ;
;     -- Top                                  ; 320   ; 31            ; 335              ; 3225                           ; 5584                           ;
;     -- pzdyqx:nabboc                        ; 31    ; 0             ; 47               ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                     ; 335   ; 47            ; 24               ; 319                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 3225  ; 0             ; 319              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 5584  ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Partition Interface                         ;       ;               ;                  ;                                ;                                ;
;     -- Input Ports                          ; 56    ; 11            ; 144              ; 621                            ; 2                              ;
;     -- Output Ports                         ; 178   ; 4             ; 161              ; 383                            ; 4                              ;
;     -- Bidir Ports                          ; 64    ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Registered Ports                            ;       ;               ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3             ; 3                ; 374                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 3             ; 88               ; 369                            ; 0                              ;
;                                             ;       ;               ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;               ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0             ; 3                ; 62                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 0             ; 53               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0             ; 0                ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0             ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 0             ; 113              ; 188                            ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0             ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 2             ; 118              ; 202                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 0             ; 98               ; 371                            ; 0                              ;
+---------------------------------------------+-------+---------------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                  ; Partition ; Type          ; Location ; Status                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; ADC_CS_N                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_CS_N                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_CS_N~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; ADC_SADDR                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SADDR                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SADDR~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; ADC_SDAT                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_SDAT                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_SDAT~input                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQM[0]                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_DQM[0]                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQM[0]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQM[1]                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_DQM[1]                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQM[1]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; EPCS_ASDO                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- EPCS_ASDO                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- EPCS_ASDO~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; EPCS_DATA0                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- EPCS_DATA0                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- EPCS_DATA0~input                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; EPCS_DCLK                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- EPCS_DCLK                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- EPCS_DCLK~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; EPCS_NCSO                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- EPCS_NCSO                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- EPCS_NCSO~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0_IN[0]                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0_IN[0]                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0_IN[0]~input                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_0_IN[1]                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0_IN[1]                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0_IN[1]~input                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[0]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[0]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[0]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[10]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[10]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[10]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[11]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[11]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[11]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[12]                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[12]                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[12]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[1]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[1]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[1]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[2]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[2]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[2]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[3]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[3]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[3]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[4]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[4]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[4]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[5]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[5]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[5]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[6]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[6]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[6]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[7]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[7]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[7]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[8]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[8]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[8]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2[9]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_2[9]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2[9]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2_IN[0]                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_2_IN[0]                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2_IN[0]~input                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2_IN[1]                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_2_IN[1]                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2_IN[1]~input                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; GPIO_2_IN[2]                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_2_IN[2]                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_2_IN[2]~input                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; G_SENSOR_CS_N                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- G_SENSOR_CS_N                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- G_SENSOR_CS_N~output                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; G_SENSOR_INT                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- G_SENSOR_INT                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- G_SENSOR_INT~input                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; I2C_SCLK                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- I2C_SCLK                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- I2C_SCLK~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; I2C_SDAT                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- I2C_SDAT                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- I2C_SDAT~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_ADC_BUSY                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- LT24_ADC_BUSY                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- LT24_ADC_BUSY~input                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_ADC_CS_N                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_ADC_CS_N                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_ADC_CS_N~output                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_ADC_DCLK                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_ADC_DCLK                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_ADC_DCLK~output                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_ADC_DIN                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_ADC_DIN                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_ADC_DIN~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_ADC_DOUT                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- LT24_ADC_DOUT                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- LT24_ADC_DOUT~input                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_ADC_PENIRQ_N                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- LT24_ADC_PENIRQ_N                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- LT24_ADC_PENIRQ_N~input                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_CS_N                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_CS_N                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_CS_N~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[0]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[0]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[0]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[10]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[10]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[10]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[11]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[11]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[11]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[12]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[12]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[12]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[13]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[13]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[13]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[14]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[14]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[14]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[15]                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[15]                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[15]~output                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[1]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[1]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[1]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[2]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[2]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[2]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[3]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[3]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[3]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[4]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[4]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[4]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[5]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[5]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[5]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[6]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[6]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[6]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[7]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[7]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[7]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[8]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[8]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[8]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_D[9]                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_D[9]                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_D[9]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_LCD_ON                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_LCD_ON                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_LCD_ON~output                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_RD_N                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_RD_N                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_RD_N~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_RESET_N                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_RESET_N                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_RESET_N~output                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_RS                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_RS                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_RS~output                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LT24_WR_N                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LT24_WR_N                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LT24_WR_N~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_cpu_cpu_the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper_DE0_Nano_SOPC_cpu_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_clr                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_ena                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_jtag_state_rti                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.DE0_Nano_SOPC_inst_jtag_uart_DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; laejrgibqjgjcajif0v92jmfv                                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_0_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_10_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_11_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_12_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_13_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_14_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_15_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_16_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_17_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_18_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_19_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_1_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_20_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_21_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_22_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_23_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_24_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_25_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_26_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_27_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_28_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_29_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_2_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_30_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_31_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_3_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_4_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_5_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_6_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_7_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_8_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_dataa_9_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_0_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_10_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_11_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_12_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_13_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_14_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_15_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_16_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_17_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_18_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_19_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_1_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_20_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_21_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_22_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_23_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_24_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_25_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_26_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_27_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_28_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_29_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_2_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_30_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_31_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_3_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_4_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_5_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_6_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_7_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_8_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_datab_9_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_f0_wren                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_0_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_1_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_2_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_3_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_4_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_5_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_6_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_7_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_8_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_mem_cursor_9_                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_rdfifo_done                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_0_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_10_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_11_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_12_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_13_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_14_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_15_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_16_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_17_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_18_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_19_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_1_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_20_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_21_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_22_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_23_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_24_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_25_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_26_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_27_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_28_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_29_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_2_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_30_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_31_                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_3_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_4_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_5_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_6_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_7_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_8_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DE0_Nano_SOPC_inst_new_component_0_result_9_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 11,963                                                                                                                         ;
;                                             ;                                                                                                                                ;
; Total combinational functions               ; 7368                                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                                ;
;     -- 4 input functions                    ; 4214                                                                                                                           ;
;     -- 3 input functions                    ; 2047                                                                                                                           ;
;     -- <=2 input functions                  ; 1107                                                                                                                           ;
;                                             ;                                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                                ;
;     -- normal mode                          ; 6782                                                                                                                           ;
;     -- arithmetic mode                      ; 586                                                                                                                            ;
;                                             ;                                                                                                                                ;
; Total registers                             ; 7833                                                                                                                           ;
;     -- Dedicated logic registers            ; 7833                                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                                              ;
;                                             ;                                                                                                                                ;
; I/O pins                                    ; 146                                                                                                                            ;
; Total memory bits                           ; 116176                                                                                                                         ;
;                                             ;                                                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Total PLLs                                  ; 1                                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Maximum fan-out node                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 5455                                                                                                                           ;
; Total fan-out                               ; 61875                                                                                                                          ;
; Average fan-out                             ; 3.82                                                                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|ram_Addr_8bit_Data_16bit:ram1|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|ram_Addr_8bit_Data_16bit:ram2|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|ram_Addr_8bit_Data_16bit:ram3|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_test:f0|ram_Addr_8bit_Data_16bit:ram4|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_cq61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; DE0_Nano_SOPC_epcs_flash_controller_0_boot_rom.hex ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_usg1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 25           ; 64           ; 25           ; 1600  ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 16           ; 23           ; 16           ; 23           ; 368   ; None                                               ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_ovc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 25           ; 32           ; 25           ; 800   ; None                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h824:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 184          ; 128          ; 184          ; 23552 ; None                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 19 11:56:45 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "pzdyqx:nabboc"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 385 of its 401 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15899): PLL "DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1|pll7" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected File: C:/Users/Yang/Documents/fpga_project/EX6_Template/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v Line: 151
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Users/Yang/Documents/fpga_project/EX6_Template/de0_nano.v Line: 145
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: C:/Users/Yang/Documents/fpga_project/EX6_Template/de0_nano.v Line: 153
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Users/Yang/Documents/fpga_project/EX6_Template/de0_nano.v Line: 157
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Users/Yang/Documents/fpga_project/EX6_Template/de0_nano.v Line: 157
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Users/Yang/Documents/fpga_project/EX6_Template/de0_nano.v Line: 157
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Users/Yang/Documents/fpga_project/EX6_Template/de0_nano.v Line: 161
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: C:/Users/Yang/Documents/fpga_project/EX6_Template/de0_nano.v Line: 161
Info (21057): Implemented 13224 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 64 bidirectional pins
    Info (21061): Implemented 12462 logic cells
    Info (21064): Implemented 604 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Thu Mar 19 11:56:50 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


