{"Source Block": ["hdl/library/axi_dmac/data_mover.v@98:108@HdlIdDef", "reg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\nwire transfer_abort_s;\n\nwire last_load;\nwire last;\nwire early_tlast;\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@99:109", "\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\nwire transfer_abort_s;\n\nwire last_load;\nwire last;\nwire early_tlast;\n\n"], ["hdl/library/axi_dmac/data_mover.v@96:106", "reg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\nwire transfer_abort_s;\n\nwire last_load;\n"], ["hdl/library/axi_dmac/data_mover.v@95:105", "reg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\nwire transfer_abort_s;\n\n"], ["hdl/library/axi_dmac/data_mover.v@101:111", "wire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\nwire transfer_abort_s;\n\nwire last_load;\nwire last;\nwire early_tlast;\n\nassign xfer_req = active;\n\n"]], "Diff Content": {"Delete": [[103, "wire s_axi_sync_valid = has_sync & s_axi_valid;\n"]], "Add": []}}