(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h37):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire12;
  wire [(3'h6):(1'h0)] wire4;
  reg [(2'h2):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg7 = (1'h0);
  reg [(3'h6):(1'h0)] reg6 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg5 = (1'h0);
  assign y = {wire12,
                 wire4,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = wire3;
  always
    @(posedge clk) begin
      if ($signed(({(8'h9c)} ~^ {(wire1 ? wire4 : wire0)})))
        begin
          reg5 <= {$signed((~|(^wire3)))};
          reg6 <= {wire2[(1'h0):(1'h0)]};
          reg7 <= $unsigned(reg5[(1'h0):(1'h0)]);
        end
      else
        begin
          reg5 <= $unsigned(({(reg5 * (8'h9d))} != reg7));
          reg6 <= ((reg5[(1'h0):(1'h0)] >>> $signed($unsigned((8'ha4)))) ^ {$unsigned($unsigned((8'hab)))});
        end
      if ((wire4 ? $signed($unsigned($signed(wire4))) : wire4))
        begin
          if (({wire2[(3'h5):(3'h4)]} ~^ (wire1[(1'h0):(1'h0)] != ((wire3 >>> reg7) >> (~&reg7)))))
            begin
              reg8 <= $unsigned(wire4);
            end
          else
            begin
              reg8 <= (($signed($signed(reg7)) && $unsigned($signed((8'haf)))) && {(+{reg8})});
              reg9 <= (&(&({wire4} <= (8'h9c))));
            end
        end
      else
        begin
          reg8 <= (|$unsigned(reg7[(2'h3):(2'h2)]));
        end
      reg10 <= reg5;
    end
  always
    @(posedge clk) begin
      reg11 <= (8'haa);
    end
  assign wire12 = {{reg9[(4'hb):(3'h5)]}};
endmodule