# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do runsim_arq2.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -O0 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -O0 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/Imm_Generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 03:59:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 03:59:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 03:59:01 on Sep 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim processorRV_tb -gN_CYCLES=150 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 03:59:01 on Sep 15,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.riscv_pack(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.memory_instr(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 1555 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq2.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arqo@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:01:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 04:01:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:01:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 04:01:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:01:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 04:01:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:01:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 04:01:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:01:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 04:01:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:01:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/Imm_Generator.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../rtl/Imm_Generator.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 04:01:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/questa/questasim/linux_x86_64/vcom failed.
# Error in macro ./runsim_arq2.do line 17
# /opt/questa/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -check_synthesis ../rtl/Imm_Generator.vhd"
do runsim_arq2.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arqo@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:02:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 04:02:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:02:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 04:02:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:02:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 04:02:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:02:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 04:02:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:02:00 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 04:02:01 on Sep 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:02:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/Imm_Generator.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../rtl/Imm_Generator.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 04:02:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/questa/questasim/linux_x86_64/vcom failed.
# Error in macro ./runsim_arq2.do line 17
# /opt/questa/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -check_synthesis ../rtl/Imm_Generator.vhd"
do runsim_arq2.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arqo@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:15 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 04:03:15 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:15 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 04:03:15 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:15 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 04:03:15 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:15 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 04:03:15 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:15 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 04:03:15 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:15 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 04:03:15 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:15 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 04:03:16 on Sep 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:16 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 04:03:16 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:16 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 04:03:16 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:03:16 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 04:03:16 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:03:16 on Sep 15,2023, Elapsed time: 0:04:15
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"-gINIT_FILENAME_INST="instrucciones.txt"" processorRV_tb -gN_CYCLES=150 -gINIT_FILENAME_DATA="datos.txt" 
# Start time: 04:03:16 on Sep 15,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library '"+acc"-gINIT_FILENAME_INST="instrucciones' at ""+acc"-gINIT_FILENAME_INST="instrucciones".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '"+acc"-gINIT_FILENAME_INST="instrucciones' at ""+acc"-gINIT_FILENAME_INST="instrucciones".
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim_arq2.do PAUSED at line 26
do runsim_arq2.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 04:04:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 04:04:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 04:04:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 04:04:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 04:04:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:01 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 04:04:02 on Sep 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:02 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 04:04:02 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:02 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 04:04:02 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:02 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 04:04:02 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 04:04:02 on Sep 15,2023
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 04:04:02 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=150 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 04:03:16 on Sep 15,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 1555 ns  Iteration: 1  Instance: /processorrv_tb
add wave sim:/processorrv_tb/i_processor/UnidadControl/*
# End time: 04:37:11 on Sep 15,2023, Elapsed time: 0:33:55
# Errors: 2, Warnings: 1
