<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPT3101SDK: OPT3101::registers Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPT3101SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_o_p_t3101.html">OPT3101</a></li><li class="navelem"><a class="el" href="class_o_p_t3101_1_1registers.html">registers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="class_o_p_t3101_1_1registers-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">OPT3101::registers Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Class that enumerates all registers in <a class="el" href="namespace_o_p_t3101.html" title="OPT3101::device declaration This is declared here to avoid cyclic reference of classes. ">OPT3101</a>.  
 <a href="class_o_p_t3101_1_1registers.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_o_p_t3101_register_definition_8h_source.html">OPT3101RegisterDefinition.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for OPT3101::registers:</div>
<div class="dyncontent">
<div class="center"><img src="class_o_p_t3101_1_1registers__coll__graph.png" border="0" usemap="#_o_p_t3101_1_1registers_coll__map" alt="Collaboration graph"/></div>
<map name="_o_p_t3101_1_1registers_coll__map" id="_o_p_t3101_1_1registers_coll__map">
<area shape="rect" id="node2" href="class_o_p_t3101_1_1device_register.html" title="Class that contains positional information for registers in the register map. " alt="" coords="5,5,193,156"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad17b048a9eb5a74b3fef29fb145a9e92"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad17b048a9eb5a74b3fef29fb145a9e92">registers</a> ()</td></tr>
<tr class="memdesc:ad17b048a9eb5a74b3fef29fb145a9e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor for class <a class="el" href="class_o_p_t3101_1_1registers.html" title="Class that enumerates all registers in OPT3101. ">OPT3101::registers</a> Constructor allocates <a class="el" href="class_o_p_t3101_1_1device_register.html#a058d48b4c23e22739b1c65d85367a0a8" title="This specifies how many ADDRESS does this register span across. For eg: There are registers which spa...">OPT3101::deviceRegister::size</a> to each <a class="el" href="class_o_p_t3101_1_1device_register.html" title="Class that contains positional information for registers in the register map. ">OPT3101::deviceRegister</a> instance on construction.  <a href="#ad17b048a9eb5a74b3fef29fb145a9e92">More...</a><br /></td></tr>
<tr class="separator:ad17b048a9eb5a74b3fef29fb145a9e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a524961a20bb991dfedd371ad04106acb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a524961a20bb991dfedd371ad04106acb">dig_gpo_sel0</a></td></tr>
<tr class="memdesc:a524961a20bb991dfedd371ad04106acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">dig_gpo_sel0;Register Addresses: 11[3:0];  <a href="#a524961a20bb991dfedd371ad04106acb">More...</a><br /></td></tr>
<tr class="separator:a524961a20bb991dfedd371ad04106acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4838268aa3b89fbd6e03d9f132072bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa4838268aa3b89fbd6e03d9f132072bb">dig_gpo_sel1</a></td></tr>
<tr class="memdesc:aa4838268aa3b89fbd6e03d9f132072bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">dig_gpo_sel1;Register Addresses: 11[7:4];  <a href="#aa4838268aa3b89fbd6e03d9f132072bb">More...</a><br /></td></tr>
<tr class="separator:aa4838268aa3b89fbd6e03d9f132072bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2274058727c99614f1eccf195ddccd6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2274058727c99614f1eccf195ddccd6d">dig_gpo_sel2</a></td></tr>
<tr class="memdesc:a2274058727c99614f1eccf195ddccd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">dig_gpo_sel2;Register Addresses: 11[13:10];  <a href="#a2274058727c99614f1eccf195ddccd6d">More...</a><br /></td></tr>
<tr class="separator:a2274058727c99614f1eccf195ddccd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258c4f416a6c31685b3e66f1d75921e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a258c4f416a6c31685b3e66f1d75921e7">dis_ovl_gating</a></td></tr>
<tr class="memdesc:a258c4f416a6c31685b3e66f1d75921e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_ovl_gating;Register Addresses: 17[15:15];  <a href="#a258c4f416a6c31685b3e66f1d75921e7">More...</a><br /></td></tr>
<tr class="separator:a258c4f416a6c31685b3e66f1d75921e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b410cb503df506724a4b6a1da49ce1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0b410cb503df506724a4b6a1da49ce1e">phase_out</a></td></tr>
<tr class="memdesc:a0b410cb503df506724a4b6a1da49ce1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_out;Register Addresses: 8[15:0];  <a href="#a0b410cb503df506724a4b6a1da49ce1e">More...</a><br /></td></tr>
<tr class="separator:a0b410cb503df506724a4b6a1da49ce1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d491306e0b4b6e323b09ee8d1c59016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8d491306e0b4b6e323b09ee8d1c59016">phase_overflow</a></td></tr>
<tr class="memdesc:a8d491306e0b4b6e323b09ee8d1c59016"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_overflow;Register Addresses: 8[16:16];  <a href="#a8d491306e0b4b6e323b09ee8d1c59016">More...</a><br /></td></tr>
<tr class="separator:a8d491306e0b4b6e323b09ee8d1c59016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e8bc6ad4a84c7d19974ba6c58e329e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a78e8bc6ad4a84c7d19974ba6c58e329e">hdr_mode</a></td></tr>
<tr class="memdesc:a78e8bc6ad4a84c7d19974ba6c58e329e"><td class="mdescLeft">&#160;</td><td class="mdescRight">hdr_mode;Register Addresses: 8[17:17];  <a href="#a78e8bc6ad4a84c7d19974ba6c58e329e">More...</a><br /></td></tr>
<tr class="separator:a78e8bc6ad4a84c7d19974ba6c58e329e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53518f25f00a5926fda5f0d37ad82fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a53518f25f00a5926fda5f0d37ad82fcb">tx_channel</a></td></tr>
<tr class="memdesc:a53518f25f00a5926fda5f0d37ad82fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">tx_channel;Register Addresses: 8[19:18];  <a href="#a53518f25f00a5926fda5f0d37ad82fcb">More...</a><br /></td></tr>
<tr class="separator:a53518f25f00a5926fda5f0d37ad82fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c08b83252a06c3c59b4b33b4b1a8ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab8c08b83252a06c3c59b4b33b4b1a8ba">frame_status</a></td></tr>
<tr class="memdesc:ab8c08b83252a06c3c59b4b33b4b1a8ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_status;Register Addresses: 8[20:20];  <a href="#ab8c08b83252a06c3c59b4b33b4b1a8ba">More...</a><br /></td></tr>
<tr class="separator:ab8c08b83252a06c3c59b4b33b4b1a8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a150fb8c5e1efeae026e76f2bdbc1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad0a150fb8c5e1efeae026e76f2bdbc1f">mod_freq</a></td></tr>
<tr class="memdesc:ad0a150fb8c5e1efeae026e76f2bdbc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">mod_freq;Register Addresses: 8[21:21];  <a href="#ad0a150fb8c5e1efeae026e76f2bdbc1f">More...</a><br /></td></tr>
<tr class="separator:ad0a150fb8c5e1efeae026e76f2bdbc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e937bf8d82f09a6024dd226118ef51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a93e937bf8d82f09a6024dd226118ef51">frame_count0</a></td></tr>
<tr class="memdesc:a93e937bf8d82f09a6024dd226118ef51"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_count0;Register Addresses: 8[23:23];  <a href="#a93e937bf8d82f09a6024dd226118ef51">More...</a><br /></td></tr>
<tr class="separator:a93e937bf8d82f09a6024dd226118ef51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09663efd977de72bdf7820e0a8f92390"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a09663efd977de72bdf7820e0a8f92390">amp_out</a></td></tr>
<tr class="memdesc:a09663efd977de72bdf7820e0a8f92390"><td class="mdescLeft">&#160;</td><td class="mdescRight">amp_out;Register Addresses: 9[15:0];  <a href="#a09663efd977de72bdf7820e0a8f92390">More...</a><br /></td></tr>
<tr class="separator:a09663efd977de72bdf7820e0a8f92390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736858f4b79f2dd5444fc1938148d438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a736858f4b79f2dd5444fc1938148d438">frame_count1</a></td></tr>
<tr class="memdesc:a736858f4b79f2dd5444fc1938148d438"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_count1;Register Addresses: 9[17:16];  <a href="#a736858f4b79f2dd5444fc1938148d438">More...</a><br /></td></tr>
<tr class="separator:a736858f4b79f2dd5444fc1938148d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad767a496a0cad5741d575a54a095add3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad767a496a0cad5741d575a54a095add3">sig_ovl_flag</a></td></tr>
<tr class="memdesc:ad767a496a0cad5741d575a54a095add3"><td class="mdescLeft">&#160;</td><td class="mdescRight">sig_ovl_flag;Register Addresses: 9[18:18];  <a href="#ad767a496a0cad5741d575a54a095add3">More...</a><br /></td></tr>
<tr class="separator:ad767a496a0cad5741d575a54a095add3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1faab11698859e9d42e148c1d8cd5d1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1faab11698859e9d42e148c1d8cd5d1e">dealias_bin</a></td></tr>
<tr class="memdesc:a1faab11698859e9d42e148c1d8cd5d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">dealias_bin;Register Addresses: 9[23:20];  <a href="#a1faab11698859e9d42e148c1d8cd5d1e">More...</a><br /></td></tr>
<tr class="separator:a1faab11698859e9d42e148c1d8cd5d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1247368fca5573a9ab4b69d541c53a57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1247368fca5573a9ab4b69d541c53a57">frame_count2</a></td></tr>
<tr class="memdesc:a1247368fca5573a9ab4b69d541c53a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_count2;Register Addresses: 10[1:0];  <a href="#a1247368fca5573a9ab4b69d541c53a57">More...</a><br /></td></tr>
<tr class="separator:a1247368fca5573a9ab4b69d541c53a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b7c86e96cbfb1efe3263caed9de137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae6b7c86e96cbfb1efe3263caed9de137">amb_data</a></td></tr>
<tr class="memdesc:ae6b7c86e96cbfb1efe3263caed9de137"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_data;Register Addresses: 10[11:2];  <a href="#ae6b7c86e96cbfb1efe3263caed9de137">More...</a><br /></td></tr>
<tr class="separator:ae6b7c86e96cbfb1efe3263caed9de137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfd8d81d4cb04d274007deb7c6122fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3dfd8d81d4cb04d274007deb7c6122fc">tmain</a></td></tr>
<tr class="memdesc:a3dfd8d81d4cb04d274007deb7c6122fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain;Register Addresses: 10[23:12];  <a href="#a3dfd8d81d4cb04d274007deb7c6122fc">More...</a><br /></td></tr>
<tr class="separator:a3dfd8d81d4cb04d274007deb7c6122fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb9db1e1ff8bda71eccaea718b116d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abdb9db1e1ff8bda71eccaea718b116d0">amplitude_min_thr</a></td></tr>
<tr class="memdesc:abdb9db1e1ff8bda71eccaea718b116d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">amplitude_min_thr;Register Addresses: 16[23:16], 17[23:16];  <a href="#abdb9db1e1ff8bda71eccaea718b116d0">More...</a><br /></td></tr>
<tr class="separator:abdb9db1e1ff8bda71eccaea718b116d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba6f5ef459327f64179b6d405dbd101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5ba6f5ef459327f64179b6d405dbd101">amb_ovl_flag</a></td></tr>
<tr class="memdesc:a5ba6f5ef459327f64179b6d405dbd101"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_ovl_flag;Register Addresses: 8[22:22];  <a href="#a5ba6f5ef459327f64179b6d405dbd101">More...</a><br /></td></tr>
<tr class="separator:a5ba6f5ef459327f64179b6d405dbd101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63560e719cf9970bc83879a353b2dc9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a63560e719cf9970bc83879a353b2dc9f">phase_overflow_f2</a></td></tr>
<tr class="memdesc:a63560e719cf9970bc83879a353b2dc9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_overflow_f2;Register Addresses: 9[19:19];  <a href="#a63560e719cf9970bc83879a353b2dc9f">More...</a><br /></td></tr>
<tr class="separator:a63560e719cf9970bc83879a353b2dc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c1fc72abe6fdd9a55ad01fd8116fd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac5c1fc72abe6fdd9a55ad01fd8116fd3">ref_count_limit</a></td></tr>
<tr class="memdesc:ac5c1fc72abe6fdd9a55ad01fd8116fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ref_count_limit;Register Addresses: 15[14:0];this sets the limit of ref-clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.768 Khz.  <a href="#ac5c1fc72abe6fdd9a55ad01fd8116fd3">More...</a><br /></td></tr>
<tr class="separator:ac5c1fc72abe6fdd9a55ad01fd8116fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50515c2538c13c51a62485ee689c5e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a50515c2538c13c51a62485ee689c5e1c">start_freq_calib</a></td></tr>
<tr class="memdesc:a50515c2538c13c51a62485ee689c5e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">start_freq_calib;Register Addresses: 15[16:16];starts the freq_calib  <a href="#a50515c2538c13c51a62485ee689c5e1c">More...</a><br /></td></tr>
<tr class="separator:a50515c2538c13c51a62485ee689c5e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ee9a8bd2c03f0045edee01b1a568ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af4ee9a8bd2c03f0045edee01b1a568ac">sys_clk_divider</a></td></tr>
<tr class="memdesc:af4ee9a8bd2c03f0045edee01b1a568ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">sys_clk_divider;Register Addresses: 15[20:17];The divider can be set according to the ratio b/w ref_clk and tg_clk. The default is 2 which means default ref_clk is assumed at 10 Mhz. ie 40Mhz/4  <a href="#af4ee9a8bd2c03f0045edee01b1a568ac">More...</a><br /></td></tr>
<tr class="separator:af4ee9a8bd2c03f0045edee01b1a568ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d343738560c0bc418f34b458735a811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0d343738560c0bc418f34b458735a811">freq_count_read_reg</a></td></tr>
<tr class="memdesc:a0d343738560c0bc418f34b458735a811"><td class="mdescLeft">&#160;</td><td class="mdescRight">freq_count_read_reg;Register Addresses: 16[14:0];read register which holds the value of freq_loop.  <a href="#a0d343738560c0bc418f34b458735a811">More...</a><br /></td></tr>
<tr class="separator:a0d343738560c0bc418f34b458735a811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b28826c31906dc3a27f33b015c4c4d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6b28826c31906dc3a27f33b015c4c4d8">freq_count_reg</a></td></tr>
<tr class="memdesc:a6b28826c31906dc3a27f33b015c4c4d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">freq_count_reg;Register Addresses: 17[14:0];The register which is used for frequency correction when enable_auto_freq_count = '0'  <a href="#a6b28826c31906dc3a27f33b015c4c4d8">More...</a><br /></td></tr>
<tr class="separator:a6b28826c31906dc3a27f33b015c4c4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8bf1bb8f6d672bf780e5f99698959d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1c8bf1bb8f6d672bf780e5f99698959d">en_auto_freq_count</a></td></tr>
<tr class="memdesc:a1c8bf1bb8f6d672bf780e5f99698959d"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_auto_freq_count;Register Addresses: 15[21:21];When this is '1' internally computed values is used. Else register value is used.  <a href="#a1c8bf1bb8f6d672bf780e5f99698959d">More...</a><br /></td></tr>
<tr class="separator:a1c8bf1bb8f6d672bf780e5f99698959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac402a36d4a6b3e8447cbfea307f46e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#acac402a36d4a6b3e8447cbfea307f46e">en_floop</a></td></tr>
<tr class="memdesc:acac402a36d4a6b3e8447cbfea307f46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_floop;Register Addresses: 15[22:22];Enables the freq_loop block. If this is '0', the clock to the freq_loop is gated.  <a href="#acac402a36d4a6b3e8447cbfea307f46e">More...</a><br /></td></tr>
<tr class="separator:acac402a36d4a6b3e8447cbfea307f46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1b46e26e943ba29294904855c83871"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7d1b46e26e943ba29294904855c83871">en_freq_corr</a></td></tr>
<tr class="memdesc:a7d1b46e26e943ba29294904855c83871"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_freq_corr;Register Addresses: 15[23:23];This bit applies frequency correction on the phase data either from register or auto_freq.  <a href="#a7d1b46e26e943ba29294904855c83871">More...</a><br /></td></tr>
<tr class="separator:a7d1b46e26e943ba29294904855c83871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa138ff880edecfdc53ef83bf2cc0dcb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa138ff880edecfdc53ef83bf2cc0dcb8">en_cont_fcalib</a></td></tr>
<tr class="memdesc:aa138ff880edecfdc53ef83bf2cc0dcb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_cont_fcalib;Register Addresses: 16[15:15];  <a href="#aa138ff880edecfdc53ef83bf2cc0dcb8">More...</a><br /></td></tr>
<tr class="separator:aa138ff880edecfdc53ef83bf2cc0dcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158b270484e2829a304f13e30dec3390"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a158b270484e2829a304f13e30dec3390">monoshot_bit</a></td></tr>
<tr class="memdesc:a158b270484e2829a304f13e30dec3390"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_bit;Register Addresses: 0[23:23];In monoshot mode the register to trigger a measurement.  <a href="#a158b270484e2829a304f13e30dec3390">More...</a><br /></td></tr>
<tr class="separator:a158b270484e2829a304f13e30dec3390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2df2fa5f4a83807458958db5ee71eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adb2df2fa5f4a83807458958db5ee71eb">monoshot_mode</a></td></tr>
<tr class="memdesc:adb2df2fa5f4a83807458958db5ee71eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_mode;Register Addresses: 39[1:0];LSB: Enters monoshot mode.;;MSB: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot_mode.  <a href="#adb2df2fa5f4a83807458958db5ee71eb">More...</a><br /></td></tr>
<tr class="separator:adb2df2fa5f4a83807458958db5ee71eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70826caf46b032bda2867212f4d2195"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad70826caf46b032bda2867212f4d2195">powerup_delay</a></td></tr>
<tr class="memdesc:ad70826caf46b032bda2867212f4d2195"><td class="mdescLeft">&#160;</td><td class="mdescRight">powerup_delay;Register Addresses: 38[23:10];The synchronous counter delay after the ripple counter expires before ungating the clock. About 256*25ns*2^6 ~ 400 us.  <a href="#ad70826caf46b032bda2867212f4d2195">More...</a><br /></td></tr>
<tr class="separator:ad70826caf46b032bda2867212f4d2195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88eb0b748ad9049d7c563196e7518f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a88eb0b748ad9049d7c563196e7518f43">monoshot_numframe</a></td></tr>
<tr class="memdesc:a88eb0b748ad9049d7c563196e7518f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_numframe;Register Addresses: 39[7:2];The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle.  <a href="#a88eb0b748ad9049d7c563196e7518f43">More...</a><br /></td></tr>
<tr class="separator:a88eb0b748ad9049d7c563196e7518f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e608b657646a90dd8dfdc3dff0047fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7e608b657646a90dd8dfdc3dff0047fb">monoshot_fz_clkcnt</a></td></tr>
<tr class="memdesc:a7e608b657646a90dd8dfdc3dff0047fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_fz_clkcnt;Register Addresses: 39[23:8];The pix_cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary.  <a href="#a7e608b657646a90dd8dfdc3dff0047fb">More...</a><br /></td></tr>
<tr class="separator:a7e608b657646a90dd8dfdc3dff0047fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6186d62592ab031ce3a996942b739ab7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6186d62592ab031ce3a996942b739ab7">en_tx_switch</a></td></tr>
<tr class="memdesc:a6186d62592ab031ce3a996942b739ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tx_switch;Register Addresses: 42[0:0];Enable switching of led drivers.  <a href="#a6186d62592ab031ce3a996942b739ab7">More...</a><br /></td></tr>
<tr class="separator:a6186d62592ab031ce3a996942b739ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79e0b3cfd511e7aa03cf3e55774f0d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af79e0b3cfd511e7aa03cf3e55774f0d0">sel_tx_ch</a></td></tr>
<tr class="memdesc:af79e0b3cfd511e7aa03cf3e55774f0d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_tx_ch;Register Addresses: 42[2:1];choses the fix_reg value when switching is disabled.  <a href="#af79e0b3cfd511e7aa03cf3e55774f0d0">More...</a><br /></td></tr>
<tr class="separator:af79e0b3cfd511e7aa03cf3e55774f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd0b1e1ec6febc0e4ec775e4c639d4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6cd0b1e1ec6febc0e4ec775e4c639d4c">tx_seq_reg</a></td></tr>
<tr class="memdesc:a6cd0b1e1ec6febc0e4ec775e4c639d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">tx_seq_reg;Register Addresses: 42[14:3];Stores the sequence of led switching in this register.;2-1-0-2-1-0. The sequence will come as 0-1-2-0-1-2  <a href="#a6cd0b1e1ec6febc0e4ec775e4c639d4c">More...</a><br /></td></tr>
<tr class="separator:a6cd0b1e1ec6febc0e4ec775e4c639d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14fd3da3a7aee59227f3a0b2c6ed653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab14fd3da3a7aee59227f3a0b2c6ed653">en_adaptive_hdr</a></td></tr>
<tr class="memdesc:ab14fd3da3a7aee59227f3a0b2c6ed653"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_adaptive_hdr;Register Addresses: 42[15:15];enable the adaptive hdr. The num_avg_frame in this case should be programmed one more than the normal case.  <a href="#ab14fd3da3a7aee59227f3a0b2c6ed653">More...</a><br /></td></tr>
<tr class="separator:ab14fd3da3a7aee59227f3a0b2c6ed653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8f226c3e13479d0dafeb402d35d519"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1f8f226c3e13479d0dafeb402d35d519">sel_hdr_mode</a></td></tr>
<tr class="memdesc:a1f8f226c3e13479d0dafeb402d35d519"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_hdr_mode;Register Addresses: 42[16:16];choses which current to use when enable_adaptive_hdr = '0'  <a href="#a1f8f226c3e13479d0dafeb402d35d519">More...</a><br /></td></tr>
<tr class="separator:a1f8f226c3e13479d0dafeb402d35d519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440d873648ba4fe03c3690e18953610d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a440d873648ba4fe03c3690e18953610d">hdr_thr_low</a></td></tr>
<tr class="memdesc:a440d873648ba4fe03c3690e18953610d"><td class="mdescLeft">&#160;</td><td class="mdescRight">hdr_thr_low;Register Addresses: 44[15:0];The low threshold of the hysterisis loop. Equivalent to ~64 confidence.  <a href="#a440d873648ba4fe03c3690e18953610d">More...</a><br /></td></tr>
<tr class="separator:a440d873648ba4fe03c3690e18953610d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f703a5eeb8b45b076487ee38f56c38b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a9f703a5eeb8b45b076487ee38f56c38b">hdr_thr_high</a></td></tr>
<tr class="memdesc:a9f703a5eeb8b45b076487ee38f56c38b"><td class="mdescLeft">&#160;</td><td class="mdescRight">hdr_thr_high;Register Addresses: 43[15:0];the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level.  <a href="#a9f703a5eeb8b45b076487ee38f56c38b">More...</a><br /></td></tr>
<tr class="separator:a9f703a5eeb8b45b076487ee38f56c38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c4b06813716b1a536015e7089c2d22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a16c4b06813716b1a536015e7089c2d22">illum_scale_l_tx0</a></td></tr>
<tr class="memdesc:a16c4b06813716b1a536015e7089c2d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_l_tx0;Register Addresses: 43[18:16];  <a href="#a16c4b06813716b1a536015e7089c2d22">More...</a><br /></td></tr>
<tr class="separator:a16c4b06813716b1a536015e7089c2d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd8d2bb0c66cd151128107e2e7bdd02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2bd8d2bb0c66cd151128107e2e7bdd02">illum_dac_l_tx0</a></td></tr>
<tr class="memdesc:a2bd8d2bb0c66cd151128107e2e7bdd02"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_l_tx0;Register Addresses: 41[4:0];  <a href="#a2bd8d2bb0c66cd151128107e2e7bdd02">More...</a><br /></td></tr>
<tr class="separator:a2bd8d2bb0c66cd151128107e2e7bdd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779e2ac88dbf024631877a8fe1446e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a779e2ac88dbf024631877a8fe1446e25">illum_scale_h_tx0</a></td></tr>
<tr class="memdesc:a779e2ac88dbf024631877a8fe1446e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_h_tx0;Register Addresses: 43[21:19];  <a href="#a779e2ac88dbf024631877a8fe1446e25">More...</a><br /></td></tr>
<tr class="separator:a779e2ac88dbf024631877a8fe1446e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a527fc5156f3e32d11843aaa7ef921612"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a527fc5156f3e32d11843aaa7ef921612">illum_dac_h_tx0</a></td></tr>
<tr class="memdesc:a527fc5156f3e32d11843aaa7ef921612"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_h_tx0;Register Addresses: 41[9:5];  <a href="#a527fc5156f3e32d11843aaa7ef921612">More...</a><br /></td></tr>
<tr class="separator:a527fc5156f3e32d11843aaa7ef921612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebec846336763223336cfe9673dbcda2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aebec846336763223336cfe9673dbcda2">illum_scale_l_tx1</a></td></tr>
<tr class="memdesc:aebec846336763223336cfe9673dbcda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_l_tx1;Register Addresses: 44[18:16];  <a href="#aebec846336763223336cfe9673dbcda2">More...</a><br /></td></tr>
<tr class="separator:aebec846336763223336cfe9673dbcda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af53c407da5606b0bf597fb0170903b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4af53c407da5606b0bf597fb0170903b">illum_dac_l_tx1</a></td></tr>
<tr class="memdesc:a4af53c407da5606b0bf597fb0170903b"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_l_tx1;Register Addresses: 41[14:10];  <a href="#a4af53c407da5606b0bf597fb0170903b">More...</a><br /></td></tr>
<tr class="separator:a4af53c407da5606b0bf597fb0170903b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21d0ddf413585c860657ced425be15f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa21d0ddf413585c860657ced425be15f">illum_scale_h_tx1</a></td></tr>
<tr class="memdesc:aa21d0ddf413585c860657ced425be15f"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_h_tx1;Register Addresses: 44[21:19];  <a href="#aa21d0ddf413585c860657ced425be15f">More...</a><br /></td></tr>
<tr class="separator:aa21d0ddf413585c860657ced425be15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05dedee486d16e110ca46de40b41c71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af05dedee486d16e110ca46de40b41c71">illum_dac_h_tx1</a></td></tr>
<tr class="memdesc:af05dedee486d16e110ca46de40b41c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_h_tx1;Register Addresses: 41[19:15];  <a href="#af05dedee486d16e110ca46de40b41c71">More...</a><br /></td></tr>
<tr class="separator:af05dedee486d16e110ca46de40b41c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9220e6abb4a85a6fba2bc848f347ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aba9220e6abb4a85a6fba2bc848f347ba">illum_scale_l_tx2</a></td></tr>
<tr class="memdesc:aba9220e6abb4a85a6fba2bc848f347ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_l_tx2;Register Addresses: 185[20:18];  <a href="#aba9220e6abb4a85a6fba2bc848f347ba">More...</a><br /></td></tr>
<tr class="separator:aba9220e6abb4a85a6fba2bc848f347ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51185e0df51d058ec35728a4a067a075"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a51185e0df51d058ec35728a4a067a075">illum_dac_l_tx2</a></td></tr>
<tr class="memdesc:a51185e0df51d058ec35728a4a067a075"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_l_tx2;Register Addresses: 41[23:20], 42[23:23];  <a href="#a51185e0df51d058ec35728a4a067a075">More...</a><br /></td></tr>
<tr class="separator:a51185e0df51d058ec35728a4a067a075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e437455fdcf3e98fa2315da38afb48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a01e437455fdcf3e98fa2315da38afb48">illum_scale_h_tx2</a></td></tr>
<tr class="memdesc:a01e437455fdcf3e98fa2315da38afb48"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_h_tx2;Register Addresses: 185[23:21];  <a href="#a01e437455fdcf3e98fa2315da38afb48">More...</a><br /></td></tr>
<tr class="separator:a01e437455fdcf3e98fa2315da38afb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe041f139afb2bc8ae662b5e3f4a630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adfe041f139afb2bc8ae662b5e3f4a630">illum_dac_h_tx2</a></td></tr>
<tr class="memdesc:adfe041f139afb2bc8ae662b5e3f4a630"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_h_tx2;Register Addresses: 42[22:18];  <a href="#adfe041f139afb2bc8ae662b5e3f4a630">More...</a><br /></td></tr>
<tr class="separator:adfe041f139afb2bc8ae662b5e3f4a630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264eda6822d89e022cddb6f1c2217028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a264eda6822d89e022cddb6f1c2217028">amb_adc_in_tx0</a></td></tr>
<tr class="memdesc:a264eda6822d89e022cddb6f1c2217028"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_adc_in_tx0;Register Addresses: 185[13:12];  <a href="#a264eda6822d89e022cddb6f1c2217028">More...</a><br /></td></tr>
<tr class="separator:a264eda6822d89e022cddb6f1c2217028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5ba848c54ce6b47d8364879358c31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6f5ba848c54ce6b47d8364879358c31b">amb_adc_in_tx1</a></td></tr>
<tr class="memdesc:a6f5ba848c54ce6b47d8364879358c31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_adc_in_tx1;Register Addresses: 185[15:14];  <a href="#a6f5ba848c54ce6b47d8364879358c31b">More...</a><br /></td></tr>
<tr class="separator:a6f5ba848c54ce6b47d8364879358c31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585e9fc419172f85b90262871e40027b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a585e9fc419172f85b90262871e40027b">amb_adc_in_tx2</a></td></tr>
<tr class="memdesc:a585e9fc419172f85b90262871e40027b"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_adc_in_tx2;Register Addresses: 185[17:16];  <a href="#a585e9fc419172f85b90262871e40027b">More...</a><br /></td></tr>
<tr class="separator:a585e9fc419172f85b90262871e40027b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5d2db376e2b9808805ab04660503d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5c5d2db376e2b9808805ab04660503d1">give_dealias_data</a></td></tr>
<tr class="memdesc:a5c5d2db376e2b9808805ab04660503d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">give_dealias_data;Register Addresses: 184[20:20];  <a href="#a5c5d2db376e2b9808805ab04660503d1">More...</a><br /></td></tr>
<tr class="separator:a5c5d2db376e2b9808805ab04660503d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ada6bc0729541f5740281e93a12cc22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0ada6bc0729541f5740281e93a12cc22">en_dealias_meas</a></td></tr>
<tr class="memdesc:a0ada6bc0729541f5740281e93a12cc22"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dealias_meas;Register Addresses: 64[0:0];enables dealias calculation.;Normally with enable_dealiased_measurement set and enable_multi_freq_phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.;  <a href="#a0ada6bc0729541f5740281e93a12cc22">More...</a><br /></td></tr>
<tr class="separator:a0ada6bc0729541f5740281e93a12cc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2fb5089cb59657163752ab2bc8fd0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6a2fb5089cb59657163752ab2bc8fd0c">ncr_config</a></td></tr>
<tr class="memdesc:a6a2fb5089cb59657163752ab2bc8fd0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ncr_config;Register Addresses: 64[21:21];option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default.  <a href="#a6a2fb5089cb59657163752ab2bc8fd0c">More...</a><br /></td></tr>
<tr class="separator:a6a2fb5089cb59657163752ab2bc8fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ac388846dfe0bbbdcee909aeb94b04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a29ac388846dfe0bbbdcee909aeb94b04">alpha0_dealias_scale</a></td></tr>
<tr class="memdesc:a29ac388846dfe0bbbdcee909aeb94b04"><td class="mdescLeft">&#160;</td><td class="mdescRight">alpha0_dealias_scale;Register Addresses: 64[14:9];indicates the vector multiplication in intrinsic-xtalk component for the dealias frequency. Default is '1'.  <a href="#a29ac388846dfe0bbbdcee909aeb94b04">More...</a><br /></td></tr>
<tr class="separator:a29ac388846dfe0bbbdcee909aeb94b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad825eb1e8381dd0aa83afcc9eef9c4a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad825eb1e8381dd0aa83afcc9eef9c4a2">beta0_dealias_scale</a></td></tr>
<tr class="memdesc:ad825eb1e8381dd0aa83afcc9eef9c4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">beta0_dealias_scale;Register Addresses: 64[20:15];  <a href="#ad825eb1e8381dd0aa83afcc9eef9c4a2">More...</a><br /></td></tr>
<tr class="separator:ad825eb1e8381dd0aa83afcc9eef9c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712fda429e950ee47aa365e4b7dfd1a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a712fda429e950ee47aa365e4b7dfd1a8">alpha1_dealias_scale</a></td></tr>
<tr class="memdesc:a712fda429e950ee47aa365e4b7dfd1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">alpha1_dealias_scale;Register Addresses: 65[5:0];indicates the vector multiplication in optical-xtalk component for the dealias frequency. Default is '1'.  <a href="#a712fda429e950ee47aa365e4b7dfd1a8">More...</a><br /></td></tr>
<tr class="separator:a712fda429e950ee47aa365e4b7dfd1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9fd3f6940ec2d1bc40b6eb672ad333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6d9fd3f6940ec2d1bc40b6eb672ad333">beta1_dealias_scale</a></td></tr>
<tr class="memdesc:a6d9fd3f6940ec2d1bc40b6eb672ad333"><td class="mdescLeft">&#160;</td><td class="mdescRight">beta1_dealias_scale;Register Addresses: 65[11:6];  <a href="#a6d9fd3f6940ec2d1bc40b6eb672ad333">More...</a><br /></td></tr>
<tr class="separator:a6d9fd3f6940ec2d1bc40b6eb672ad333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7d9f45b7942f6913a4a57e9481beaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0d7d9f45b7942f6913a4a57e9481beaf">en_multi_freq_phase</a></td></tr>
<tr class="memdesc:a0d7d9f45b7942f6913a4a57e9481beaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_multi_freq_phase;Register Addresses: 64[22:22];With this bit set along with enable_dealiased_measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit.  <a href="#a0d7d9f45b7942f6913a4a57e9481beaf">More...</a><br /></td></tr>
<tr class="separator:a0d7d9f45b7942f6913a4a57e9481beaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111dc31dd6ec741a97786e5207b7bc7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a111dc31dd6ec741a97786e5207b7bc7b">temp_avg_main</a></td></tr>
<tr class="memdesc:a111dc31dd6ec741a97786e5207b7bc7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_avg_main;Register Addresses: 3[23:22];  <a href="#a111dc31dd6ec741a97786e5207b7bc7b">More...</a><br /></td></tr>
<tr class="separator:a111dc31dd6ec741a97786e5207b7bc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd456d05604771656442bf5f1ff0514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aadd456d05604771656442bf5f1ff0514">dis_ovl_for_hdr_meth1</a></td></tr>
<tr class="memdesc:aadd456d05604771656442bf5f1ff0514"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_ovl_for_hdr_meth1;Register Addresses: 184[21:21];  <a href="#aadd456d05604771656442bf5f1ff0514">More...</a><br /></td></tr>
<tr class="separator:aadd456d05604771656442bf5f1ff0514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c076b5de6e72eff036b9371c91bfa3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3c076b5de6e72eff036b9371c91bfa3e">en_ovl_for_hdr_meth2</a></td></tr>
<tr class="memdesc:a3c076b5de6e72eff036b9371c91bfa3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_ovl_for_hdr_meth2;Register Addresses: 184[22:22];  <a href="#a3c076b5de6e72eff036b9371c91bfa3e">More...</a><br /></td></tr>
<tr class="separator:a3c076b5de6e72eff036b9371c91bfa3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ee56b2c4fc0d6b04e2edfbf036f8ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a72ee56b2c4fc0d6b04e2edfbf036f8ec">en_tx1_on_tx0</a></td></tr>
<tr class="memdesc:a72ee56b2c4fc0d6b04e2edfbf036f8ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tx1_on_tx0;Register Addresses: 185[10:10];  <a href="#a72ee56b2c4fc0d6b04e2edfbf036f8ec">More...</a><br /></td></tr>
<tr class="separator:a72ee56b2c4fc0d6b04e2edfbf036f8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf81e8f737e0288f11211ecf48e698b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abf81e8f737e0288f11211ecf48e698b7">en_tx2_on_tx0</a></td></tr>
<tr class="memdesc:abf81e8f737e0288f11211ecf48e698b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tx2_on_tx0;Register Addresses: 185[11:11];  <a href="#abf81e8f737e0288f11211ecf48e698b7">More...</a><br /></td></tr>
<tr class="separator:abf81e8f737e0288f11211ecf48e698b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f492976fddcfa840372b5e531f7cf86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7f492976fddcfa840372b5e531f7cf86">clip_mode_fc</a></td></tr>
<tr class="memdesc:a7f492976fddcfa840372b5e531f7cf86"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_fc;Register Addresses: 80[0:0];chooses either rounding off or clipping or wrap around when applying freq-correction. Default is kept as rounding.  <a href="#a7f492976fddcfa840372b5e531f7cf86">More...</a><br /></td></tr>
<tr class="separator:a7f492976fddcfa840372b5e531f7cf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e6410737d9b479ceed94b6521b566d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a50e6410737d9b479ceed94b6521b566d">clip_mode_nl</a></td></tr>
<tr class="memdesc:a50e6410737d9b479ceed94b6521b566d"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_nl;Register Addresses: 80[1:1];chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding.  <a href="#a50e6410737d9b479ceed94b6521b566d">More...</a><br /></td></tr>
<tr class="separator:a50e6410737d9b479ceed94b6521b566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6e94cb9cc2611cca3f47a29447b92c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abe6e94cb9cc2611cca3f47a29447b92c">clip_mode_temp</a></td></tr>
<tr class="memdesc:abe6e94cb9cc2611cca3f47a29447b92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_temp;Register Addresses: 80[2:2];chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding.  <a href="#abe6e94cb9cc2611cca3f47a29447b92c">More...</a><br /></td></tr>
<tr class="separator:abe6e94cb9cc2611cca3f47a29447b92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e6e6a2afdbe9aa78d7bef9f0937eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae4e6e6a2afdbe9aa78d7bef9f0937eb7">clip_mode_offset</a></td></tr>
<tr class="memdesc:ae4e6e6a2afdbe9aa78d7bef9f0937eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_offset;Register Addresses: 80[3:3];chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding.  <a href="#ae4e6e6a2afdbe9aa78d7bef9f0937eb7">More...</a><br /></td></tr>
<tr class="separator:ae4e6e6a2afdbe9aa78d7bef9f0937eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57b1df98f5f15dd8027331041bfcfa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab57b1df98f5f15dd8027331041bfcfa3">disable_syncing</a></td></tr>
<tr class="memdesc:ab57b1df98f5f15dd8027331041bfcfa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable_syncing;Register Addresses: 80[21:21];Normally calc clock and afe_clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc_clk). The default is now changed to '1' because we don't use divided clock for calc-clk from PG3P0 by default. If syncing is used frequency loop will have issues.  <a href="#ab57b1df98f5f15dd8027331041bfcfa3">More...</a><br /></td></tr>
<tr class="separator:ab57b1df98f5f15dd8027331041bfcfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a1c843f871b218c7ead6c8b4a4aca6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a41a1c843f871b218c7ead6c8b4a4aca6">force_en_slave</a></td></tr>
<tr class="memdesc:a41a1c843f871b218c7ead6c8b4a4aca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">force_en_slave;Register Addresses: 0[22:22];Enable i2c slave for any address forcefully. That is whether auto_load completed or not.  <a href="#a41a1c843f871b218c7ead6c8b4a4aca6">More...</a><br /></td></tr>
<tr class="separator:a41a1c843f871b218c7ead6c8b4a4aca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce40d49958ba30cfd4f7072624072e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8ce40d49958ba30cfd4f7072624072e4">force_en_bypass</a></td></tr>
<tr class="memdesc:a8ce40d49958ba30cfd4f7072624072e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">force_en_bypass;Register Addresses: 0[21:21];This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda.  <a href="#a8ce40d49958ba30cfd4f7072624072e4">More...</a><br /></td></tr>
<tr class="separator:a8ce40d49958ba30cfd4f7072624072e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74924d92cebb360f0486813366722331"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a74924d92cebb360f0486813366722331">override_clkgen_reg</a></td></tr>
<tr class="memdesc:a74924d92cebb360f0486813366722331"><td class="mdescLeft">&#160;</td><td class="mdescRight">override_clkgen_reg;Register Addresses: 80[22:22];Setting this register '1' allows user to independenly control tm_clkgen(2:1) which controls dealias settings.  <a href="#a74924d92cebb360f0486813366722331">More...</a><br /></td></tr>
<tr class="separator:a74924d92cebb360f0486813366722331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1223651c77a8bcf33f083b0d668f028d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1223651c77a8bcf33f083b0d668f028d">software_reset</a></td></tr>
<tr class="memdesc:a1223651c77a8bcf33f083b0d668f028d"><td class="mdescLeft">&#160;</td><td class="mdescRight">software_reset;Register Addresses: 0[0:0];  <a href="#a1223651c77a8bcf33f083b0d668f028d">More...</a><br /></td></tr>
<tr class="separator:a1223651c77a8bcf33f083b0d668f028d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37f171c335d8995b3ce666501c18dbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af37f171c335d8995b3ce666501c18dbe">dis_tg_aconf</a></td></tr>
<tr class="memdesc:af37f171c335d8995b3ce666501c18dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_tg_aconf;Register Addresses: 128[23:23];Some of the tg registers are automatically configured such as pdn*_dyn_tg signal, capture_tg_channel etc. if these signals need to be configured by user this bit may be used as an override.  <a href="#af37f171c335d8995b3ce666501c18dbe">More...</a><br /></td></tr>
<tr class="separator:af37f171c335d8995b3ce666501c18dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487fb0695a2b670e47f3a5d2a86099fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a487fb0695a2b670e47f3a5d2a86099fe">capture_clk_cnt</a></td></tr>
<tr class="memdesc:a487fb0695a2b670e47f3a5d2a86099fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">capture_clk_cnt;Register Addresses: 160[15:0];This is where early_fvd/svd starts. early_fvd only comes in the frame which is equal num_avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency.  <a href="#a487fb0695a2b670e47f3a5d2a86099fe">More...</a><br /></td></tr>
<tr class="separator:a487fb0695a2b670e47f3a5d2a86099fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a7d424e929b98a2ebde2007943a84b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a89a7d424e929b98a2ebde2007943a84b">tg_en</a></td></tr>
<tr class="memdesc:a89a7d424e929b98a2ebde2007943a84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_en;Register Addresses: 128[0:0];gates the tg_clk with this bit.  <a href="#a89a7d424e929b98a2ebde2007943a84b">More...</a><br /></td></tr>
<tr class="separator:a89a7d424e929b98a2ebde2007943a84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580fcd93b67fc370744aa6f366a0cf27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a580fcd93b67fc370744aa6f366a0cf27">num_sub_frames</a></td></tr>
<tr class="memdesc:a580fcd93b67fc370744aa6f366a0cf27"><td class="mdescLeft">&#160;</td><td class="mdescRight">num_sub_frames;Register Addresses: 159[11:0];The numbef of subframes in a frame. This number should be greater than or equal to num_avg.  <a href="#a580fcd93b67fc370744aa6f366a0cf27">More...</a><br /></td></tr>
<tr class="separator:a580fcd93b67fc370744aa6f366a0cf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b89956eebb5258cbb968ba07182c98c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a9b89956eebb5258cbb968ba07182c98c">num_avg_sub_frames</a></td></tr>
<tr class="memdesc:a9b89956eebb5258cbb968ba07182c98c"><td class="mdescLeft">&#160;</td><td class="mdescRight">num_avg_sub_frames;Register Addresses: 159[23:12];The number of averages for the iq. Used in TG to generate early_fvd and some other TG signals.  <a href="#a9b89956eebb5258cbb968ba07182c98c">More...</a><br /></td></tr>
<tr class="separator:a9b89956eebb5258cbb968ba07182c98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc883ba2fcc4156c6e28e3b673de0a1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abc883ba2fcc4156c6e28e3b673de0a1a">sub_vd_clk_cnt</a></td></tr>
<tr class="memdesc:abc883ba2fcc4156c6e28e3b673de0a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub_vd_clk_cnt;Register Addresses: 128[16:1];the number of pixels in a subframe. In PG3P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16.  <a href="#abc883ba2fcc4156c6e28e3b673de0a1a">More...</a><br /></td></tr>
<tr class="separator:abc883ba2fcc4156c6e28e3b673de0a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf94f254c8aa46637771a1b01949d680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adf94f254c8aa46637771a1b01949d680">tg_illumen_start</a></td></tr>
<tr class="memdesc:adf94f254c8aa46637771a1b01949d680"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_start;Register Addresses: 143[15:0];spare2_tg. This is used for illum_en. Enabled throughout a subframe.  <a href="#adf94f254c8aa46637771a1b01949d680">More...</a><br /></td></tr>
<tr class="separator:adf94f254c8aa46637771a1b01949d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70082ca9b2affbe66ae355c3f66df5cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a70082ca9b2affbe66ae355c3f66df5cb">tg_illumen_end</a></td></tr>
<tr class="memdesc:a70082ca9b2affbe66ae355c3f66df5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_end;Register Addresses: 144[15:0];Ending after the 8192+ 250 samples apx.  <a href="#a70082ca9b2affbe66ae355c3f66df5cb">More...</a><br /></td></tr>
<tr class="separator:a70082ca9b2affbe66ae355c3f66df5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf64985550cfe24cc722d40ab011be5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5cf64985550cfe24cc722d40ab011be5">tg_illumen_mask_start</a></td></tr>
<tr class="memdesc:a5cf64985550cfe24cc722d40ab011be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_mask_start;Register Addresses: 156[11:0];spare2_mask. By default the mask is programmed till num_avg_iq only.  <a href="#a5cf64985550cfe24cc722d40ab011be5">More...</a><br /></td></tr>
<tr class="separator:a5cf64985550cfe24cc722d40ab011be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45af1b39e7f8d73bece88e66f68de06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af45af1b39e7f8d73bece88e66f68de06">tg_illumen_mask_end</a></td></tr>
<tr class="memdesc:af45af1b39e7f8d73bece88e66f68de06"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_mask_end;Register Addresses: 156[23:12];  <a href="#af45af1b39e7f8d73bece88e66f68de06">More...</a><br /></td></tr>
<tr class="separator:af45af1b39e7f8d73bece88e66f68de06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9a28eaeb59586d08377edb39dde6a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abe9a28eaeb59586d08377edb39dde6a8">tg_afe_rst_start</a></td></tr>
<tr class="memdesc:abe9a28eaeb59586d08377edb39dde6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_afe_rst_start;Register Addresses: 131[15:0];demod_reset. Mask is programmed such that it comes every subframe.  <a href="#abe9a28eaeb59586d08377edb39dde6a8">More...</a><br /></td></tr>
<tr class="separator:abe9a28eaeb59586d08377edb39dde6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc508beaa4d4a7284b224406c1c97dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abc508beaa4d4a7284b224406c1c97dee">tg_afe_rst_end</a></td></tr>
<tr class="memdesc:abc508beaa4d4a7284b224406c1c97dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_afe_rst_end;Register Addresses: 132[15:0];  <a href="#abc508beaa4d4a7284b224406c1c97dee">More...</a><br /></td></tr>
<tr class="separator:abc508beaa4d4a7284b224406c1c97dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a60b0f7f4db214f884dd21be76e47d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0a60b0f7f4db214f884dd21be76e47d1">tg_seq_int_start</a></td></tr>
<tr class="memdesc:a0a60b0f7f4db214f884dd21be76e47d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_start;Register Addresses: 133[15:0];interrupt. Only happens in first subframe due to the mask programming  <a href="#a0a60b0f7f4db214f884dd21be76e47d1">More...</a><br /></td></tr>
<tr class="separator:a0a60b0f7f4db214f884dd21be76e47d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d64a1d13384ed3b40bab6024a15bb75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5d64a1d13384ed3b40bab6024a15bb75">tg_seq_int_end</a></td></tr>
<tr class="memdesc:a5d64a1d13384ed3b40bab6024a15bb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_end;Register Addresses: 134[15:0];  <a href="#a5d64a1d13384ed3b40bab6024a15bb75">More...</a><br /></td></tr>
<tr class="separator:a5d64a1d13384ed3b40bab6024a15bb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a3244c947bb01cc57e706cd81ec0e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a54a3244c947bb01cc57e706cd81ec0e2">tg_capture_start</a></td></tr>
<tr class="memdesc:a54a3244c947bb01cc57e706cd81ec0e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_start;Register Addresses: 135[15:0];capture_tg_channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800  <a href="#a54a3244c947bb01cc57e706cd81ec0e2">More...</a><br /></td></tr>
<tr class="separator:a54a3244c947bb01cc57e706cd81ec0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61bb2d508902da5f6189058aaa7a21d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a61bb2d508902da5f6189058aaa7a21d5">tg_capture_end</a></td></tr>
<tr class="memdesc:a61bb2d508902da5f6189058aaa7a21d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_end;Register Addresses: 136[15:0];  <a href="#a61bb2d508902da5f6189058aaa7a21d5">More...</a><br /></td></tr>
<tr class="separator:a61bb2d508902da5f6189058aaa7a21d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb0bde768833ea431ed687d71f7b7cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0bb0bde768833ea431ed687d71f7b7cf">tg_ovl_window_start</a></td></tr>
<tr class="memdesc:a0bb0bde768833ea431ed687d71f7b7cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_start;Register Addresses: 137[15:0];ovl_sample. During this time period only ovl is sampled. This exists for only for subframes till the num_avg.  <a href="#a0bb0bde768833ea431ed687d71f7b7cf">More...</a><br /></td></tr>
<tr class="separator:a0bb0bde768833ea431ed687d71f7b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde33d8e7e972a532373fabf602af1e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#afde33d8e7e972a532373fabf602af1e2">tg_ovl_window_end</a></td></tr>
<tr class="memdesc:afde33d8e7e972a532373fabf602af1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_end;Register Addresses: 138[15:0];  <a href="#afde33d8e7e972a532373fabf602af1e2">More...</a><br /></td></tr>
<tr class="separator:afde33d8e7e972a532373fabf602af1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ac2d988d3463d49c708505b9d10e38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab1ac2d988d3463d49c708505b9d10e38">tg_calc_start</a></td></tr>
<tr class="memdesc:ab1ac2d988d3463d49c708505b9d10e38"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_start;Register Addresses: 145[15:0];pdn_dyn_tg. This signal exists roughly from early_fvd start till end of the computation. The mask is programmed such that this only comes in the num_avg sub-frame. Programmed such that it will work even if the frequency changes in both direction.  <a href="#ab1ac2d988d3463d49c708505b9d10e38">More...</a><br /></td></tr>
<tr class="separator:ab1ac2d988d3463d49c708505b9d10e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853eb6fac21dd74584680fe828477be8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a853eb6fac21dd74584680fe828477be8">tg_calc_end</a></td></tr>
<tr class="memdesc:a853eb6fac21dd74584680fe828477be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_end;Register Addresses: 146[15:0];  <a href="#a853eb6fac21dd74584680fe828477be8">More...</a><br /></td></tr>
<tr class="separator:a853eb6fac21dd74584680fe828477be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e552798736ae98ba96bc672fc5f46d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8e552798736ae98ba96bc672fc5f46d4">tg_dynpdn_start</a></td></tr>
<tr class="memdesc:a8e552798736ae98ba96bc672fc5f46d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_start;Register Addresses: 147[15:0];pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq.  <a href="#a8e552798736ae98ba96bc672fc5f46d4">More...</a><br /></td></tr>
<tr class="separator:a8e552798736ae98ba96bc672fc5f46d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c8582f0bd644163e48032cf137ffc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a97c8582f0bd644163e48032cf137ffc2">tg_dynpdn_end</a></td></tr>
<tr class="memdesc:a97c8582f0bd644163e48032cf137ffc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_end;Register Addresses: 148[15:0];  <a href="#a97c8582f0bd644163e48032cf137ffc2">More...</a><br /></td></tr>
<tr class="separator:a97c8582f0bd644163e48032cf137ffc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a07f581e0aea372246d40ab03ef4b5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6a07f581e0aea372246d40ab03ef4b5d">tg_seq_int_mask_start</a></td></tr>
<tr class="memdesc:a6a07f581e0aea372246d40ab03ef4b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_mask_start;Register Addresses: 151[11:0];interrupt. Comes only in first (num:0) subframe.  <a href="#a6a07f581e0aea372246d40ab03ef4b5d">More...</a><br /></td></tr>
<tr class="separator:a6a07f581e0aea372246d40ab03ef4b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362b1ed95fa8607822bec7117134619c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a362b1ed95fa8607822bec7117134619c">tg_seq_int_mask_end</a></td></tr>
<tr class="memdesc:a362b1ed95fa8607822bec7117134619c"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_mask_end;Register Addresses: 151[23:12];  <a href="#a362b1ed95fa8607822bec7117134619c">More...</a><br /></td></tr>
<tr class="separator:a362b1ed95fa8607822bec7117134619c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943365fa49060742fa49602a1700821c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a943365fa49060742fa49602a1700821c">tg_capture_mask_start</a></td></tr>
<tr class="memdesc:a943365fa49060742fa49602a1700821c"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_mask_start;Register Addresses: 152[11:0];capture_tg_channel. By default comes only in the num_avg subchannel. This mask is configurable by user only if dis_tg_aconf = '1'.  <a href="#a943365fa49060742fa49602a1700821c">More...</a><br /></td></tr>
<tr class="separator:a943365fa49060742fa49602a1700821c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade793e58a1728490c89346e2ecaf2914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ade793e58a1728490c89346e2ecaf2914">tg_capture_mask_end</a></td></tr>
<tr class="memdesc:ade793e58a1728490c89346e2ecaf2914"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_mask_end;Register Addresses: 152[23:12];  <a href="#ade793e58a1728490c89346e2ecaf2914">More...</a><br /></td></tr>
<tr class="separator:ade793e58a1728490c89346e2ecaf2914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990dca0856bffa9f6b8050a0630583bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a990dca0856bffa9f6b8050a0630583bc">tg_ovl_window_mask_start</a></td></tr>
<tr class="memdesc:a990dca0856bffa9f6b8050a0630583bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_mask_start;Register Addresses: 153[11:0];ovl_sample. This exits till num_avg subframe.  <a href="#a990dca0856bffa9f6b8050a0630583bc">More...</a><br /></td></tr>
<tr class="separator:a990dca0856bffa9f6b8050a0630583bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4f1ad9cea554d2ab16e0808ac25b49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aec4f1ad9cea554d2ab16e0808ac25b49">tg_ovl_window_mask_end</a></td></tr>
<tr class="memdesc:aec4f1ad9cea554d2ab16e0808ac25b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_mask_end;Register Addresses: 153[23:12];  <a href="#aec4f1ad9cea554d2ab16e0808ac25b49">More...</a><br /></td></tr>
<tr class="separator:aec4f1ad9cea554d2ab16e0808ac25b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff23a0f85b17bf4808705d0231a719f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#afff23a0f85b17bf4808705d0231a719f">tg_calc_mask_start</a></td></tr>
<tr class="memdesc:afff23a0f85b17bf4808705d0231a719f"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_mask_start;Register Addresses: 157[11:0];Mask for pdn_dyn_tg. Only enabled during num_avg subframe.  <a href="#afff23a0f85b17bf4808705d0231a719f">More...</a><br /></td></tr>
<tr class="separator:afff23a0f85b17bf4808705d0231a719f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2457d824429320efe1f38d56ba0a17e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac2457d824429320efe1f38d56ba0a17e">tg_calc_mask_end</a></td></tr>
<tr class="memdesc:ac2457d824429320efe1f38d56ba0a17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_mask_end;Register Addresses: 157[23:12];  <a href="#ac2457d824429320efe1f38d56ba0a17e">More...</a><br /></td></tr>
<tr class="separator:ac2457d824429320efe1f38d56ba0a17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cd0f8b97af20f554e11b34982aba81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a56cd0f8b97af20f554e11b34982aba81">tg_dynpdn_mask_start</a></td></tr>
<tr class="memdesc:a56cd0f8b97af20f554e11b34982aba81"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_mask_start;Register Addresses: 158[11:0];Mask for pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq. Enabled till num_avg subframe.  <a href="#a56cd0f8b97af20f554e11b34982aba81">More...</a><br /></td></tr>
<tr class="separator:a56cd0f8b97af20f554e11b34982aba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0bc00c21546c38705ff42eba70230f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4e0bc00c21546c38705ff42eba70230f">tg_dynpdn_mask_end</a></td></tr>
<tr class="memdesc:a4e0bc00c21546c38705ff42eba70230f"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_mask_end;Register Addresses: 158[23:12];  <a href="#a4e0bc00c21546c38705ff42eba70230f">More...</a><br /></td></tr>
<tr class="separator:a4e0bc00c21546c38705ff42eba70230f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa127e2bb97659c3f7771f2caa204aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5aa127e2bb97659c3f7771f2caa204aa">en_sequencer</a></td></tr>
<tr class="memdesc:a5aa127e2bb97659c3f7771f2caa204aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_sequencer;Register Addresses: 20[16:16];clock gates the logic for sequencer normally. This bit is used to enable sequencer.  <a href="#a5aa127e2bb97659c3f7771f2caa204aa">More...</a><br /></td></tr>
<tr class="separator:a5aa127e2bb97659c3f7771f2caa204aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47b657b57e126c79e8ad13251ef8695"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac47b657b57e126c79e8ad13251ef8695">en_processor_values</a></td></tr>
<tr class="memdesc:ac47b657b57e126c79e8ad13251ef8695"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_processor_values;Register Addresses: 20[17:17];Uses processor values instead of register values.  <a href="#ac47b657b57e126c79e8ad13251ef8695">More...</a><br /></td></tr>
<tr class="separator:ac47b657b57e126c79e8ad13251ef8695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66aabf74083c7c779d82766da1c15fd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a66aabf74083c7c779d82766da1c15fd3">status_in_reg</a></td></tr>
<tr class="memdesc:a66aabf74083c7c779d82766da1c15fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">status_in_reg;Register Addresses: 20[18:18];the register is used to control the program flow in CPU  <a href="#a66aabf74083c7c779d82766da1c15fd3">More...</a><br /></td></tr>
<tr class="separator:a66aabf74083c7c779d82766da1c15fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa862ca09860e4a8cec1095a9fa0b01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aaaa862ca09860e4a8cec1095a9fa0b01">mux_sel_compin</a></td></tr>
<tr class="memdesc:aaaa862ca09860e4a8cec1095a9fa0b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">mux_sel_compin;Register Addresses: 19[2:0];choses the value used for comp_a register in cpu.;Following are the choices.;phase_out_fsm;dealiased_kb_fsm;dealiased_distance;confidence  <a href="#aaaa862ca09860e4a8cec1095a9fa0b01">More...</a><br /></td></tr>
<tr class="separator:aaaa862ca09860e4a8cec1095a9fa0b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b3c106a182638bcba57fce98249057"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a66b3c106a182638bcba57fce98249057">compare_reg1</a></td></tr>
<tr class="memdesc:a66b3c106a182638bcba57fce98249057"><td class="mdescLeft">&#160;</td><td class="mdescRight">compare_reg1;Register Addresses: 19[18:3];  <a href="#a66b3c106a182638bcba57fce98249057">More...</a><br /></td></tr>
<tr class="separator:a66b3c106a182638bcba57fce98249057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0464b8aa844fc67e319b0d41a599d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad0464b8aa844fc67e319b0d41a599d92">compare_reg2</a></td></tr>
<tr class="memdesc:ad0464b8aa844fc67e319b0d41a599d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">compare_reg2;Register Addresses: 20[15:0];  <a href="#ad0464b8aa844fc67e319b0d41a599d92">More...</a><br /></td></tr>
<tr class="separator:ad0464b8aa844fc67e319b0d41a599d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db3e8eb7993d00d2969311c9407e4f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2db3e8eb7993d00d2969311c9407e4f0">dis_interrupt</a></td></tr>
<tr class="memdesc:a2db3e8eb7993d00d2969311c9407e4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_interrupt;Register Addresses: 20[19:19];Disables the interrupt which triggers processor. Does not clock gate processor though.  <a href="#a2db3e8eb7993d00d2969311c9407e4f0">More...</a><br /></td></tr>
<tr class="separator:a2db3e8eb7993d00d2969311c9407e4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0a2183e0efe165980fcf47ffeeec76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8f0a2183e0efe165980fcf47ffeeec76">command0</a></td></tr>
<tr class="memdesc:a8f0a2183e0efe165980fcf47ffeeec76"><td class="mdescLeft">&#160;</td><td class="mdescRight">command0;Register Addresses: 21[11:0];NOP for 99 cycles  <a href="#a8f0a2183e0efe165980fcf47ffeeec76">More...</a><br /></td></tr>
<tr class="separator:a8f0a2183e0efe165980fcf47ffeeec76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab467fd102aeb9c253099fcc2dadf1b50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab467fd102aeb9c253099fcc2dadf1b50">command1</a></td></tr>
<tr class="memdesc:ab467fd102aeb9c253099fcc2dadf1b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">command1;Register Addresses: 21[23:12];enable intrinsic-xtalk  <a href="#ab467fd102aeb9c253099fcc2dadf1b50">More...</a><br /></td></tr>
<tr class="separator:ab467fd102aeb9c253099fcc2dadf1b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed26bc378310752c75ab2a494d349a7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aed26bc378310752c75ab2a494d349a7e">command2</a></td></tr>
<tr class="memdesc:aed26bc378310752c75ab2a494d349a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">command2;Register Addresses: 22[11:0];disable intrinsic xtalk  <a href="#aed26bc378310752c75ab2a494d349a7e">More...</a><br /></td></tr>
<tr class="separator:aed26bc378310752c75ab2a494d349a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89699ece57124e83677abb74fc6e12ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a89699ece57124e83677abb74fc6e12ed">command3</a></td></tr>
<tr class="memdesc:a89699ece57124e83677abb74fc6e12ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">command3;Register Addresses: 22[23:12];Direct go to the first line  <a href="#a89699ece57124e83677abb74fc6e12ed">More...</a><br /></td></tr>
<tr class="separator:a89699ece57124e83677abb74fc6e12ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d75c4085fce9ed59248333a9794f598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6d75c4085fce9ed59248333a9794f598">command4</a></td></tr>
<tr class="memdesc:a6d75c4085fce9ed59248333a9794f598"><td class="mdescLeft">&#160;</td><td class="mdescRight">command4;Register Addresses: 23[11:0];  <a href="#a6d75c4085fce9ed59248333a9794f598">More...</a><br /></td></tr>
<tr class="separator:a6d75c4085fce9ed59248333a9794f598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf72d48f4b09c4ae74943640c21e7f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3bf72d48f4b09c4ae74943640c21e7f2">command5</a></td></tr>
<tr class="memdesc:a3bf72d48f4b09c4ae74943640c21e7f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">command5;Register Addresses: 23[23:12];  <a href="#a3bf72d48f4b09c4ae74943640c21e7f2">More...</a><br /></td></tr>
<tr class="separator:a3bf72d48f4b09c4ae74943640c21e7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a0ddc43fbfdd673bfd3fd794e6205c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa0a0ddc43fbfdd673bfd3fd794e6205c">command6</a></td></tr>
<tr class="memdesc:aa0a0ddc43fbfdd673bfd3fd794e6205c"><td class="mdescLeft">&#160;</td><td class="mdescRight">command6;Register Addresses: 24[11:0];  <a href="#aa0a0ddc43fbfdd673bfd3fd794e6205c">More...</a><br /></td></tr>
<tr class="separator:aa0a0ddc43fbfdd673bfd3fd794e6205c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f75ef646ef57b564c401756f6a32531"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5f75ef646ef57b564c401756f6a32531">command7</a></td></tr>
<tr class="memdesc:a5f75ef646ef57b564c401756f6a32531"><td class="mdescLeft">&#160;</td><td class="mdescRight">command7;Register Addresses: 24[23:12];  <a href="#a5f75ef646ef57b564c401756f6a32531">More...</a><br /></td></tr>
<tr class="separator:a5f75ef646ef57b564c401756f6a32531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1ee1c323057d120e63bdc578a077c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ace1ee1c323057d120e63bdc578a077c5">command8</a></td></tr>
<tr class="memdesc:ace1ee1c323057d120e63bdc578a077c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">command8;Register Addresses: 25[11:0];  <a href="#ace1ee1c323057d120e63bdc578a077c5">More...</a><br /></td></tr>
<tr class="separator:ace1ee1c323057d120e63bdc578a077c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b64854b22e45043f666d9c7857b2b56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5b64854b22e45043f666d9c7857b2b56">command9</a></td></tr>
<tr class="memdesc:a5b64854b22e45043f666d9c7857b2b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">command9;Register Addresses: 25[23:12];  <a href="#a5b64854b22e45043f666d9c7857b2b56">More...</a><br /></td></tr>
<tr class="separator:a5b64854b22e45043f666d9c7857b2b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfb55fd85ac862b110a12f2f23eb699"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a9bfb55fd85ac862b110a12f2f23eb699">command10</a></td></tr>
<tr class="memdesc:a9bfb55fd85ac862b110a12f2f23eb699"><td class="mdescLeft">&#160;</td><td class="mdescRight">command10;Register Addresses: 26[11:0];  <a href="#a9bfb55fd85ac862b110a12f2f23eb699">More...</a><br /></td></tr>
<tr class="separator:a9bfb55fd85ac862b110a12f2f23eb699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680960aa51d5071409841500cf79fac7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a680960aa51d5071409841500cf79fac7">command11</a></td></tr>
<tr class="memdesc:a680960aa51d5071409841500cf79fac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">command11;Register Addresses: 26[23:12];  <a href="#a680960aa51d5071409841500cf79fac7">More...</a><br /></td></tr>
<tr class="separator:a680960aa51d5071409841500cf79fac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263ffae0bb0286bbacaa5000628f41df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a263ffae0bb0286bbacaa5000628f41df">command12</a></td></tr>
<tr class="memdesc:a263ffae0bb0286bbacaa5000628f41df"><td class="mdescLeft">&#160;</td><td class="mdescRight">command12;Register Addresses: 27[11:0];  <a href="#a263ffae0bb0286bbacaa5000628f41df">More...</a><br /></td></tr>
<tr class="separator:a263ffae0bb0286bbacaa5000628f41df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074ece9b8b246318b5f57448d29c1474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a074ece9b8b246318b5f57448d29c1474">command13</a></td></tr>
<tr class="memdesc:a074ece9b8b246318b5f57448d29c1474"><td class="mdescLeft">&#160;</td><td class="mdescRight">command13;Register Addresses: 27[23:12];  <a href="#a074ece9b8b246318b5f57448d29c1474">More...</a><br /></td></tr>
<tr class="separator:a074ece9b8b246318b5f57448d29c1474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5cea2e83529be09c4cb484edc3a8163"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae5cea2e83529be09c4cb484edc3a8163">command14</a></td></tr>
<tr class="memdesc:ae5cea2e83529be09c4cb484edc3a8163"><td class="mdescLeft">&#160;</td><td class="mdescRight">command14;Register Addresses: 28[11:0];  <a href="#ae5cea2e83529be09c4cb484edc3a8163">More...</a><br /></td></tr>
<tr class="separator:ae5cea2e83529be09c4cb484edc3a8163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7f9c4279808c041096d4b2b7f3d44a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6b7f9c4279808c041096d4b2b7f3d44a">command15</a></td></tr>
<tr class="memdesc:a6b7f9c4279808c041096d4b2b7f3d44a"><td class="mdescLeft">&#160;</td><td class="mdescRight">command15;Register Addresses: 28[23:12];  <a href="#a6b7f9c4279808c041096d4b2b7f3d44a">More...</a><br /></td></tr>
<tr class="separator:a6b7f9c4279808c041096d4b2b7f3d44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1165c37fd9c29c5d036651597fee639"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa1165c37fd9c29c5d036651597fee639">command16</a></td></tr>
<tr class="memdesc:aa1165c37fd9c29c5d036651597fee639"><td class="mdescLeft">&#160;</td><td class="mdescRight">command16;Register Addresses: 29[11:0];  <a href="#aa1165c37fd9c29c5d036651597fee639">More...</a><br /></td></tr>
<tr class="separator:aa1165c37fd9c29c5d036651597fee639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed3c3a38ee26317db4c08fd08bf58c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3ed3c3a38ee26317db4c08fd08bf58c3">command17</a></td></tr>
<tr class="memdesc:a3ed3c3a38ee26317db4c08fd08bf58c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">command17;Register Addresses: 29[23:12];  <a href="#a3ed3c3a38ee26317db4c08fd08bf58c3">More...</a><br /></td></tr>
<tr class="separator:a3ed3c3a38ee26317db4c08fd08bf58c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1a67503b4b7b9e5de9035c105615ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6a1a67503b4b7b9e5de9035c105615ca">command18</a></td></tr>
<tr class="memdesc:a6a1a67503b4b7b9e5de9035c105615ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">command18;Register Addresses: 30[11:0];  <a href="#a6a1a67503b4b7b9e5de9035c105615ca">More...</a><br /></td></tr>
<tr class="separator:a6a1a67503b4b7b9e5de9035c105615ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78d7ff66db69a0ae173890e9e777b2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac78d7ff66db69a0ae173890e9e777b2f">command19</a></td></tr>
<tr class="memdesc:ac78d7ff66db69a0ae173890e9e777b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">command19;Register Addresses: 30[23:12];  <a href="#ac78d7ff66db69a0ae173890e9e777b2f">More...</a><br /></td></tr>
<tr class="separator:ac78d7ff66db69a0ae173890e9e777b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe99c7a5fffb295c9922f8c28ab99a96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#afe99c7a5fffb295c9922f8c28ab99a96">force_scale_val</a></td></tr>
<tr class="memdesc:afe99c7a5fffb295c9922f8c28ab99a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">force_scale_val;Register Addresses: 46[2:0];Uses this scale value if disable_auto_scale is programmed. This scale value is also used during any xtalk calibration even if disable_auto_scale is not applied. Default is '0', which means 24bit demod is taken as it is giving maximum accuracy.  <a href="#afe99c7a5fffb295c9922f8c28ab99a96">More...</a><br /></td></tr>
<tr class="separator:afe99c7a5fffb295c9922f8c28ab99a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a537a29f35952186fdc28d06cee3529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7a537a29f35952186fdc28d06cee3529">dis_auto_scale</a></td></tr>
<tr class="memdesc:a7a537a29f35952186fdc28d06cee3529"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_auto_scale;Register Addresses: 46[3:3];  <a href="#a7a537a29f35952186fdc28d06cee3529">More...</a><br /></td></tr>
<tr class="separator:a7a537a29f35952186fdc28d06cee3529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf64206b57b26fb7a65e15dc2e6ccda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2cf64206b57b26fb7a65e15dc2e6ccda">disable_conf_rescale</a></td></tr>
<tr class="memdesc:a2cf64206b57b26fb7a65e15dc2e6ccda"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable_conf_rescale;Register Addresses: 46[13:13];This a mostly a debug register.. When this is set auto_scaled confidence doesn't rescale back. Even when force_scale_val is there, it doesn't rescale. This bit may be set along with force_scale_val to see the effect of confidence scaling.  <a href="#a2cf64206b57b26fb7a65e15dc2e6ccda">More...</a><br /></td></tr>
<tr class="separator:a2cf64206b57b26fb7a65e15dc2e6ccda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e7f3df0ffecc327ff9c141797a523a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a60e7f3df0ffecc327ff9c141797a523a">int_xtalk_calib</a></td></tr>
<tr class="memdesc:a60e7f3df0ffecc327ff9c141797a523a"><td class="mdescLeft">&#160;</td><td class="mdescRight">int_xtalk_calib;Register Addresses: 46[4:4];Puts the device into intrinsic calibration mode.  <a href="#a60e7f3df0ffecc327ff9c141797a523a">More...</a><br /></td></tr>
<tr class="separator:a60e7f3df0ffecc327ff9c141797a523a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b64e27fde47db7e3553055be4a2328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a83b64e27fde47db7e3553055be4a2328">xtalk_filt_time_const</a></td></tr>
<tr class="memdesc:a83b64e27fde47db7e3553055be4a2328"><td class="mdescLeft">&#160;</td><td class="mdescRight">xtalk_filt_time_const;Register Addresses: 46[23:20];Time constant during crosstalk filtering. Higher the time constant slower the filtering is.  <a href="#a83b64e27fde47db7e3553055be4a2328">More...</a><br /></td></tr>
<tr class="separator:a83b64e27fde47db7e3553055be4a2328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202e9df2cea455c7912307966fcc55ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a202e9df2cea455c7912307966fcc55ec">use_xtalk_filt_int</a></td></tr>
<tr class="memdesc:a202e9df2cea455c7912307966fcc55ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_filt_int;Register Addresses: 46[5:5];Whehter to use filter or direct sampling for intrinsic crosstalk.  <a href="#a202e9df2cea455c7912307966fcc55ec">More...</a><br /></td></tr>
<tr class="separator:a202e9df2cea455c7912307966fcc55ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52eabf99587324f45d95c70ed4b2b2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad52eabf99587324f45d95c70ed4b2b2e">use_xtalk_reg_int</a></td></tr>
<tr class="memdesc:ad52eabf99587324f45d95c70ed4b2b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_reg_int;Register Addresses: 46[6:6];Whether to use register or filter/sample for intrinsic.  <a href="#ad52eabf99587324f45d95c70ed4b2b2e">More...</a><br /></td></tr>
<tr class="separator:ad52eabf99587324f45d95c70ed4b2b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2f6aa9624f013658f7cf7a08d1f0a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aae2f6aa9624f013658f7cf7a08d1f0a9">iq_read_data_sel</a></td></tr>
<tr class="memdesc:aae2f6aa9624f013658f7cf7a08d1f0a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">iq_read_data_sel;Register Addresses: 46[11:9];mux used to chose which of the xtalk register is being read out.;;010 &ndash; raw_i/q;000 &ndash; intrinsic_xtalk;001 &ndash; optical_xtalk  <a href="#aae2f6aa9624f013658f7cf7a08d1f0a9">More...</a><br /></td></tr>
<tr class="separator:aae2f6aa9624f013658f7cf7a08d1f0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87864da6c35bed7c34ebf5f26ba4513"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae87864da6c35bed7c34ebf5f26ba4513">iphase_xtalk</a></td></tr>
<tr class="memdesc:ae87864da6c35bed7c34ebf5f26ba4513"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk;Register Addresses: 59[23:0];  <a href="#ae87864da6c35bed7c34ebf5f26ba4513">More...</a><br /></td></tr>
<tr class="separator:ae87864da6c35bed7c34ebf5f26ba4513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94d98dfb26313a9d32c5c2c0c673693"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad94d98dfb26313a9d32c5c2c0c673693">qphase_xtalk</a></td></tr>
<tr class="memdesc:ad94d98dfb26313a9d32c5c2c0c673693"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk;Register Addresses: 60[23:0];  <a href="#ad94d98dfb26313a9d32c5c2c0c673693">More...</a><br /></td></tr>
<tr class="separator:ad94d98dfb26313a9d32c5c2c0c673693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff4e2c6f9916202d0e3d82974b15e92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#acff4e2c6f9916202d0e3d82974b15e92">int_xtalk_reg_scale</a></td></tr>
<tr class="memdesc:acff4e2c6f9916202d0e3d82974b15e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">int_xtalk_reg_scale;Register Addresses: 46[16:14];allows scaling of the meaning of ixtalk register. 0- 2^0, 2^1, 2^2, 2^3 etc.  <a href="#acff4e2c6f9916202d0e3d82974b15e92">More...</a><br /></td></tr>
<tr class="separator:acff4e2c6f9916202d0e3d82974b15e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af885fac652ff2f4e994d1b3a5284dca1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af885fac652ff2f4e994d1b3a5284dca1">iphase_xtalk_int_reg</a></td></tr>
<tr class="memdesc:af885fac652ff2f4e994d1b3a5284dca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_int_reg;Register Addresses: 61[15:0];inphase component for intrinsic xtalk  <a href="#af885fac652ff2f4e994d1b3a5284dca1">More...</a><br /></td></tr>
<tr class="separator:af885fac652ff2f4e994d1b3a5284dca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d09c6f98abea5bc6b0712eb5218453"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae7d09c6f98abea5bc6b0712eb5218453">qphase_xtalk_int_reg</a></td></tr>
<tr class="memdesc:ae7d09c6f98abea5bc6b0712eb5218453"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_int_reg;Register Addresses: 62[15:0];quadrature component for intrinsic xtalk  <a href="#ae7d09c6f98abea5bc6b0712eb5218453">More...</a><br /></td></tr>
<tr class="separator:ae7d09c6f98abea5bc6b0712eb5218453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9beada413a32d63b80f9bf3630045eef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a9beada413a32d63b80f9bf3630045eef">illum_xtalk_calib</a></td></tr>
<tr class="memdesc:a9beada413a32d63b80f9bf3630045eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_xtalk_calib;Register Addresses: 46[12:12];puts the device into optical calibration mode.  <a href="#a9beada413a32d63b80f9bf3630045eef">More...</a><br /></td></tr>
<tr class="separator:a9beada413a32d63b80f9bf3630045eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92394965d2a4ebd5a540ae43a9a19403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a92394965d2a4ebd5a540ae43a9a19403">illum_xtalk_reg_scale</a></td></tr>
<tr class="memdesc:a92394965d2a4ebd5a540ae43a9a19403"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_xtalk_reg_scale;Register Addresses: 46[19:17];allows scaling of the meaning of oxtalk register. 0- 2^0, 2^2, 2^4, 2^8.  <a href="#a92394965d2a4ebd5a540ae43a9a19403">More...</a><br /></td></tr>
<tr class="separator:a92394965d2a4ebd5a540ae43a9a19403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9096cc1e59abbb9f3c021e1a9f48e254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a9096cc1e59abbb9f3c021e1a9f48e254">use_xtalk_filt_illum</a></td></tr>
<tr class="memdesc:a9096cc1e59abbb9f3c021e1a9f48e254"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_filt_illum;Register Addresses: 46[7:7];  <a href="#a9096cc1e59abbb9f3c021e1a9f48e254">More...</a><br /></td></tr>
<tr class="separator:a9096cc1e59abbb9f3c021e1a9f48e254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e814f9c862979bd9134cbe3cd740d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac7e814f9c862979bd9134cbe3cd740d1">use_xtalk_reg_illum</a></td></tr>
<tr class="memdesc:ac7e814f9c862979bd9134cbe3cd740d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_reg_illum;Register Addresses: 46[8:8];For optical default is to use the register values.  <a href="#ac7e814f9c862979bd9134cbe3cd740d1">More...</a><br /></td></tr>
<tr class="separator:ac7e814f9c862979bd9134cbe3cd740d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d4c916abb826b6bb45114cca2ebe96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a08d4c916abb826b6bb45114cca2ebe96">iphase_xtalk_reg_hdr0_tx0</a></td></tr>
<tr class="memdesc:a08d4c916abb826b6bb45114cca2ebe96"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr0_tx0;Register Addresses: 47[15:0];inphase component of the xtalk for hdr0/led0  <a href="#a08d4c916abb826b6bb45114cca2ebe96">More...</a><br /></td></tr>
<tr class="separator:a08d4c916abb826b6bb45114cca2ebe96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37008e1b0c91614c3aa483d683d20f93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a37008e1b0c91614c3aa483d683d20f93">qphase_xtalk_reg_hdr0_tx0</a></td></tr>
<tr class="memdesc:a37008e1b0c91614c3aa483d683d20f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr0_tx0;Register Addresses: 48[15:0];quadrature component of the xtalk for hdr0/led0  <a href="#a37008e1b0c91614c3aa483d683d20f93">More...</a><br /></td></tr>
<tr class="separator:a37008e1b0c91614c3aa483d683d20f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fab5a5b19baca26a16000bf2df02002"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7fab5a5b19baca26a16000bf2df02002">iphase_xtalk_reg_hdr1_tx0</a></td></tr>
<tr class="memdesc:a7fab5a5b19baca26a16000bf2df02002"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr1_tx0;Register Addresses: 49[15:0];  <a href="#a7fab5a5b19baca26a16000bf2df02002">More...</a><br /></td></tr>
<tr class="separator:a7fab5a5b19baca26a16000bf2df02002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa43b99529475a32879117d1a05285ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#afa43b99529475a32879117d1a05285ca">qphase_xtalk_reg_hdr1_tx0</a></td></tr>
<tr class="memdesc:afa43b99529475a32879117d1a05285ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr1_tx0;Register Addresses: 50[15:0];  <a href="#afa43b99529475a32879117d1a05285ca">More...</a><br /></td></tr>
<tr class="separator:afa43b99529475a32879117d1a05285ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897d8a5ef0a4d37b24e20276eb51a952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a897d8a5ef0a4d37b24e20276eb51a952">iphase_xtalk_reg_hdr0_tx1</a></td></tr>
<tr class="memdesc:a897d8a5ef0a4d37b24e20276eb51a952"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr0_tx1;Register Addresses: 51[15:0];  <a href="#a897d8a5ef0a4d37b24e20276eb51a952">More...</a><br /></td></tr>
<tr class="separator:a897d8a5ef0a4d37b24e20276eb51a952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52319d30260b679a9d5f7cdbba2a02c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a52319d30260b679a9d5f7cdbba2a02c8">qphase_xtalk_reg_hdr0_tx1</a></td></tr>
<tr class="memdesc:a52319d30260b679a9d5f7cdbba2a02c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr0_tx1;Register Addresses: 52[15:0];  <a href="#a52319d30260b679a9d5f7cdbba2a02c8">More...</a><br /></td></tr>
<tr class="separator:a52319d30260b679a9d5f7cdbba2a02c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c224172ff25332ec86b202ce405407"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af9c224172ff25332ec86b202ce405407">iphase_xtalk_reg_hdr1_tx1</a></td></tr>
<tr class="memdesc:af9c224172ff25332ec86b202ce405407"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr1_tx1;Register Addresses: 53[15:0];  <a href="#af9c224172ff25332ec86b202ce405407">More...</a><br /></td></tr>
<tr class="separator:af9c224172ff25332ec86b202ce405407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5f4bb0aaa58ed3a96bb2740eb6287e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0d5f4bb0aaa58ed3a96bb2740eb6287e">qphase_xtalk_reg_hdr1_tx1</a></td></tr>
<tr class="memdesc:a0d5f4bb0aaa58ed3a96bb2740eb6287e"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr1_tx1;Register Addresses: 54[15:0];  <a href="#a0d5f4bb0aaa58ed3a96bb2740eb6287e">More...</a><br /></td></tr>
<tr class="separator:a0d5f4bb0aaa58ed3a96bb2740eb6287e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ff46f9ece016455819cf6c05e64274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a22ff46f9ece016455819cf6c05e64274">iphase_xtalk_reg_hdr0_tx2</a></td></tr>
<tr class="memdesc:a22ff46f9ece016455819cf6c05e64274"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr0_tx2;Register Addresses: 55[15:0];  <a href="#a22ff46f9ece016455819cf6c05e64274">More...</a><br /></td></tr>
<tr class="separator:a22ff46f9ece016455819cf6c05e64274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b46ec8ae50fe43135774870ab5d5b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae1b46ec8ae50fe43135774870ab5d5b7">qphase_xtalk_reg_hdr0_tx2</a></td></tr>
<tr class="memdesc:ae1b46ec8ae50fe43135774870ab5d5b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr0_tx2;Register Addresses: 56[15:0];  <a href="#ae1b46ec8ae50fe43135774870ab5d5b7">More...</a><br /></td></tr>
<tr class="separator:ae1b46ec8ae50fe43135774870ab5d5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396303672400989a1aecc7b79386b681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a396303672400989a1aecc7b79386b681">iphase_xtalk_reg_hdr1_tx2</a></td></tr>
<tr class="memdesc:a396303672400989a1aecc7b79386b681"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr1_tx2;Register Addresses: 57[15:0];  <a href="#a396303672400989a1aecc7b79386b681">More...</a><br /></td></tr>
<tr class="separator:a396303672400989a1aecc7b79386b681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae788b0ecb140f7ed12299e7f353440f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aae788b0ecb140f7ed12299e7f353440f">qphase_xtalk_reg_hdr1_tx2</a></td></tr>
<tr class="memdesc:aae788b0ecb140f7ed12299e7f353440f"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr1_tx2;Register Addresses: 58[15:0];  <a href="#aae788b0ecb140f7ed12299e7f353440f">More...</a><br /></td></tr>
<tr class="separator:aae788b0ecb140f7ed12299e7f353440f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa5b3119e4fa416a86a3ed22090c1c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5fa5b3119e4fa416a86a3ed22090c1c3">en_temp_xtalk_corr</a></td></tr>
<tr class="memdesc:a5fa5b3119e4fa416a86a3ed22090c1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_temp_xtalk_corr;Register Addresses: 58[16:16];  <a href="#a5fa5b3119e4fa416a86a3ed22090c1c3">More...</a><br /></td></tr>
<tr class="separator:a5fa5b3119e4fa416a86a3ed22090c1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056d6a7717acab1d8915fc3977c0d130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a056d6a7717acab1d8915fc3977c0d130">scale_temp_coeff_xtalk</a></td></tr>
<tr class="memdesc:a056d6a7717acab1d8915fc3977c0d130"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_temp_coeff_xtalk;Register Addresses: 58[19:17];Allows programmability on the temp_coefficients range and precision.  <a href="#a056d6a7717acab1d8915fc3977c0d130">More...</a><br /></td></tr>
<tr class="separator:a056d6a7717acab1d8915fc3977c0d130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50f56c0dff1f2313613badd2e6fc79c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa50f56c0dff1f2313613badd2e6fc79c">temp_coeff_xtalk_iphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:aa50f56c0dff1f2313613badd2e6fc79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr0_tx0;Register Addresses: 56[23:16];  <a href="#aa50f56c0dff1f2313613badd2e6fc79c">More...</a><br /></td></tr>
<tr class="separator:aa50f56c0dff1f2313613badd2e6fc79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fdd9ab86cb15957795111bcf351329"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a89fdd9ab86cb15957795111bcf351329">temp_coeff_xtalk_qphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:a89fdd9ab86cb15957795111bcf351329"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr0_tx0;Register Addresses: 57[23:16];  <a href="#a89fdd9ab86cb15957795111bcf351329">More...</a><br /></td></tr>
<tr class="separator:a89fdd9ab86cb15957795111bcf351329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb62ec5e255c1e55d840526c7708628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4bb62ec5e255c1e55d840526c7708628">temp_coeff_xtalk_iphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:a4bb62ec5e255c1e55d840526c7708628"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr1_tx0;Register Addresses: 94[15:8];  <a href="#a4bb62ec5e255c1e55d840526c7708628">More...</a><br /></td></tr>
<tr class="separator:a4bb62ec5e255c1e55d840526c7708628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ed1ca5150b80c321433123e0b518c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a23ed1ca5150b80c321433123e0b518c7">temp_coeff_xtalk_qphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:a23ed1ca5150b80c321433123e0b518c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr1_tx0;Register Addresses: 96[7:0];  <a href="#a23ed1ca5150b80c321433123e0b518c7">More...</a><br /></td></tr>
<tr class="separator:a23ed1ca5150b80c321433123e0b518c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dff104599587cc06b51acc7dbf06270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2dff104599587cc06b51acc7dbf06270">temp_coeff_xtalk_iphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:a2dff104599587cc06b51acc7dbf06270"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr0_tx1;Register Addresses: 94[23:16];  <a href="#a2dff104599587cc06b51acc7dbf06270">More...</a><br /></td></tr>
<tr class="separator:a2dff104599587cc06b51acc7dbf06270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e734f02f4167d52f64655999810b36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af9e734f02f4167d52f64655999810b36">temp_coeff_xtalk_qphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:af9e734f02f4167d52f64655999810b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr0_tx1;Register Addresses: 96[15:8];  <a href="#af9e734f02f4167d52f64655999810b36">More...</a><br /></td></tr>
<tr class="separator:af9e734f02f4167d52f64655999810b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bb24e516c2fb48e04788bf256465b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a33bb24e516c2fb48e04788bf256465b5">temp_coeff_xtalk_iphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:a33bb24e516c2fb48e04788bf256465b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr1_tx1;Register Addresses: 95[7:0];  <a href="#a33bb24e516c2fb48e04788bf256465b5">More...</a><br /></td></tr>
<tr class="separator:a33bb24e516c2fb48e04788bf256465b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e7e9ccc4101a8a7e5295f6d412e93b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a96e7e9ccc4101a8a7e5295f6d412e93b">temp_coeff_xtalk_qphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:a96e7e9ccc4101a8a7e5295f6d412e93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr1_tx1;Register Addresses: 96[23:16];  <a href="#a96e7e9ccc4101a8a7e5295f6d412e93b">More...</a><br /></td></tr>
<tr class="separator:a96e7e9ccc4101a8a7e5295f6d412e93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824c1488c767ae6ddb8b967d61b8c8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a824c1488c767ae6ddb8b967d61b8c8b3">temp_coeff_xtalk_iphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:a824c1488c767ae6ddb8b967d61b8c8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr0_tx2;Register Addresses: 95[15:8];  <a href="#a824c1488c767ae6ddb8b967d61b8c8b3">More...</a><br /></td></tr>
<tr class="separator:a824c1488c767ae6ddb8b967d61b8c8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cc3027c311e7e089ffc80aace9aba7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a78cc3027c311e7e089ffc80aace9aba7">temp_coeff_xtalk_qphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:a78cc3027c311e7e089ffc80aace9aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr0_tx2;Register Addresses: 97[7:0];  <a href="#a78cc3027c311e7e089ffc80aace9aba7">More...</a><br /></td></tr>
<tr class="separator:a78cc3027c311e7e089ffc80aace9aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b269ecdb6950ec969bb44bf9628a0a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7b269ecdb6950ec969bb44bf9628a0a2">temp_coeff_xtalk_iphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:a7b269ecdb6950ec969bb44bf9628a0a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr1_tx2;Register Addresses: 95[23:16];  <a href="#a7b269ecdb6950ec969bb44bf9628a0a2">More...</a><br /></td></tr>
<tr class="separator:a7b269ecdb6950ec969bb44bf9628a0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb6fd155228499f01bfe1cdbce10dec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4bb6fd155228499f01bfe1cdbce10dec">temp_coeff_xtalk_qphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:a4bb6fd155228499f01bfe1cdbce10dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr1_tx2;Register Addresses: 97[15:8];  <a href="#a4bb6fd155228499f01bfe1cdbce10dec">More...</a><br /></td></tr>
<tr class="separator:a4bb6fd155228499f01bfe1cdbce10dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6d8fb387fbdb1313cd6342e17fd7c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a9f6d8fb387fbdb1313cd6342e17fd7c1">temp_coeff_illum_xtalk_iphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:a9f6d8fb387fbdb1313cd6342e17fd7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr0_tx0;Register Addresses: 54[23:16];  <a href="#a9f6d8fb387fbdb1313cd6342e17fd7c1">More...</a><br /></td></tr>
<tr class="separator:a9f6d8fb387fbdb1313cd6342e17fd7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3077f7cdab46f4b2474567d610139551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3077f7cdab46f4b2474567d610139551">temp_coeff_illum_xtalk_qphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:a3077f7cdab46f4b2474567d610139551"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr0_tx0;Register Addresses: 55[23:16];  <a href="#a3077f7cdab46f4b2474567d610139551">More...</a><br /></td></tr>
<tr class="separator:a3077f7cdab46f4b2474567d610139551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a97abdf69f3ae0a0b5720cb62f541f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab0a97abdf69f3ae0a0b5720cb62f541f">temp_coeff_illum_xtalk_iphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:ab0a97abdf69f3ae0a0b5720cb62f541f"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr1_tx0;Register Addresses: 91[7:0];  <a href="#ab0a97abdf69f3ae0a0b5720cb62f541f">More...</a><br /></td></tr>
<tr class="separator:ab0a97abdf69f3ae0a0b5720cb62f541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad570d0656637d6f3284a3de33d4a6f33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad570d0656637d6f3284a3de33d4a6f33">temp_coeff_illum_xtalk_iphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:ad570d0656637d6f3284a3de33d4a6f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr0_tx1;Register Addresses: 91[15:8];  <a href="#ad570d0656637d6f3284a3de33d4a6f33">More...</a><br /></td></tr>
<tr class="separator:ad570d0656637d6f3284a3de33d4a6f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67341013712bd314b9a3366a0e44eb90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a67341013712bd314b9a3366a0e44eb90">temp_coeff_illum_xtalk_iphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:a67341013712bd314b9a3366a0e44eb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr1_tx1;Register Addresses: 91[23:16];  <a href="#a67341013712bd314b9a3366a0e44eb90">More...</a><br /></td></tr>
<tr class="separator:a67341013712bd314b9a3366a0e44eb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462c6bb266cdb9cc36554177f6151c3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a462c6bb266cdb9cc36554177f6151c3f">temp_coeff_illum_xtalk_iphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:a462c6bb266cdb9cc36554177f6151c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr0_tx2;Register Addresses: 92[7:0];  <a href="#a462c6bb266cdb9cc36554177f6151c3f">More...</a><br /></td></tr>
<tr class="separator:a462c6bb266cdb9cc36554177f6151c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a58b09e744e6b03b116457d005ae826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4a58b09e744e6b03b116457d005ae826">temp_coeff_illum_xtalk_iphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:a4a58b09e744e6b03b116457d005ae826"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr1_tx2;Register Addresses: 92[15:8];  <a href="#a4a58b09e744e6b03b116457d005ae826">More...</a><br /></td></tr>
<tr class="separator:a4a58b09e744e6b03b116457d005ae826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5de758e638084d01705bd583054e534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac5de758e638084d01705bd583054e534">temp_coeff_illum_xtalk_qphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:ac5de758e638084d01705bd583054e534"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr1_tx0;Register Addresses: 92[23:16];  <a href="#ac5de758e638084d01705bd583054e534">More...</a><br /></td></tr>
<tr class="separator:ac5de758e638084d01705bd583054e534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f6c572d3a82036d95d59755de1b38e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a20f6c572d3a82036d95d59755de1b38e">temp_coeff_illum_xtalk_qphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:a20f6c572d3a82036d95d59755de1b38e"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr0_tx1;Register Addresses: 93[7:0];  <a href="#a20f6c572d3a82036d95d59755de1b38e">More...</a><br /></td></tr>
<tr class="separator:a20f6c572d3a82036d95d59755de1b38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5488b3b70c9ab0de936c2c3db408c25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab5488b3b70c9ab0de936c2c3db408c25">temp_coeff_illum_xtalk_qphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:ab5488b3b70c9ab0de936c2c3db408c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr1_tx1;Register Addresses: 93[15:8];  <a href="#ab5488b3b70c9ab0de936c2c3db408c25">More...</a><br /></td></tr>
<tr class="separator:ab5488b3b70c9ab0de936c2c3db408c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f84efb8fc4a32aa3b42881c0467b2db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7f84efb8fc4a32aa3b42881c0467b2db">temp_coeff_illum_xtalk_qphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:a7f84efb8fc4a32aa3b42881c0467b2db"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr0_tx2;Register Addresses: 93[23:16];  <a href="#a7f84efb8fc4a32aa3b42881c0467b2db">More...</a><br /></td></tr>
<tr class="separator:a7f84efb8fc4a32aa3b42881c0467b2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce19350fe264d7d75766a2acc679925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3ce19350fe264d7d75766a2acc679925">temp_coeff_illum_xtalk_qphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:a3ce19350fe264d7d75766a2acc679925"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr1_tx2;Register Addresses: 94[7:0];  <a href="#a3ce19350fe264d7d75766a2acc679925">More...</a><br /></td></tr>
<tr class="separator:a3ce19350fe264d7d75766a2acc679925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dce7bd901ac52a70ba9830dbf010e5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3dce7bd901ac52a70ba9830dbf010e5f">amb_xtalk_qphase_coeff</a></td></tr>
<tr class="memdesc:a3dce7bd901ac52a70ba9830dbf010e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_xtalk_qphase_coeff;Register Addresses: 12[15:8];reflects the variation of quad component.  <a href="#a3dce7bd901ac52a70ba9830dbf010e5f">More...</a><br /></td></tr>
<tr class="separator:a3dce7bd901ac52a70ba9830dbf010e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14655b9b47629fcc2a1240b9c6abec0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a14655b9b47629fcc2a1240b9c6abec0d">amb_xtalk_iphase_coeff</a></td></tr>
<tr class="memdesc:a14655b9b47629fcc2a1240b9c6abec0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_xtalk_iphase_coeff;Register Addresses: 12[7:0];reflect the variation of optical crosstalk inphase component.  <a href="#a14655b9b47629fcc2a1240b9c6abec0d">More...</a><br /></td></tr>
<tr class="separator:a14655b9b47629fcc2a1240b9c6abec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a29475ab04f87654c275469b3611c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac4a29475ab04f87654c275469b3611c8">scale_amb_coeff_xtalk</a></td></tr>
<tr class="memdesc:ac4a29475ab04f87654c275469b3611c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_amb_coeff_xtalk;Register Addresses: 58[22:20];Ambient xtalk mode. Provides range/precision for ambient correction.  <a href="#ac4a29475ab04f87654c275469b3611c8">More...</a><br /></td></tr>
<tr class="separator:ac4a29475ab04f87654c275469b3611c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66984616af1af7f24eaf7226e8d64c11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a66984616af1af7f24eaf7226e8d64c11">en_phase_corr</a></td></tr>
<tr class="memdesc:a66984616af1af7f24eaf7226e8d64c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_phase_corr;Register Addresses: 67[0:0];enables phase correction from the values programmed.  <a href="#a66984616af1af7f24eaf7226e8d64c11">More...</a><br /></td></tr>
<tr class="separator:a66984616af1af7f24eaf7226e8d64c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af079839b4c86061e23aeec6d3dd1727b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af079839b4c86061e23aeec6d3dd1727b">phase_offset_hdr0_tx0</a></td></tr>
<tr class="memdesc:af079839b4c86061e23aeec6d3dd1727b"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr0_tx0;Register Addresses: 66[15:0];phase_offset for freq1  <a href="#af079839b4c86061e23aeec6d3dd1727b">More...</a><br /></td></tr>
<tr class="separator:af079839b4c86061e23aeec6d3dd1727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cb1dd2f5eff88842c6adbcb51f529a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa8cb1dd2f5eff88842c6adbcb51f529a">phase_offset_hdr1_tx0</a></td></tr>
<tr class="memdesc:aa8cb1dd2f5eff88842c6adbcb51f529a"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr1_tx0;Register Addresses: 81[15:0];  <a href="#aa8cb1dd2f5eff88842c6adbcb51f529a">More...</a><br /></td></tr>
<tr class="separator:aa8cb1dd2f5eff88842c6adbcb51f529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4097670bfd34c50f64b7644626bb3390"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4097670bfd34c50f64b7644626bb3390">phase_offset_hdr0_tx1</a></td></tr>
<tr class="memdesc:a4097670bfd34c50f64b7644626bb3390"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr0_tx1;Register Addresses: 82[15:0];  <a href="#a4097670bfd34c50f64b7644626bb3390">More...</a><br /></td></tr>
<tr class="separator:a4097670bfd34c50f64b7644626bb3390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e2d3debdf4530c6e5fe8067bce8d96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab8e2d3debdf4530c6e5fe8067bce8d96">phase_offset_hdr1_tx1</a></td></tr>
<tr class="memdesc:ab8e2d3debdf4530c6e5fe8067bce8d96"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr1_tx1;Register Addresses: 83[15:0];  <a href="#ab8e2d3debdf4530c6e5fe8067bce8d96">More...</a><br /></td></tr>
<tr class="separator:ab8e2d3debdf4530c6e5fe8067bce8d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0a60da10be596de1ef5b9d69e14812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0d0a60da10be596de1ef5b9d69e14812">phase_offset_hdr0_tx2</a></td></tr>
<tr class="memdesc:a0d0a60da10be596de1ef5b9d69e14812"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr0_tx2;Register Addresses: 84[15:0];  <a href="#a0d0a60da10be596de1ef5b9d69e14812">More...</a><br /></td></tr>
<tr class="separator:a0d0a60da10be596de1ef5b9d69e14812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c4864a0cb0b3ff977feb3616602d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a93c4864a0cb0b3ff977feb3616602d88">phase_offset_hdr1_tx2</a></td></tr>
<tr class="memdesc:a93c4864a0cb0b3ff977feb3616602d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr1_tx2;Register Addresses: 85[15:0];  <a href="#a93c4864a0cb0b3ff977feb3616602d88">More...</a><br /></td></tr>
<tr class="separator:a93c4864a0cb0b3ff977feb3616602d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfa1d50fe62568c3121d3399e717893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aebfa1d50fe62568c3121d3399e717893">reverse_phase_before_offset</a></td></tr>
<tr class="memdesc:aebfa1d50fe62568c3121d3399e717893"><td class="mdescLeft">&#160;</td><td class="mdescRight">reverse_phase_before_offset;Register Addresses: 67[9:9];  <a href="#aebfa1d50fe62568c3121d3399e717893">More...</a><br /></td></tr>
<tr class="separator:aebfa1d50fe62568c3121d3399e717893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc8fd08fff8b8dc10f7a71965ffadcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#afbc8fd08fff8b8dc10f7a71965ffadcf">phase2_offset_hdr0_tx0</a></td></tr>
<tr class="memdesc:afbc8fd08fff8b8dc10f7a71965ffadcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr0_tx0;Register Addresses: 68[15:0];phase offset for freq2  <a href="#afbc8fd08fff8b8dc10f7a71965ffadcf">More...</a><br /></td></tr>
<tr class="separator:afbc8fd08fff8b8dc10f7a71965ffadcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0add9e2d51e615979fe97bf69669795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab0add9e2d51e615979fe97bf69669795">phase2_offset_hdr1_tx0</a></td></tr>
<tr class="memdesc:ab0add9e2d51e615979fe97bf69669795"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr1_tx0;Register Addresses: 86[15:0];  <a href="#ab0add9e2d51e615979fe97bf69669795">More...</a><br /></td></tr>
<tr class="separator:ab0add9e2d51e615979fe97bf69669795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f5ab204e85f8e82fa6fea617a86df2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a36f5ab204e85f8e82fa6fea617a86df2">phase2_offset_hdr0_tx1</a></td></tr>
<tr class="memdesc:a36f5ab204e85f8e82fa6fea617a86df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr0_tx1;Register Addresses: 87[15:0];  <a href="#a36f5ab204e85f8e82fa6fea617a86df2">More...</a><br /></td></tr>
<tr class="separator:a36f5ab204e85f8e82fa6fea617a86df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b97d39be310c02495db73d06e5aa58a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4b97d39be310c02495db73d06e5aa58a">phase2_offset_hdr1_tx1</a></td></tr>
<tr class="memdesc:a4b97d39be310c02495db73d06e5aa58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr1_tx1;Register Addresses: 88[15:0];  <a href="#a4b97d39be310c02495db73d06e5aa58a">More...</a><br /></td></tr>
<tr class="separator:a4b97d39be310c02495db73d06e5aa58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2933b108b9d6edf0dfdc94da6d65afb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2933b108b9d6edf0dfdc94da6d65afb1">phase2_offset_hdr0_tx2</a></td></tr>
<tr class="memdesc:a2933b108b9d6edf0dfdc94da6d65afb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr0_tx2;Register Addresses: 89[15:0];  <a href="#a2933b108b9d6edf0dfdc94da6d65afb1">More...</a><br /></td></tr>
<tr class="separator:a2933b108b9d6edf0dfdc94da6d65afb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c752b2fc2d618901f4ae877539847b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a98c752b2fc2d618901f4ae877539847b">phase2_offset_hdr1_tx2</a></td></tr>
<tr class="memdesc:a98c752b2fc2d618901f4ae877539847b"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr1_tx2;Register Addresses: 90[15:0];  <a href="#a98c752b2fc2d618901f4ae877539847b">More...</a><br /></td></tr>
<tr class="separator:a98c752b2fc2d618901f4ae877539847b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14680f50f347cb771067cd833720963"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa14680f50f347cb771067cd833720963">en_temp_corr</a></td></tr>
<tr class="memdesc:aa14680f50f347cb771067cd833720963"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_temp_corr;Register Addresses: 67[1:1];enables temperature correction for phase  <a href="#aa14680f50f347cb771067cd833720963">More...</a><br /></td></tr>
<tr class="separator:aa14680f50f347cb771067cd833720963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1ab2b8fda7b67d1d83606b2a5af70f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0e1ab2b8fda7b67d1d83606b2a5af70f">scale_phase_temp_coeff</a></td></tr>
<tr class="memdesc:a0e1ab2b8fda7b67d1d83606b2a5af70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_phase_temp_coeff;Register Addresses: 67[8:6];changes the meaning of coefficients related to phase correction.  <a href="#a0e1ab2b8fda7b67d1d83606b2a5af70f">More...</a><br /></td></tr>
<tr class="separator:a0e1ab2b8fda7b67d1d83606b2a5af70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fae5df61376ad2ea79bb9b35ff75bed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8fae5df61376ad2ea79bb9b35ff75bed">tmain_calib_hdr0_tx0</a></td></tr>
<tr class="memdesc:a8fae5df61376ad2ea79bb9b35ff75bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr0_tx0;Register Addresses: 71[11:0];calibrated temperature for main temp sensor.Default is 2048 because internally it is treated as offset binary  <a href="#a8fae5df61376ad2ea79bb9b35ff75bed">More...</a><br /></td></tr>
<tr class="separator:a8fae5df61376ad2ea79bb9b35ff75bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdc1b5540b6e0bb2ce2284f0b5206f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aafdc1b5540b6e0bb2ce2284f0b5206f1">temp_coeff_main_hdr0_tx0</a></td></tr>
<tr class="memdesc:aafdc1b5540b6e0bb2ce2284f0b5206f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr0_tx0;Register Addresses: 69[11:0];temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature.  <a href="#aafdc1b5540b6e0bb2ce2284f0b5206f1">More...</a><br /></td></tr>
<tr class="separator:aafdc1b5540b6e0bb2ce2284f0b5206f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8014e98d54c2e1a92a2535da74900b37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8014e98d54c2e1a92a2535da74900b37">tmain_calib_hdr1_tx0</a></td></tr>
<tr class="memdesc:a8014e98d54c2e1a92a2535da74900b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr1_tx0;Register Addresses: 72[11:0];  <a href="#a8014e98d54c2e1a92a2535da74900b37">More...</a><br /></td></tr>
<tr class="separator:a8014e98d54c2e1a92a2535da74900b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6168acee7052f09cb874ecd4480b697"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa6168acee7052f09cb874ecd4480b697">temp_coeff_main_hdr1_tx0</a></td></tr>
<tr class="memdesc:aa6168acee7052f09cb874ecd4480b697"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr1_tx0;Register Addresses: 45[11:0];  <a href="#aa6168acee7052f09cb874ecd4480b697">More...</a><br /></td></tr>
<tr class="separator:aa6168acee7052f09cb874ecd4480b697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68724aced807ba68873f5a6375bb611e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a68724aced807ba68873f5a6375bb611e">tmain_calib_hdr0_tx1</a></td></tr>
<tr class="memdesc:a68724aced807ba68873f5a6375bb611e"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr0_tx1;Register Addresses: 73[11:0];  <a href="#a68724aced807ba68873f5a6375bb611e">More...</a><br /></td></tr>
<tr class="separator:a68724aced807ba68873f5a6375bb611e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce99967b663007766113d06d946b28f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0ce99967b663007766113d06d946b28f">temp_coeff_main_hdr0_tx1</a></td></tr>
<tr class="memdesc:a0ce99967b663007766113d06d946b28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr0_tx1;Register Addresses: 45[23:12];  <a href="#a0ce99967b663007766113d06d946b28f">More...</a><br /></td></tr>
<tr class="separator:a0ce99967b663007766113d06d946b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167239301374a042530aecc8a88bc795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a167239301374a042530aecc8a88bc795">tmain_calib_hdr1_tx1</a></td></tr>
<tr class="memdesc:a167239301374a042530aecc8a88bc795"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr1_tx1;Register Addresses: 65[23:12];  <a href="#a167239301374a042530aecc8a88bc795">More...</a><br /></td></tr>
<tr class="separator:a167239301374a042530aecc8a88bc795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59dcda2fcbc9a2faa4b62e1c982578c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a59dcda2fcbc9a2faa4b62e1c982578c3">temp_coeff_main_hdr1_tx1</a></td></tr>
<tr class="memdesc:a59dcda2fcbc9a2faa4b62e1c982578c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr1_tx1;Register Addresses: 47[23:16], 48[23:20];  <a href="#a59dcda2fcbc9a2faa4b62e1c982578c3">More...</a><br /></td></tr>
<tr class="separator:a59dcda2fcbc9a2faa4b62e1c982578c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba1ce14ec5570b329925e06b7c96438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3ba1ce14ec5570b329925e06b7c96438">tmain_calib_hdr0_tx2</a></td></tr>
<tr class="memdesc:a3ba1ce14ec5570b329925e06b7c96438"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr0_tx2;Register Addresses: 63[11:0];  <a href="#a3ba1ce14ec5570b329925e06b7c96438">More...</a><br /></td></tr>
<tr class="separator:a3ba1ce14ec5570b329925e06b7c96438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602644cf2ed2fbb0cd711f07cc19bf6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a602644cf2ed2fbb0cd711f07cc19bf6e">temp_coeff_main_hdr0_tx2</a></td></tr>
<tr class="memdesc:a602644cf2ed2fbb0cd711f07cc19bf6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr0_tx2;Register Addresses: 49[23:16], 50[23:20];  <a href="#a602644cf2ed2fbb0cd711f07cc19bf6e">More...</a><br /></td></tr>
<tr class="separator:a602644cf2ed2fbb0cd711f07cc19bf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755672a04b425f526e780aca79a01183"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a755672a04b425f526e780aca79a01183">tmain_calib_hdr1_tx2</a></td></tr>
<tr class="memdesc:a755672a04b425f526e780aca79a01183"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr1_tx2;Register Addresses: 69[23:12];  <a href="#a755672a04b425f526e780aca79a01183">More...</a><br /></td></tr>
<tr class="separator:a755672a04b425f526e780aca79a01183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b5aeda756442dd022a9af3dae14850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a75b5aeda756442dd022a9af3dae14850">temp_coeff_main_hdr1_tx2</a></td></tr>
<tr class="memdesc:a75b5aeda756442dd022a9af3dae14850"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr1_tx2;Register Addresses: 51[23:16], 52[23:20];  <a href="#a75b5aeda756442dd022a9af3dae14850">More...</a><br /></td></tr>
<tr class="separator:a75b5aeda756442dd022a9af3dae14850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99a33d2813594b5b1351e92ea43df6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab99a33d2813594b5b1351e92ea43df6a">tillum_calib_hdr0_tx0</a></td></tr>
<tr class="memdesc:ab99a33d2813594b5b1351e92ea43df6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr0_tx0;Register Addresses: 71[23:12];calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary  <a href="#ab99a33d2813594b5b1351e92ea43df6a">More...</a><br /></td></tr>
<tr class="separator:ab99a33d2813594b5b1351e92ea43df6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad588b454c66e64ee8b5ecfe608534974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad588b454c66e64ee8b5ecfe608534974">temp_coeff_illum_hdr0_tx0</a></td></tr>
<tr class="memdesc:ad588b454c66e64ee8b5ecfe608534974"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr0_tx0;Register Addresses: 70[11:0];temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature.  <a href="#ad588b454c66e64ee8b5ecfe608534974">More...</a><br /></td></tr>
<tr class="separator:ad588b454c66e64ee8b5ecfe608534974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dafe331584ae9d58e692f33e5b7350b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0dafe331584ae9d58e692f33e5b7350b">tillum_calib_hdr1_tx0</a></td></tr>
<tr class="memdesc:a0dafe331584ae9d58e692f33e5b7350b"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr1_tx0;Register Addresses: 72[23:12];  <a href="#a0dafe331584ae9d58e692f33e5b7350b">More...</a><br /></td></tr>
<tr class="separator:a0dafe331584ae9d58e692f33e5b7350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587a6142ddb574def867aa9f545a8d9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a587a6142ddb574def867aa9f545a8d9c">temp_coeff_illum_hdr1_tx0</a></td></tr>
<tr class="memdesc:a587a6142ddb574def867aa9f545a8d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr1_tx0;Register Addresses: 81[23:16], 82[23:20];  <a href="#a587a6142ddb574def867aa9f545a8d9c">More...</a><br /></td></tr>
<tr class="separator:a587a6142ddb574def867aa9f545a8d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa41e9820a7a006305ef538a8e3ac657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aaa41e9820a7a006305ef538a8e3ac657">tillum_calib_hdr0_tx1</a></td></tr>
<tr class="memdesc:aaa41e9820a7a006305ef538a8e3ac657"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr0_tx1;Register Addresses: 73[23:12];  <a href="#aaa41e9820a7a006305ef538a8e3ac657">More...</a><br /></td></tr>
<tr class="separator:aaa41e9820a7a006305ef538a8e3ac657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8aaf83fcdf6038175fa7e43458b86b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa8aaf83fcdf6038175fa7e43458b86b6">temp_coeff_illum_hdr0_tx1</a></td></tr>
<tr class="memdesc:aa8aaf83fcdf6038175fa7e43458b86b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr0_tx1;Register Addresses: 83[23:16], 84[23:20];  <a href="#aa8aaf83fcdf6038175fa7e43458b86b6">More...</a><br /></td></tr>
<tr class="separator:aa8aaf83fcdf6038175fa7e43458b86b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0e3301fc50b5584dbf6c420114f274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abe0e3301fc50b5584dbf6c420114f274">tillum_calib_hdr1_tx1</a></td></tr>
<tr class="memdesc:abe0e3301fc50b5584dbf6c420114f274"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr1_tx1;Register Addresses: 67[23:12];  <a href="#abe0e3301fc50b5584dbf6c420114f274">More...</a><br /></td></tr>
<tr class="separator:abe0e3301fc50b5584dbf6c420114f274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2057d1c2f04ad96359441cdaaecf57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4c2057d1c2f04ad96359441cdaaecf57">temp_coeff_illum_hdr1_tx1</a></td></tr>
<tr class="memdesc:a4c2057d1c2f04ad96359441cdaaecf57"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr1_tx1;Register Addresses: 85[23:16], 86[23:20];  <a href="#a4c2057d1c2f04ad96359441cdaaecf57">More...</a><br /></td></tr>
<tr class="separator:a4c2057d1c2f04ad96359441cdaaecf57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1c6804438384ec503ad3e8d688424a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aef1c6804438384ec503ad3e8d688424a">tillum_calib_hdr0_tx2</a></td></tr>
<tr class="memdesc:aef1c6804438384ec503ad3e8d688424a"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr0_tx2;Register Addresses: 63[23:12];  <a href="#aef1c6804438384ec503ad3e8d688424a">More...</a><br /></td></tr>
<tr class="separator:aef1c6804438384ec503ad3e8d688424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d94f77eab25d1a5f8c2ade09b16885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa4d94f77eab25d1a5f8c2ade09b16885">temp_coeff_illum_hdr0_tx2</a></td></tr>
<tr class="memdesc:aa4d94f77eab25d1a5f8c2ade09b16885"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr0_tx2;Register Addresses: 87[23:16], 88[23:20];  <a href="#aa4d94f77eab25d1a5f8c2ade09b16885">More...</a><br /></td></tr>
<tr class="separator:aa4d94f77eab25d1a5f8c2ade09b16885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d7fbbebd3883af090f932aef0987cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a52d7fbbebd3883af090f932aef0987cc">tillum_calib_hdr1_tx2</a></td></tr>
<tr class="memdesc:a52d7fbbebd3883af090f932aef0987cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr1_tx2;Register Addresses: 70[23:12];  <a href="#a52d7fbbebd3883af090f932aef0987cc">More...</a><br /></td></tr>
<tr class="separator:a52d7fbbebd3883af090f932aef0987cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5220d0e7faf65fac80f305b87c6cb078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5220d0e7faf65fac80f305b87c6cb078">temp_coeff_illum_hdr1_tx2</a></td></tr>
<tr class="memdesc:a5220d0e7faf65fac80f305b87c6cb078"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr1_tx2;Register Addresses: 89[23:16], 90[23:20];  <a href="#a5220d0e7faf65fac80f305b87c6cb078">More...</a><br /></td></tr>
<tr class="separator:a5220d0e7faf65fac80f305b87c6cb078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bd5d02a0a04d12708531dd59c13542"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a12bd5d02a0a04d12708531dd59c13542">amb_sat_thr</a></td></tr>
<tr class="memdesc:a12bd5d02a0a04d12708531dd59c13542"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_sat_thr;Register Addresses: 13[16:7];the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8xIR.  <a href="#a12bd5d02a0a04d12708531dd59c13542">More...</a><br /></td></tr>
<tr class="separator:a12bd5d02a0a04d12708531dd59c13542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445694de6c4a8e73fbcb18d8a0b66292"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a445694de6c4a8e73fbcb18d8a0b66292">amb_calib</a></td></tr>
<tr class="memdesc:a445694de6c4a8e73fbcb18d8a0b66292"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_calib;Register Addresses: 11[23:14];the ambient at which device is calibrated for optical xtalk/phase offset etc.  <a href="#a445694de6c4a8e73fbcb18d8a0b66292">More...</a><br /></td></tr>
<tr class="separator:a445694de6c4a8e73fbcb18d8a0b66292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a959d073208e7bc1859551052620c33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3a959d073208e7bc1859551052620c33">amb_phase_corr_pwl_coeff0</a></td></tr>
<tr class="memdesc:a3a959d073208e7bc1859551052620c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff0;Register Addresses: 12[23:16];Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2^5 to get the actual value.  <a href="#a3a959d073208e7bc1859551052620c33">More...</a><br /></td></tr>
<tr class="separator:a3a959d073208e7bc1859551052620c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d0efc733832f3ba5a6dc62af43ef2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a73d0efc733832f3ba5a6dc62af43ef2b">amb_phase_corr_pwl_x0</a></td></tr>
<tr class="memdesc:a73d0efc733832f3ba5a6dc62af43ef2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_x0;Register Addresses: 184[9:0];  <a href="#a73d0efc733832f3ba5a6dc62af43ef2b">More...</a><br /></td></tr>
<tr class="separator:a73d0efc733832f3ba5a6dc62af43ef2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13de3ddef57db197debf1e4b8977503a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a13de3ddef57db197debf1e4b8977503a">amb_phase_corr_pwl_x1</a></td></tr>
<tr class="memdesc:a13de3ddef57db197debf1e4b8977503a"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_x1;Register Addresses: 184[19:10];  <a href="#a13de3ddef57db197debf1e4b8977503a">More...</a><br /></td></tr>
<tr class="separator:a13de3ddef57db197debf1e4b8977503a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6820d23f7f547d0303e4581a9b2b5a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a6820d23f7f547d0303e4581a9b2b5a78">amb_phase_corr_pwl_x2</a></td></tr>
<tr class="memdesc:a6820d23f7f547d0303e4581a9b2b5a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_x2;Register Addresses: 185[9:0];  <a href="#a6820d23f7f547d0303e4581a9b2b5a78">More...</a><br /></td></tr>
<tr class="separator:a6820d23f7f547d0303e4581a9b2b5a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5317aa50442b1842ac91e54626e0455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa5317aa50442b1842ac91e54626e0455">amb_phase_corr_pwl_coeff1</a></td></tr>
<tr class="memdesc:aa5317aa50442b1842ac91e54626e0455"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff1;Register Addresses: 180[7:0];The first coefficient is assumed to be the original one  <a href="#aa5317aa50442b1842ac91e54626e0455">More...</a><br /></td></tr>
<tr class="separator:aa5317aa50442b1842ac91e54626e0455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d8ae98dcec8298b440c6a9fa80d863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a78d8ae98dcec8298b440c6a9fa80d863">amb_phase_corr_pwl_coeff2</a></td></tr>
<tr class="memdesc:a78d8ae98dcec8298b440c6a9fa80d863"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff2;Register Addresses: 180[15:8];  <a href="#a78d8ae98dcec8298b440c6a9fa80d863">More...</a><br /></td></tr>
<tr class="separator:a78d8ae98dcec8298b440c6a9fa80d863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68b44c4a39c4da06bb75304d85e9ab2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af68b44c4a39c4da06bb75304d85e9ab2">amb_phase_corr_pwl_coeff3</a></td></tr>
<tr class="memdesc:af68b44c4a39c4da06bb75304d85e9ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff3;Register Addresses: 180[23:16];  <a href="#af68b44c4a39c4da06bb75304d85e9ab2">More...</a><br /></td></tr>
<tr class="separator:af68b44c4a39c4da06bb75304d85e9ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72ff09dcba134f78340ba3cd9b1fa07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa72ff09dcba134f78340ba3cd9b1fa07">scale_amb_phase_corr_coeff</a></td></tr>
<tr class="memdesc:aa72ff09dcba134f78340ba3cd9b1fa07"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_amb_phase_corr_coeff;Register Addresses: 181[2:0];Scales the gain/vs accuracy.  <a href="#aa72ff09dcba134f78340ba3cd9b1fa07">More...</a><br /></td></tr>
<tr class="separator:aa72ff09dcba134f78340ba3cd9b1fa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5bd42698b3df11e7587bfca290183c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aab5bd42698b3df11e7587bfca290183c">temp_coeff_illum_square_hdr0</a></td></tr>
<tr class="memdesc:aab5bd42698b3df11e7587bfca290183c"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_square_hdr0;Register Addresses: 182[7:0];  <a href="#aab5bd42698b3df11e7587bfca290183c">More...</a><br /></td></tr>
<tr class="separator:aab5bd42698b3df11e7587bfca290183c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46159e2f1912ecb2c4a0ebd69600adec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a46159e2f1912ecb2c4a0ebd69600adec">temp_coeff_illum_square_hdr1</a></td></tr>
<tr class="memdesc:a46159e2f1912ecb2c4a0ebd69600adec"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_square_hdr1;Register Addresses: 182[15:8];  <a href="#a46159e2f1912ecb2c4a0ebd69600adec">More...</a><br /></td></tr>
<tr class="separator:a46159e2f1912ecb2c4a0ebd69600adec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0798dc0d4aa811871f1c69208b2774ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0798dc0d4aa811871f1c69208b2774ef">temp_coeff_main_square_hdr0</a></td></tr>
<tr class="memdesc:a0798dc0d4aa811871f1c69208b2774ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_square_hdr0;Register Addresses: 183[7:0];  <a href="#a0798dc0d4aa811871f1c69208b2774ef">More...</a><br /></td></tr>
<tr class="separator:a0798dc0d4aa811871f1c69208b2774ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d86592df5e69945fb4a2571b18f4ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a12d86592df5e69945fb4a2571b18f4ec">temp_coeff_main_square_hdr1</a></td></tr>
<tr class="memdesc:a12d86592df5e69945fb4a2571b18f4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_square_hdr1;Register Addresses: 183[15:8];  <a href="#a12d86592df5e69945fb4a2571b18f4ec">More...</a><br /></td></tr>
<tr class="separator:a12d86592df5e69945fb4a2571b18f4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08e058cdd46d26b6321687bcc62aab7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa08e058cdd46d26b6321687bcc62aab7">scale_phase_temp_corr_square</a></td></tr>
<tr class="memdesc:aa08e058cdd46d26b6321687bcc62aab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_phase_temp_corr_square;Register Addresses: 181[5:3];scales square correction range/accuracy.  <a href="#aa08e058cdd46d26b6321687bcc62aab7">More...</a><br /></td></tr>
<tr class="separator:aa08e058cdd46d26b6321687bcc62aab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280b2058efcda6af421ff2b96e0f576a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a280b2058efcda6af421ff2b96e0f576a">en_nl_corr</a></td></tr>
<tr class="memdesc:a280b2058efcda6af421ff2b96e0f576a"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_nl_corr;Register Addresses: 74[0:0];enables harmonic/nonlinear correction for phase.  <a href="#a280b2058efcda6af421ff2b96e0f576a">More...</a><br /></td></tr>
<tr class="separator:a280b2058efcda6af421ff2b96e0f576a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8ec6287aba1f316f417cb1b5fb2250"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aef8ec6287aba1f316f417cb1b5fb2250">a1_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:aef8ec6287aba1f316f417cb1b5fb2250"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr0_tx0;Register Addresses: 75[15:0];  <a href="#aef8ec6287aba1f316f417cb1b5fb2250">More...</a><br /></td></tr>
<tr class="separator:aef8ec6287aba1f316f417cb1b5fb2250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1559c33ebacbd59d615e1b98837801"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#acc1559c33ebacbd59d615e1b98837801">a2_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:acc1559c33ebacbd59d615e1b98837801"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr0_tx0;Register Addresses: 76[15:0];  <a href="#acc1559c33ebacbd59d615e1b98837801">More...</a><br /></td></tr>
<tr class="separator:acc1559c33ebacbd59d615e1b98837801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf1d99edfca7b9865f3fc8cdbc71db1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adbf1d99edfca7b9865f3fc8cdbc71db1">a3_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:adbf1d99edfca7b9865f3fc8cdbc71db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr0_tx0;Register Addresses: 77[15:0];  <a href="#adbf1d99edfca7b9865f3fc8cdbc71db1">More...</a><br /></td></tr>
<tr class="separator:adbf1d99edfca7b9865f3fc8cdbc71db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5016f7bbd2532a8273d3257addb1cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#acb5016f7bbd2532a8273d3257addb1cd">a4_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:acb5016f7bbd2532a8273d3257addb1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr0_tx0;Register Addresses: 78[15:0];  <a href="#acb5016f7bbd2532a8273d3257addb1cd">More...</a><br /></td></tr>
<tr class="separator:acb5016f7bbd2532a8273d3257addb1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be7ea17637153d221e4198caea67452"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8be7ea17637153d221e4198caea67452">scale_nl_corr_coeff</a></td></tr>
<tr class="memdesc:a8be7ea17637153d221e4198caea67452"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_nl_corr_coeff;Register Addresses: 74[19:18];changes the meaning of the nonlinear coefficients.;  <a href="#a8be7ea17637153d221e4198caea67452">More...</a><br /></td></tr>
<tr class="separator:a8be7ea17637153d221e4198caea67452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bd91107a6b02c8a5eef960a5d72e2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac9bd91107a6b02c8a5eef960a5d72e2c">a0_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:ac9bd91107a6b02c8a5eef960a5d72e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr0_tx0;Register Addresses: 74[17:2];  <a href="#ac9bd91107a6b02c8a5eef960a5d72e2c">More...</a><br /></td></tr>
<tr class="separator:ac9bd91107a6b02c8a5eef960a5d72e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f0a935f80bb0dc046857f60a7fc516"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac8f0a935f80bb0dc046857f60a7fc516">a0_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:ac8f0a935f80bb0dc046857f60a7fc516"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr1_tx0;Register Addresses: 162[15:0];  <a href="#ac8f0a935f80bb0dc046857f60a7fc516">More...</a><br /></td></tr>
<tr class="separator:ac8f0a935f80bb0dc046857f60a7fc516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733f21a2ae70f6d7f9d75c0c8c32c46d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a733f21a2ae70f6d7f9d75c0c8c32c46d">a0_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:a733f21a2ae70f6d7f9d75c0c8c32c46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr0_tx1;Register Addresses: 163[15:0];  <a href="#a733f21a2ae70f6d7f9d75c0c8c32c46d">More...</a><br /></td></tr>
<tr class="separator:a733f21a2ae70f6d7f9d75c0c8c32c46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49aa0acbf16b96f8ce10641c088c89fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a49aa0acbf16b96f8ce10641c088c89fa">a0_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:a49aa0acbf16b96f8ce10641c088c89fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr1_tx1;Register Addresses: 164[15:0];  <a href="#a49aa0acbf16b96f8ce10641c088c89fa">More...</a><br /></td></tr>
<tr class="separator:a49aa0acbf16b96f8ce10641c088c89fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc01841339867911f94e68223a50b6f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abc01841339867911f94e68223a50b6f3">a0_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:abc01841339867911f94e68223a50b6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr0_tx2;Register Addresses: 165[15:0];  <a href="#abc01841339867911f94e68223a50b6f3">More...</a><br /></td></tr>
<tr class="separator:abc01841339867911f94e68223a50b6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbec983e74f5790b541e49432c9e5765"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abbec983e74f5790b541e49432c9e5765">a0_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:abbec983e74f5790b541e49432c9e5765"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr1_tx2;Register Addresses: 166[15:0];  <a href="#abbec983e74f5790b541e49432c9e5765">More...</a><br /></td></tr>
<tr class="separator:abbec983e74f5790b541e49432c9e5765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9b90a370d47f3d9b2ab598ab31033c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5a9b90a370d47f3d9b2ab598ab31033c">a1_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a5a9b90a370d47f3d9b2ab598ab31033c"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr1_tx0;Register Addresses: 167[15:0];  <a href="#a5a9b90a370d47f3d9b2ab598ab31033c">More...</a><br /></td></tr>
<tr class="separator:a5a9b90a370d47f3d9b2ab598ab31033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52c791e2ec0d9c47fbeb0b5f60eded2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af52c791e2ec0d9c47fbeb0b5f60eded2">a1_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:af52c791e2ec0d9c47fbeb0b5f60eded2"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr0_tx1;Register Addresses: 168[15:0];  <a href="#af52c791e2ec0d9c47fbeb0b5f60eded2">More...</a><br /></td></tr>
<tr class="separator:af52c791e2ec0d9c47fbeb0b5f60eded2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c09eefe2e5a2a493ec8ff446e7b4de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa9c09eefe2e5a2a493ec8ff446e7b4de">a1_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:aa9c09eefe2e5a2a493ec8ff446e7b4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr1_tx1;Register Addresses: 169[15:0];  <a href="#aa9c09eefe2e5a2a493ec8ff446e7b4de">More...</a><br /></td></tr>
<tr class="separator:aa9c09eefe2e5a2a493ec8ff446e7b4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28620ff58d7654e8c337405c8adca382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a28620ff58d7654e8c337405c8adca382">a1_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:a28620ff58d7654e8c337405c8adca382"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr0_tx2;Register Addresses: 170[15:0];  <a href="#a28620ff58d7654e8c337405c8adca382">More...</a><br /></td></tr>
<tr class="separator:a28620ff58d7654e8c337405c8adca382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76eac6ba3b74c0d12ad8f586cc35d3cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a76eac6ba3b74c0d12ad8f586cc35d3cf">a1_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:a76eac6ba3b74c0d12ad8f586cc35d3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr1_tx2;Register Addresses: 171[15:0];  <a href="#a76eac6ba3b74c0d12ad8f586cc35d3cf">More...</a><br /></td></tr>
<tr class="separator:a76eac6ba3b74c0d12ad8f586cc35d3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7b936dff92577b0167b0d3e8a42827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0e7b936dff92577b0167b0d3e8a42827">a2_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a0e7b936dff92577b0167b0d3e8a42827"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr1_tx0;Register Addresses: 172[15:0];  <a href="#a0e7b936dff92577b0167b0d3e8a42827">More...</a><br /></td></tr>
<tr class="separator:a0e7b936dff92577b0167b0d3e8a42827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e97aec69ecbe00c5b35ef15d3abca3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7e97aec69ecbe00c5b35ef15d3abca3c">a2_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:a7e97aec69ecbe00c5b35ef15d3abca3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr0_tx1;Register Addresses: 173[15:0];  <a href="#a7e97aec69ecbe00c5b35ef15d3abca3c">More...</a><br /></td></tr>
<tr class="separator:a7e97aec69ecbe00c5b35ef15d3abca3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af692ae28d704077d2340a8002606256d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af692ae28d704077d2340a8002606256d">a2_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:af692ae28d704077d2340a8002606256d"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr1_tx1;Register Addresses: 174[15:0];  <a href="#af692ae28d704077d2340a8002606256d">More...</a><br /></td></tr>
<tr class="separator:af692ae28d704077d2340a8002606256d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51cd64111761c38c6cf6d842077bd8b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a51cd64111761c38c6cf6d842077bd8b0">a2_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:a51cd64111761c38c6cf6d842077bd8b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr0_tx2;Register Addresses: 175[15:0];  <a href="#a51cd64111761c38c6cf6d842077bd8b0">More...</a><br /></td></tr>
<tr class="separator:a51cd64111761c38c6cf6d842077bd8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344c7afc60d213572a4fa428e4f1566d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a344c7afc60d213572a4fa428e4f1566d">a2_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:a344c7afc60d213572a4fa428e4f1566d"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr1_tx2;Register Addresses: 176[15:0];  <a href="#a344c7afc60d213572a4fa428e4f1566d">More...</a><br /></td></tr>
<tr class="separator:a344c7afc60d213572a4fa428e4f1566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d71ddf517bc042fc30fd79e1bbdfb4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4d71ddf517bc042fc30fd79e1bbdfb4b">a3_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a4d71ddf517bc042fc30fd79e1bbdfb4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr1_tx0;Register Addresses: 177[15:0];  <a href="#a4d71ddf517bc042fc30fd79e1bbdfb4b">More...</a><br /></td></tr>
<tr class="separator:a4d71ddf517bc042fc30fd79e1bbdfb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5064513c00e66a11d753f92993feada6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5064513c00e66a11d753f92993feada6">a3_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:a5064513c00e66a11d753f92993feada6"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr0_tx1;Register Addresses: 162[23:16], 163[23:16];  <a href="#a5064513c00e66a11d753f92993feada6">More...</a><br /></td></tr>
<tr class="separator:a5064513c00e66a11d753f92993feada6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41edd1d9914ee0b1d44f31e8d11839b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a41edd1d9914ee0b1d44f31e8d11839b0">a3_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:a41edd1d9914ee0b1d44f31e8d11839b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr1_tx1;Register Addresses: 164[23:16], 165[23:16];  <a href="#a41edd1d9914ee0b1d44f31e8d11839b0">More...</a><br /></td></tr>
<tr class="separator:a41edd1d9914ee0b1d44f31e8d11839b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18029c6c47acc178d77fa2e70d40a58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae18029c6c47acc178d77fa2e70d40a58">a3_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:ae18029c6c47acc178d77fa2e70d40a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr0_tx2;Register Addresses: 166[23:16], 167[23:16];  <a href="#ae18029c6c47acc178d77fa2e70d40a58">More...</a><br /></td></tr>
<tr class="separator:ae18029c6c47acc178d77fa2e70d40a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b788f16904aaeb7d0a4bf1cd6e6f4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af4b788f16904aaeb7d0a4bf1cd6e6f4f">a3_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:af4b788f16904aaeb7d0a4bf1cd6e6f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr1_tx2;Register Addresses: 168[23:16], 169[23:16];  <a href="#af4b788f16904aaeb7d0a4bf1cd6e6f4f">More...</a><br /></td></tr>
<tr class="separator:af4b788f16904aaeb7d0a4bf1cd6e6f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca6cd189271ae5efde999e39da9fce3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8ca6cd189271ae5efde999e39da9fce3">a4_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a8ca6cd189271ae5efde999e39da9fce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr1_tx0;Register Addresses: 170[23:16], 171[23:16];  <a href="#a8ca6cd189271ae5efde999e39da9fce3">More...</a><br /></td></tr>
<tr class="separator:a8ca6cd189271ae5efde999e39da9fce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1ee1fcc051862860288ee037e606e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aaf1ee1fcc051862860288ee037e606e1">a4_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:aaf1ee1fcc051862860288ee037e606e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr0_tx1;Register Addresses: 172[23:16], 173[23:16];  <a href="#aaf1ee1fcc051862860288ee037e606e1">More...</a><br /></td></tr>
<tr class="separator:aaf1ee1fcc051862860288ee037e606e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa839a019d58e2ae0e6556aea0e0f8c18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa839a019d58e2ae0e6556aea0e0f8c18">a4_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:aa839a019d58e2ae0e6556aea0e0f8c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr1_tx1;Register Addresses: 174[23:16], 175[23:16];  <a href="#aa839a019d58e2ae0e6556aea0e0f8c18">More...</a><br /></td></tr>
<tr class="separator:aa839a019d58e2ae0e6556aea0e0f8c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25698ff7ff078e3594747f81fb86dcb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a25698ff7ff078e3594747f81fb86dcb8">a4_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:a25698ff7ff078e3594747f81fb86dcb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr0_tx2;Register Addresses: 176[23:16], 177[23:16];  <a href="#a25698ff7ff078e3594747f81fb86dcb8">More...</a><br /></td></tr>
<tr class="separator:a25698ff7ff078e3594747f81fb86dcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac956c3bd4cd5c475c5f515cd969ab90a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac956c3bd4cd5c475c5f515cd969ab90a">a4_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:ac956c3bd4cd5c475c5f515cd969ab90a"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr1_tx2;Register Addresses: 178[15:0];  <a href="#ac956c3bd4cd5c475c5f515cd969ab90a">More...</a><br /></td></tr>
<tr class="separator:ac956c3bd4cd5c475c5f515cd969ab90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a097a41ecdf2b98226c4a3a92121c12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8a097a41ecdf2b98226c4a3a92121c12">tillum</a></td></tr>
<tr class="memdesc:a8a097a41ecdf2b98226c4a3a92121c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum;Register Addresses: 4[19:8];The value of illum-temperature register.  <a href="#a8a097a41ecdf2b98226c4a3a92121c12">More...</a><br /></td></tr>
<tr class="separator:a8a097a41ecdf2b98226c4a3a92121c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514790a474a760e4f219616fb9e9d31e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a514790a474a760e4f219616fb9e9d31e">tsens_slave0</a></td></tr>
<tr class="memdesc:a514790a474a760e4f219616fb9e9d31e"><td class="mdescLeft">&#160;</td><td class="mdescRight">tsens_slave0;Register Addresses: 2[6:0];slave address of the led0 tsensor  <a href="#a514790a474a760e4f219616fb9e9d31e">More...</a><br /></td></tr>
<tr class="separator:a514790a474a760e4f219616fb9e9d31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94012adba7928a2dd4f764efcf8ad177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a94012adba7928a2dd4f764efcf8ad177">tsens_slave1</a></td></tr>
<tr class="memdesc:a94012adba7928a2dd4f764efcf8ad177"><td class="mdescLeft">&#160;</td><td class="mdescRight">tsens_slave1;Register Addresses: 2[13:7];slave address of the led1 tsensor  <a href="#a94012adba7928a2dd4f764efcf8ad177">More...</a><br /></td></tr>
<tr class="separator:a94012adba7928a2dd4f764efcf8ad177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50ce258e2b0c94a27d84ee66f69d683"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab50ce258e2b0c94a27d84ee66f69d683">tsens_slave2</a></td></tr>
<tr class="memdesc:ab50ce258e2b0c94a27d84ee66f69d683"><td class="mdescLeft">&#160;</td><td class="mdescRight">tsens_slave2;Register Addresses: 2[20:14];slave address of the led2 tsensor  <a href="#ab50ce258e2b0c94a27d84ee66f69d683">More...</a><br /></td></tr>
<tr class="separator:ab50ce258e2b0c94a27d84ee66f69d683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff40151c7529d843cff4dc85778231e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aff40151c7529d843cff4dc85778231e1">config_tillum_msb</a></td></tr>
<tr class="memdesc:aff40151c7529d843cff4dc85778231e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">config_tillum_msb;Register Addresses: 7[23:20];  <a href="#aff40151c7529d843cff4dc85778231e1">More...</a><br /></td></tr>
<tr class="separator:aff40151c7529d843cff4dc85778231e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4ccad679c565e56f9c88de42904ef8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abe4ccad679c565e56f9c88de42904ef8">en_tillum_12b</a></td></tr>
<tr class="memdesc:abe4ccad679c565e56f9c88de42904ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tillum_12b;Register Addresses: 13[23:23];While interfacing with the TMP02 type tempsensor, this bit needs to be set to swap bytes to allow different read format.  <a href="#abe4ccad679c565e56f9c88de42904ef8">More...</a><br /></td></tr>
<tr class="separator:abe4ccad679c565e56f9c88de42904ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fb1e740a9537844a283a66981406ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a13fb1e740a9537844a283a66981406ad">tillum_unsigned</a></td></tr>
<tr class="memdesc:a13fb1e740a9537844a283a66981406ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_unsigned;Register Addresses: 4[23:23];This bit is set '1' when temperature given by tmain/tillum sensor is in unsigned format.  <a href="#a13fb1e740a9537844a283a66981406ad">More...</a><br /></td></tr>
<tr class="separator:a13fb1e740a9537844a283a66981406ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a6681cc72c45378bd2d170f593e362"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af8a6681cc72c45378bd2d170f593e362">temp_avg_illum</a></td></tr>
<tr class="memdesc:af8a6681cc72c45378bd2d170f593e362"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_avg_illum;Register Addresses: 2[23:22];Based on this, temperature is averaged to remove quantization errors on temperature.  <a href="#af8a6681cc72c45378bd2d170f593e362">More...</a><br /></td></tr>
<tr class="separator:af8a6681cc72c45378bd2d170f593e362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791fa84b502f2801766fd8fd6429c4db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a791fa84b502f2801766fd8fd6429c4db">en_tsens_read_fvd</a></td></tr>
<tr class="memdesc:a791fa84b502f2801766fd8fd6429c4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tsens_read_fvd;Register Addresses: 3[18:18];If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger.  <a href="#a791fa84b502f2801766fd8fd6429c4db">More...</a><br /></td></tr>
<tr class="separator:a791fa84b502f2801766fd8fd6429c4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad766b216bd75f0e6099f28f6d8ace68f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad766b216bd75f0e6099f28f6d8ace68f">en_tillum_read</a></td></tr>
<tr class="memdesc:ad766b216bd75f0e6099f28f6d8ace68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tillum_read;Register Addresses: 2[21:21];Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read.  <a href="#ad766b216bd75f0e6099f28f6d8ace68f">More...</a><br /></td></tr>
<tr class="separator:ad766b216bd75f0e6099f28f6d8ace68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881601f10b346c3724003a0721bd221a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a881601f10b346c3724003a0721bd221a">eeprom_read_trig</a></td></tr>
<tr class="memdesc:a881601f10b346c3724003a0721bd221a"><td class="mdescLeft">&#160;</td><td class="mdescRight">eeprom_read_trig;Register Addresses: 1[0:0];Used to read efuse values into the chain using register trigger  <a href="#a881601f10b346c3724003a0721bd221a">More...</a><br /></td></tr>
<tr class="separator:a881601f10b346c3724003a0721bd221a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23607ef6535360d4ff1264f6249b65c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a23607ef6535360d4ff1264f6249b65c0">swap_read_data</a></td></tr>
<tr class="memdesc:a23607ef6535360d4ff1264f6249b65c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">swap_read_data;Register Addresses: 1[1:1];swaps/reverse the data read by i2c-host.  <a href="#a23607ef6535360d4ff1264f6249b65c0">More...</a><br /></td></tr>
<tr class="separator:a23607ef6535360d4ff1264f6249b65c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc74ed36bdb89a844459ded9baea62c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#acc74ed36bdb89a844459ded9baea62c8">eeprom_start_reg_addr</a></td></tr>
<tr class="memdesc:acc74ed36bdb89a844459ded9baea62c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">eeprom_start_reg_addr;Register Addresses: 1[16:9];The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this.  <a href="#acc74ed36bdb89a844459ded9baea62c8">More...</a><br /></td></tr>
<tr class="separator:acc74ed36bdb89a844459ded9baea62c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853a700e44ec7b0eceb21f2c5d03a37a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a853a700e44ec7b0eceb21f2c5d03a37a">frame_vd_trig</a></td></tr>
<tr class="memdesc:a853a700e44ec7b0eceb21f2c5d03a37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_vd_trig;Register Addresses: 1[17:17];when this bit is '1' i2c host is triggered every frame vd. Else it is triggered based on the i2c_trig_reg.  <a href="#a853a700e44ec7b0eceb21f2c5d03a37a">More...</a><br /></td></tr>
<tr class="separator:a853a700e44ec7b0eceb21f2c5d03a37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c7b0357126b98470aac2dd8d577ddb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a45c7b0357126b98470aac2dd8d577ddb">i2c_trig_reg</a></td></tr>
<tr class="memdesc:a45c7b0357126b98470aac2dd8d577ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_trig_reg;Register Addresses: 1[18:18];The trigger register for i2c transaction.  <a href="#a45c7b0357126b98470aac2dd8d577ddb">More...</a><br /></td></tr>
<tr class="separator:a45c7b0357126b98470aac2dd8d577ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf477ba963f16f5ff32c9f3e33b279a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0bf477ba963f16f5ff32c9f3e33b279a">i2c_en</a></td></tr>
<tr class="memdesc:a0bf477ba963f16f5ff32c9f3e33b279a"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_en;Register Addresses: 1[19:19];Enables the i2c host operation. Does not control the init load.  <a href="#a0bf477ba963f16f5ff32c9f3e33b279a">More...</a><br /></td></tr>
<tr class="separator:a0bf477ba963f16f5ff32c9f3e33b279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c611361794c31bdd274f9817401258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa7c611361794c31bdd274f9817401258">i2c_rw</a></td></tr>
<tr class="memdesc:aa7c611361794c31bdd274f9817401258"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_rw;Register Addresses: 1[21:20];Choses the r/w for i2c host operation.;By default it reads temperature sensor.  <a href="#aa7c611361794c31bdd274f9817401258">More...</a><br /></td></tr>
<tr class="separator:aa7c611361794c31bdd274f9817401258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7380f75d50a537df750a8039b4ecb53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af7380f75d50a537df750a8039b4ecb53">i2c_read_data</a></td></tr>
<tr class="memdesc:af7380f75d50a537df750a8039b4ecb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_data;Register Addresses: 3[7:0];The hosts read data.  <a href="#af7380f75d50a537df750a8039b4ecb53">More...</a><br /></td></tr>
<tr class="separator:af7380f75d50a537df750a8039b4ecb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf24c56655b70ac41364ab30f75dc61c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adf24c56655b70ac41364ab30f75dc61c">i2c_write_data1</a></td></tr>
<tr class="memdesc:adf24c56655b70ac41364ab30f75dc61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_data1;Register Addresses: 3[16:9];The address where the read would start. Normally in temperature sensor read this is not required to be programmed.  <a href="#adf24c56655b70ac41364ab30f75dc61c">More...</a><br /></td></tr>
<tr class="separator:adf24c56655b70ac41364ab30f75dc61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c38b1f0e52b91fda5deaa74d588d4ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0c38b1f0e52b91fda5deaa74d588d4ee">i2c_num_tran</a></td></tr>
<tr class="memdesc:a0c38b1f0e52b91fda5deaa74d588d4ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_num_tran;Register Addresses: 3[17:17];The number of transactions. Either 1 or 2.  <a href="#a0c38b1f0e52b91fda5deaa74d588d4ee">More...</a><br /></td></tr>
<tr class="separator:a0c38b1f0e52b91fda5deaa74d588d4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24b621b94dfb11b3ec3b36ea15c2c53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad24b621b94dfb11b3ec3b36ea15c2c53">en_eeprom_read</a></td></tr>
<tr class="memdesc:ad24b621b94dfb11b3ec3b36ea15c2c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_eeprom_read;Register Addresses: 1[23:23];Disables the gating of auto_load clock after init_load_done. Should be used if register triggering has to work.  <a href="#ad24b621b94dfb11b3ec3b36ea15c2c53">More...</a><br /></td></tr>
<tr class="separator:ad24b621b94dfb11b3ec3b36ea15c2c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84cc130f6ccf0b2827e17528cb9b0855"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a84cc130f6ccf0b2827e17528cb9b0855">init_load_done</a></td></tr>
<tr class="memdesc:a84cc130f6ccf0b2827e17528cb9b0855"><td class="mdescLeft">&#160;</td><td class="mdescRight">init_load_done;Register Addresses: 3[8:8];Can be used to check whether initial auto_load is successful or not.  <a href="#a84cc130f6ccf0b2827e17528cb9b0855">More...</a><br /></td></tr>
<tr class="separator:a84cc130f6ccf0b2827e17528cb9b0855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1001b38cef654c20b8ef7c3fb4b3e106"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1001b38cef654c20b8ef7c3fb4b3e106">addr_slave_eeprom</a></td></tr>
<tr class="memdesc:a1001b38cef654c20b8ef7c3fb4b3e106"><td class="mdescLeft">&#160;</td><td class="mdescRight">addr_slave_eeprom;Register Addresses: 1[8:2];  <a href="#a1001b38cef654c20b8ef7c3fb4b3e106">More...</a><br /></td></tr>
<tr class="separator:a1001b38cef654c20b8ef7c3fb4b3e106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f94d89df7b946472aa65f09dc36f984"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1f94d89df7b946472aa65f09dc36f984">i2c_num_bytes_tran1</a></td></tr>
<tr class="memdesc:a1f94d89df7b946472aa65f09dc36f984"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_num_bytes_tran1;Register Addresses: 7[17:16];Number of bytes used in the tran2 of i2c transaction.  <a href="#a1f94d89df7b946472aa65f09dc36f984">More...</a><br /></td></tr>
<tr class="separator:a1f94d89df7b946472aa65f09dc36f984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664868970effaa22e41d7c6e346f8794"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a664868970effaa22e41d7c6e346f8794">i2c_num_bytes_tran2</a></td></tr>
<tr class="memdesc:a664868970effaa22e41d7c6e346f8794"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_num_bytes_tran2;Register Addresses: 5[23:22];Number of bytes used in the tran2 of i2c transaction.  <a href="#a664868970effaa22e41d7c6e346f8794">More...</a><br /></td></tr>
<tr class="separator:a664868970effaa22e41d7c6e346f8794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7405a3e25e7f825958b7d271cb183d56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a7405a3e25e7f825958b7d271cb183d56">i2c_write_data2</a></td></tr>
<tr class="memdesc:a7405a3e25e7f825958b7d271cb183d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_data2;Register Addresses: 7[7:0];  <a href="#a7405a3e25e7f825958b7d271cb183d56">More...</a><br /></td></tr>
<tr class="separator:a7405a3e25e7f825958b7d271cb183d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3cafcbc6dbd88c078e92f49b54d9407"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae3cafcbc6dbd88c078e92f49b54d9407">i2c_sel_read_bytes</a></td></tr>
<tr class="memdesc:ae3cafcbc6dbd88c078e92f49b54d9407"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_sel_read_bytes;Register Addresses: 7[19:18];choses which byte of i2c_read register to be read.  <a href="#ae3cafcbc6dbd88c078e92f49b54d9407">More...</a><br /></td></tr>
<tr class="separator:ae3cafcbc6dbd88c078e92f49b54d9407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdf84416c91cc053a4b1a62ed6bea9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adbdf84416c91cc053a4b1a62ed6bea9e">i2c_cont_rw</a></td></tr>
<tr class="memdesc:adbdf84416c91cc053a4b1a62ed6bea9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_cont_rw;Register Addresses: 0[6:6];  <a href="#adbdf84416c91cc053a4b1a62ed6bea9e">More...</a><br /></td></tr>
<tr class="separator:adbdf84416c91cc053a4b1a62ed6bea9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0c7bef103e7aa4efd1c18239fbef37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8f0c7bef103e7aa4efd1c18239fbef37">dis_ovldet</a></td></tr>
<tr class="memdesc:a8f0c7bef103e7aa4efd1c18239fbef37"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_ovldet;Register Addresses: 101[23:23];to disable overload detection  <a href="#a8f0c7bef103e7aa4efd1c18239fbef37">More...</a><br /></td></tr>
<tr class="separator:a8f0c7bef103e7aa4efd1c18239fbef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2861d0fdb55bb7b6fb2460e1e043df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5a2861d0fdb55bb7b6fb2460e1e043df">prog_ovldet_refp</a></td></tr>
<tr class="memdesc:a5a2861d0fdb55bb7b6fb2460e1e043df"><td class="mdescLeft">&#160;</td><td class="mdescRight">prog_ovldet_refp;Register Addresses: 100[20:18];To program OVL_DET REFP  <a href="#a5a2861d0fdb55bb7b6fb2460e1e043df">More...</a><br /></td></tr>
<tr class="separator:a5a2861d0fdb55bb7b6fb2460e1e043df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae7fee3fc50dfe0b8db37304a02adf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4ae7fee3fc50dfe0b8db37304a02adf4">prog_ovldet_refm</a></td></tr>
<tr class="memdesc:a4ae7fee3fc50dfe0b8db37304a02adf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">prog_ovldet_refm;Register Addresses: 100[23:21];To program OVL_DET REFM  <a href="#a4ae7fee3fc50dfe0b8db37304a02adf4">More...</a><br /></td></tr>
<tr class="separator:a4ae7fee3fc50dfe0b8db37304a02adf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328356a6de5554db76c6f85b26e1aac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a328356a6de5554db76c6f85b26e1aac4">iamb_max_sel</a></td></tr>
<tr class="memdesc:a328356a6de5554db76c6f85b26e1aac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">iamb_max_sel;Register Addresses: 114[7:4];selects the value of DAC resistor  <a href="#a328356a6de5554db76c6f85b26e1aac4">More...</a><br /></td></tr>
<tr class="separator:a328356a6de5554db76c6f85b26e1aac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe55d5504aa2cdceab7586e85926d607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abe55d5504aa2cdceab7586e85926d607">tm_vrefp_diode</a></td></tr>
<tr class="memdesc:abe55d5504aa2cdceab7586e85926d607"><td class="mdescLeft">&#160;</td><td class="mdescRight">tm_vrefp_diode;Register Addresses: 109[2:0];To program the bias voltage INP  <a href="#abe55d5504aa2cdceab7586e85926d607">More...</a><br /></td></tr>
<tr class="separator:abe55d5504aa2cdceab7586e85926d607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d168998fa7b8866919cc41cafde1356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5d168998fa7b8866919cc41cafde1356">tm_vrefm_diode</a></td></tr>
<tr class="memdesc:a5d168998fa7b8866919cc41cafde1356"><td class="mdescLeft">&#160;</td><td class="mdescRight">tm_vrefm_diode;Register Addresses: 109[5:3];To program the bias voltage INM  <a href="#a5d168998fa7b8866919cc41cafde1356">More...</a><br /></td></tr>
<tr class="separator:a5d168998fa7b8866919cc41cafde1356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5249126def563a037c9db68539a49775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5249126def563a037c9db68539a49775">gpo1_mux_sel</a></td></tr>
<tr class="memdesc:a5249126def563a037c9db68539a49775"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpo1_mux_sel;Register Addresses: 120[8:6];  <a href="#a5249126def563a037c9db68539a49775">More...</a><br /></td></tr>
<tr class="separator:a5249126def563a037c9db68539a49775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae22c5096e95c010520ac9e810540b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aaae22c5096e95c010520ac9e810540b1">gpio1_obuf_en</a></td></tr>
<tr class="memdesc:aaae22c5096e95c010520ac9e810540b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio1_obuf_en;Register Addresses: 120[12:12];  <a href="#aaae22c5096e95c010520ac9e810540b1">More...</a><br /></td></tr>
<tr class="separator:aaae22c5096e95c010520ac9e810540b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4941abf69a5c7d40800bb34b9ee2471f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4941abf69a5c7d40800bb34b9ee2471f">gpio1_ibuf_en</a></td></tr>
<tr class="memdesc:a4941abf69a5c7d40800bb34b9ee2471f"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio1_ibuf_en;Register Addresses: 120[13:13];  <a href="#a4941abf69a5c7d40800bb34b9ee2471f">More...</a><br /></td></tr>
<tr class="separator:a4941abf69a5c7d40800bb34b9ee2471f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec82d04684d9ac714f5f65581b2b26e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8ec82d04684d9ac714f5f65581b2b26e">gpo2_mux_sel</a></td></tr>
<tr class="memdesc:a8ec82d04684d9ac714f5f65581b2b26e"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpo2_mux_sel;Register Addresses: 120[11:9];  <a href="#a8ec82d04684d9ac714f5f65581b2b26e">More...</a><br /></td></tr>
<tr class="separator:a8ec82d04684d9ac714f5f65581b2b26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368d0649a8a17b1088e860ce0916f854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a368d0649a8a17b1088e860ce0916f854">gpio2_obuf_en</a></td></tr>
<tr class="memdesc:a368d0649a8a17b1088e860ce0916f854"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio2_obuf_en;Register Addresses: 120[15:15];  <a href="#a368d0649a8a17b1088e860ce0916f854">More...</a><br /></td></tr>
<tr class="separator:a368d0649a8a17b1088e860ce0916f854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1416f61431e4cc51c6ea6118747d0fe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1416f61431e4cc51c6ea6118747d0fe3">gpio2_ibuf_en</a></td></tr>
<tr class="memdesc:a1416f61431e4cc51c6ea6118747d0fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio2_ibuf_en;Register Addresses: 120[16:16];  <a href="#a1416f61431e4cc51c6ea6118747d0fe3">More...</a><br /></td></tr>
<tr class="separator:a1416f61431e4cc51c6ea6118747d0fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22a909059e064027f01864e2db58eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab22a909059e064027f01864e2db58eb4">gpo3_mux_sel</a></td></tr>
<tr class="memdesc:ab22a909059e064027f01864e2db58eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpo3_mux_sel;Register Addresses: 120[2:0];  <a href="#ab22a909059e064027f01864e2db58eb4">More...</a><br /></td></tr>
<tr class="separator:ab22a909059e064027f01864e2db58eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3f2cecfca84f9cc11dde779753bb17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2c3f2cecfca84f9cc11dde779753bb17">sel_gp3_on_sdam</a></td></tr>
<tr class="memdesc:a2c3f2cecfca84f9cc11dde779753bb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_gp3_on_sdam;Register Addresses: 120[22:22];  <a href="#a2c3f2cecfca84f9cc11dde779753bb17">More...</a><br /></td></tr>
<tr class="separator:a2c3f2cecfca84f9cc11dde779753bb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac752e847ca54073862f6c642bd83790a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac752e847ca54073862f6c642bd83790a">dealias_en</a></td></tr>
<tr class="memdesc:ac752e847ca54073862f6c642bd83790a"><td class="mdescLeft">&#160;</td><td class="mdescRight">dealias_en;Register Addresses: 113[1:1];To enable Dealias mode to get different Modulation freq close to 40MHz, ;34.3 MHz &amp; 48 MHz.  <a href="#ac752e847ca54073862f6c642bd83790a">More...</a><br /></td></tr>
<tr class="separator:ac752e847ca54073862f6c642bd83790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12f738990fa7202d760daca80be5e22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab12f738990fa7202d760daca80be5e22">dealias_freq</a></td></tr>
<tr class="memdesc:ab12f738990fa7202d760daca80be5e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">dealias_freq;Register Addresses: 113[2:2];Changes o/p freq in dealias mode;- only when dealais mode is enabled (TM_CLKGENless than2greater than is set to '1').  <a href="#ab12f738990fa7202d760daca80be5e22">More...</a><br /></td></tr>
<tr class="separator:ab12f738990fa7202d760daca80be5e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18539cc6fd63ce4f504fcf16b1e48f31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a18539cc6fd63ce4f504fcf16b1e48f31">shift_illum_phase</a></td></tr>
<tr class="memdesc:a18539cc6fd63ce4f504fcf16b1e48f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">shift_illum_phase;Register Addresses: 113[6:3];Shift bits to get different LED_CLK phases in calib mode.;;80M mode:16phases, 22.5 deg separation(360/16)-6.25n separation;;40M mode:16phases, 45 deg separation(360/8)-12.5n separation;;Basically 40M mode MSB bit is unused.  <a href="#a18539cc6fd63ce4f504fcf16b1e48f31">More...</a><br /></td></tr>
<tr class="separator:a18539cc6fd63ce4f504fcf16b1e48f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c618465f11b7742d57a755528163f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac3c618465f11b7742d57a755528163f6">shut_clocks</a></td></tr>
<tr class="memdesc:ac3c618465f11b7742d57a755528163f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">shut_clocks;Register Addresses: 113[8:8];to shut down all 20M, 10M clock switching  <a href="#ac3c618465f11b7742d57a755528163f6">More...</a><br /></td></tr>
<tr class="separator:ac3c618465f11b7742d57a755528163f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c0441a1f64e43e1ca7225dbb6da367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a58c0441a1f64e43e1ca7225dbb6da367">invert_tg_clk</a></td></tr>
<tr class="memdesc:a58c0441a1f64e43e1ca7225dbb6da367"><td class="mdescLeft">&#160;</td><td class="mdescRight">invert_tg_clk;Register Addresses: 113[9:9];to invert tg_clk for timing requirements  <a href="#a58c0441a1f64e43e1ca7225dbb6da367">More...</a><br /></td></tr>
<tr class="separator:a58c0441a1f64e43e1ca7225dbb6da367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268d16eaac8153c1d761d26f704dadfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a268d16eaac8153c1d761d26f704dadfa">invert_afe_clk</a></td></tr>
<tr class="memdesc:a268d16eaac8153c1d761d26f704dadfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">invert_afe_clk;Register Addresses: 113[11:11];  <a href="#a268d16eaac8153c1d761d26f704dadfa">More...</a><br /></td></tr>
<tr class="separator:a268d16eaac8153c1d761d26f704dadfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ceab4db2106751addab3a041dcb858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac9ceab4db2106751addab3a041dcb858">dis_illum_clk_tx</a></td></tr>
<tr class="memdesc:ac9ceab4db2106751addab3a041dcb858"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_illum_clk_tx;Register Addresses: 113[12:12];Disable LED clk going to transmitter  <a href="#ac9ceab4db2106751addab3a041dcb858">More...</a><br /></td></tr>
<tr class="separator:ac9ceab4db2106751addab3a041dcb858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98029ccfd8f7c1c326f30f0d4e96eee2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a98029ccfd8f7c1c326f30f0d4e96eee2">en_illum_clk_gpio</a></td></tr>
<tr class="memdesc:a98029ccfd8f7c1c326f30f0d4e96eee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_illum_clk_gpio;Register Addresses: 113[16:16];Disable LED CLK going to GPIO  <a href="#a98029ccfd8f7c1c326f30f0d4e96eee2">More...</a><br /></td></tr>
<tr class="separator:a98029ccfd8f7c1c326f30f0d4e96eee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d3a8085b94d0560f8e8c8f7611aaab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a96d3a8085b94d0560f8e8c8f7611aaab">illum_clk_gpio_mode</a></td></tr>
<tr class="memdesc:a96d3a8085b94d0560f8e8c8f7611aaab"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_clk_gpio_mode;Register Addresses: 113[15:15];When this bit is '1', illum_en gating led_clk going to GPIO is masked.;  <a href="#a96d3a8085b94d0560f8e8c8f7611aaab">More...</a><br /></td></tr>
<tr class="separator:a96d3a8085b94d0560f8e8c8f7611aaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f87e1e66f332f99a6410f1c3ddd845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a08f87e1e66f332f99a6410f1c3ddd845">unmask_illumen_intxtalk</a></td></tr>
<tr class="memdesc:a08f87e1e66f332f99a6410f1c3ddd845"><td class="mdescLeft">&#160;</td><td class="mdescRight">unmask_illumen_intxtalk;Register Addresses: 113[17:17];Mask internal crosstalk signal gating illum_en.  <a href="#a08f87e1e66f332f99a6410f1c3ddd845">More...</a><br /></td></tr>
<tr class="separator:a08f87e1e66f332f99a6410f1c3ddd845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc72f1720585bde4904a093fa4e7e45a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adc72f1720585bde4904a093fa4e7e45a">temp_offset</a></td></tr>
<tr class="memdesc:adc72f1720585bde4904a093fa4e7e45a"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_offset;Register Addresses: 110[16:8];temperature offset  <a href="#adc72f1720585bde4904a093fa4e7e45a">More...</a><br /></td></tr>
<tr class="separator:adc72f1720585bde4904a093fa4e7e45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad173e07a43ed5567cae02a49dd9ffdeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ad173e07a43ed5567cae02a49dd9ffdeb">en_temp_conv</a></td></tr>
<tr class="memdesc:ad173e07a43ed5567cae02a49dd9ffdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_temp_conv;Register Addresses: 110[19:19];To enable temperature conversion  <a href="#ad173e07a43ed5567cae02a49dd9ffdeb">More...</a><br /></td></tr>
<tr class="separator:ad173e07a43ed5567cae02a49dd9ffdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbda22710d9853c8d94b559fdaf44c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5cbda22710d9853c8d94b559fdaf44c6">dis_glb_pd_refsys</a></td></tr>
<tr class="memdesc:a5cbda22710d9853c8d94b559fdaf44c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_refsys;Register Addresses: 118[0:0];  <a href="#a5cbda22710d9853c8d94b559fdaf44c6">More...</a><br /></td></tr>
<tr class="separator:a5cbda22710d9853c8d94b559fdaf44c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b8febd4cfdb709dca4027e389b5c58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa3b8febd4cfdb709dca4027e389b5c58">dis_glb_pd_temp_sens</a></td></tr>
<tr class="memdesc:aa3b8febd4cfdb709dca4027e389b5c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_temp_sens;Register Addresses: 118[1:1];  <a href="#aa3b8febd4cfdb709dca4027e389b5c58">More...</a><br /></td></tr>
<tr class="separator:aa3b8febd4cfdb709dca4027e389b5c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9557e8aacd96cbfd2421ed895d56abb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a9557e8aacd96cbfd2421ed895d56abb3">dis_glb_pd_illum_drv</a></td></tr>
<tr class="memdesc:a9557e8aacd96cbfd2421ed895d56abb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_illum_drv;Register Addresses: 118[2:2];  <a href="#a9557e8aacd96cbfd2421ed895d56abb3">More...</a><br /></td></tr>
<tr class="separator:a9557e8aacd96cbfd2421ed895d56abb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5ba013372994b83ebb79f3a71eaaa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abb5ba013372994b83ebb79f3a71eaaa4">dis_glb_pd_afe</a></td></tr>
<tr class="memdesc:abb5ba013372994b83ebb79f3a71eaaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_afe;Register Addresses: 118[3:3];  <a href="#abb5ba013372994b83ebb79f3a71eaaa4">More...</a><br /></td></tr>
<tr class="separator:abb5ba013372994b83ebb79f3a71eaaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee2968d370dd91f801c426a63d1bd0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a0ee2968d370dd91f801c426a63d1bd0d">dis_glb_pd_afe_dac</a></td></tr>
<tr class="memdesc:a0ee2968d370dd91f801c426a63d1bd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_afe_dac;Register Addresses: 118[4:4];  <a href="#a0ee2968d370dd91f801c426a63d1bd0d">More...</a><br /></td></tr>
<tr class="separator:a0ee2968d370dd91f801c426a63d1bd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c0c760189050ec68794f4b1e44e45f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a84c0c760189050ec68794f4b1e44e45f">dis_glb_pd_amb_dac</a></td></tr>
<tr class="memdesc:a84c0c760189050ec68794f4b1e44e45f"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_amb_dac;Register Addresses: 118[5:5];  <a href="#a84c0c760189050ec68794f4b1e44e45f">More...</a><br /></td></tr>
<tr class="separator:a84c0c760189050ec68794f4b1e44e45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac58d06b3afba34d8901fc8c36a80df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1ac58d06b3afba34d8901fc8c36a80df">dis_glb_pd_amb_adc</a></td></tr>
<tr class="memdesc:a1ac58d06b3afba34d8901fc8c36a80df"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_amb_adc;Register Addresses: 118[6:6];  <a href="#a1ac58d06b3afba34d8901fc8c36a80df">More...</a><br /></td></tr>
<tr class="separator:a1ac58d06b3afba34d8901fc8c36a80df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a9e4cfd48ff6cd09f970d07f769438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a20a9e4cfd48ff6cd09f970d07f769438">dis_glb_pd_test_curr</a></td></tr>
<tr class="memdesc:a20a9e4cfd48ff6cd09f970d07f769438"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_test_curr;Register Addresses: 118[7:7];  <a href="#a20a9e4cfd48ff6cd09f970d07f769438">More...</a><br /></td></tr>
<tr class="separator:a20a9e4cfd48ff6cd09f970d07f769438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2790406acd1e5fcd1f07ebb6a2066a35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a2790406acd1e5fcd1f07ebb6a2066a35">dis_glb_pd_osc</a></td></tr>
<tr class="memdesc:a2790406acd1e5fcd1f07ebb6a2066a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_osc;Register Addresses: 118[8:8];  <a href="#a2790406acd1e5fcd1f07ebb6a2066a35">More...</a><br /></td></tr>
<tr class="separator:a2790406acd1e5fcd1f07ebb6a2066a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c05d396e84e3a0a6b62da8de4986002"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a5c05d396e84e3a0a6b62da8de4986002">dis_glb_pd_i2chost</a></td></tr>
<tr class="memdesc:a5c05d396e84e3a0a6b62da8de4986002"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_i2chost;Register Addresses: 118[9:9];  <a href="#a5c05d396e84e3a0a6b62da8de4986002">More...</a><br /></td></tr>
<tr class="separator:a5c05d396e84e3a0a6b62da8de4986002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f03a92cac033306d1b5639a9a41061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab8f03a92cac033306d1b5639a9a41061">pdn_global</a></td></tr>
<tr class="memdesc:ab8f03a92cac033306d1b5639a9a41061"><td class="mdescLeft">&#160;</td><td class="mdescRight">pdn_global;Register Addresses: 118[11:11];  <a href="#ab8f03a92cac033306d1b5639a9a41061">More...</a><br /></td></tr>
<tr class="separator:ab8f03a92cac033306d1b5639a9a41061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d9bb9c0d94666f5d526a379539047"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab81d9bb9c0d94666f5d526a379539047">en_dyn_pd_refsys</a></td></tr>
<tr class="memdesc:ab81d9bb9c0d94666f5d526a379539047"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_refsys;Register Addresses: 119[0:0];  <a href="#ab81d9bb9c0d94666f5d526a379539047">More...</a><br /></td></tr>
<tr class="separator:ab81d9bb9c0d94666f5d526a379539047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70be3f12be865ebe8c093f18959f813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab70be3f12be865ebe8c093f18959f813">en_dyn_pd_temp_sens</a></td></tr>
<tr class="memdesc:ab70be3f12be865ebe8c093f18959f813"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_temp_sens;Register Addresses: 119[1:1];  <a href="#ab70be3f12be865ebe8c093f18959f813">More...</a><br /></td></tr>
<tr class="separator:ab70be3f12be865ebe8c093f18959f813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d35466027ea9481c01cfd02807cb0b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a3d35466027ea9481c01cfd02807cb0b1">en_dyn_pd_illum_drv</a></td></tr>
<tr class="memdesc:a3d35466027ea9481c01cfd02807cb0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_illum_drv;Register Addresses: 119[2:2];  <a href="#a3d35466027ea9481c01cfd02807cb0b1">More...</a><br /></td></tr>
<tr class="separator:a3d35466027ea9481c01cfd02807cb0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ff3c5f329d4fc1c2a716b84489e16b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a78ff3c5f329d4fc1c2a716b84489e16b">en_dyn_pd_afe</a></td></tr>
<tr class="memdesc:a78ff3c5f329d4fc1c2a716b84489e16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_afe;Register Addresses: 119[3:3];  <a href="#a78ff3c5f329d4fc1c2a716b84489e16b">More...</a><br /></td></tr>
<tr class="separator:a78ff3c5f329d4fc1c2a716b84489e16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40ca42c0183dabd4627e21d37b032b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab40ca42c0183dabd4627e21d37b032b8">en_dyn_pd_afe_dac</a></td></tr>
<tr class="memdesc:ab40ca42c0183dabd4627e21d37b032b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_afe_dac;Register Addresses: 119[4:4];  <a href="#ab40ca42c0183dabd4627e21d37b032b8">More...</a><br /></td></tr>
<tr class="separator:ab40ca42c0183dabd4627e21d37b032b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88e46689a8ad54e1cd9f2a74916efd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ab88e46689a8ad54e1cd9f2a74916efd4">en_dyn_pd_amb_dac</a></td></tr>
<tr class="memdesc:ab88e46689a8ad54e1cd9f2a74916efd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_amb_dac;Register Addresses: 119[5:5];  <a href="#ab88e46689a8ad54e1cd9f2a74916efd4">More...</a><br /></td></tr>
<tr class="separator:ab88e46689a8ad54e1cd9f2a74916efd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e39ebb068de61f66df1b25a6d2551b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa1e39ebb068de61f66df1b25a6d2551b">en_dyn_pd_amb_adc</a></td></tr>
<tr class="memdesc:aa1e39ebb068de61f66df1b25a6d2551b"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_amb_adc;Register Addresses: 119[6:6];  <a href="#aa1e39ebb068de61f66df1b25a6d2551b">More...</a><br /></td></tr>
<tr class="separator:aa1e39ebb068de61f66df1b25a6d2551b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd4f120fd54b75ee11b2749c9572fc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a1dd4f120fd54b75ee11b2749c9572fc7">en_dyn_pd_test_curr</a></td></tr>
<tr class="memdesc:a1dd4f120fd54b75ee11b2749c9572fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_test_curr;Register Addresses: 119[7:7];  <a href="#a1dd4f120fd54b75ee11b2749c9572fc7">More...</a><br /></td></tr>
<tr class="separator:a1dd4f120fd54b75ee11b2749c9572fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531bbd358fefe3feca48a12938b7ef11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a531bbd358fefe3feca48a12938b7ef11">en_dyn_pd_osc</a></td></tr>
<tr class="memdesc:a531bbd358fefe3feca48a12938b7ef11"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_osc;Register Addresses: 119[8:8];  <a href="#a531bbd358fefe3feca48a12938b7ef11">More...</a><br /></td></tr>
<tr class="separator:a531bbd358fefe3feca48a12938b7ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f0387e577070854f43aa27e5b86020"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ac3f0387e577070854f43aa27e5b86020">en_dyn_pd_i2chost_osc</a></td></tr>
<tr class="memdesc:ac3f0387e577070854f43aa27e5b86020"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_i2chost_osc;Register Addresses: 119[9:9];  <a href="#ac3f0387e577070854f43aa27e5b86020">More...</a><br /></td></tr>
<tr class="separator:ac3f0387e577070854f43aa27e5b86020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8621153128a560a191346df43fa28c3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a8621153128a560a191346df43fa28c3c">TX0_PIN_CONFIG</a></td></tr>
<tr class="memdesc:a8621153128a560a191346df43fa28c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX0_PIN_CONFIG;Register Addresses: 122[5:4];.  <a href="#a8621153128a560a191346df43fa28c3c">More...</a><br /></td></tr>
<tr class="separator:a8621153128a560a191346df43fa28c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb755066f8b0cf7969d733c61b1cb68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aacb755066f8b0cf7969d733c61b1cb68">TX1_PIN_CONFIG</a></td></tr>
<tr class="memdesc:aacb755066f8b0cf7969d733c61b1cb68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX1_PIN_CONFIG;Register Addresses: 122[1:0];.  <a href="#aacb755066f8b0cf7969d733c61b1cb68">More...</a><br /></td></tr>
<tr class="separator:aacb755066f8b0cf7969d733c61b1cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf50de39484054133ba31e7bfdfe88df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#adf50de39484054133ba31e7bfdfe88df">TX2_PIN_CONFIG</a></td></tr>
<tr class="memdesc:adf50de39484054133ba31e7bfdfe88df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX2_PIN_CONFIG;Register Addresses: 122[3:2];.  <a href="#adf50de39484054133ba31e7bfdfe88df">More...</a><br /></td></tr>
<tr class="separator:adf50de39484054133ba31e7bfdfe88df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ad9016ffaf4e1c06c5ea4ae9f51c1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae8ad9016ffaf4e1c06c5ea4ae9f51c1f">EN_TX_CLKB</a></td></tr>
<tr class="memdesc:ae8ad9016ffaf4e1c06c5ea4ae9f51c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_TX_CLKB;Register Addresses: 121[0:0];.  <a href="#ae8ad9016ffaf4e1c06c5ea4ae9f51c1f">More...</a><br /></td></tr>
<tr class="separator:ae8ad9016ffaf4e1c06c5ea4ae9f51c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2f7a1b4a9ff27b0f338539597dac8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4e2f7a1b4a9ff27b0f338539597dac8d">EN_TX_CLKZ</a></td></tr>
<tr class="memdesc:a4e2f7a1b4a9ff27b0f338539597dac8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_TX_CLKZ;Register Addresses: 121[2:2];.  <a href="#a4e2f7a1b4a9ff27b0f338539597dac8d">More...</a><br /></td></tr>
<tr class="separator:a4e2f7a1b4a9ff27b0f338539597dac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39eb9cd24f72ea82c91602018f2cf04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#ae39eb9cd24f72ea82c91602018f2cf04">sel_illum_tx0_on_tx1</a></td></tr>
<tr class="memdesc:ae39eb9cd24f72ea82c91602018f2cf04"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_illum_tx0_on_tx1;Register Addresses: 121[3:3];Force ILLUM_EN_0 (TX0) onto ILLUM_EN_1 (TX1). This mode is required to enable static LED drive mode.  <a href="#ae39eb9cd24f72ea82c91602018f2cf04">More...</a><br /></td></tr>
<tr class="separator:ae39eb9cd24f72ea82c91602018f2cf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe86782b42774ec90ca0511b44d87f82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abe86782b42774ec90ca0511b44d87f82">ILLUM_DC_CURR_DAC</a></td></tr>
<tr class="memdesc:abe86782b42774ec90ca0511b44d87f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">ILLUM_DC_CURR_DAC;Register Addresses: 121[11:8];0.5mA*register setting.  <a href="#abe86782b42774ec90ca0511b44d87f82">More...</a><br /></td></tr>
<tr class="separator:abe86782b42774ec90ca0511b44d87f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb024eafa0195cb9601486b03eb8f3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#abfb024eafa0195cb9601486b03eb8f3d">PDN_ILLUM_DC_CURR</a></td></tr>
<tr class="memdesc:abfb024eafa0195cb9601486b03eb8f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDN_ILLUM_DC_CURR;Register Addresses: 121[12:12];.  <a href="#abfb024eafa0195cb9601486b03eb8f3d">More...</a><br /></td></tr>
<tr class="separator:abfb024eafa0195cb9601486b03eb8f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa633043881c8918ff9713cc0371f6b70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#aa633043881c8918ff9713cc0371f6b70">FEEDBACK_CONT_MODE</a></td></tr>
<tr class="memdesc:aa633043881c8918ff9713cc0371f6b70"><td class="mdescLeft">&#160;</td><td class="mdescRight">FEEDBACK_CONT_MODE;Register Addresses: 121[13:13];.  <a href="#aa633043881c8918ff9713cc0371f6b70">More...</a><br /></td></tr>
<tr class="separator:aa633043881c8918ff9713cc0371f6b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52ec58afe469144cebcd4617790b066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#af52ec58afe469144cebcd4617790b066">PDN_ILLUM_DRV</a></td></tr>
<tr class="memdesc:af52ec58afe469144cebcd4617790b066"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDN_ILLUM_DRV;Register Addresses: 121[19:19];.  <a href="#af52ec58afe469144cebcd4617790b066">More...</a><br /></td></tr>
<tr class="separator:af52ec58afe469144cebcd4617790b066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f79290093776d006e9d295134fe5a12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_1_1registers.html#a4f79290093776d006e9d295134fe5a12">EN_TX_DC_CURR_ALL</a></td></tr>
<tr class="memdesc:a4f79290093776d006e9d295134fe5a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_TX_DC_CURR_ALL;Register Addresses: 121[4:4];.  <a href="#a4f79290093776d006e9d295134fe5a12">More...</a><br /></td></tr>
<tr class="separator:a4f79290093776d006e9d295134fe5a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Class that enumerates all registers in <a class="el" href="namespace_o_p_t3101.html" title="OPT3101::device declaration This is declared here to avoid cyclic reference of classes. ">OPT3101</a>. </p>
<p>Class that enlists and declares all <a class="el" href="namespace_o_p_t3101.html" title="OPT3101::device declaration This is declared here to avoid cyclic reference of classes. ">OPT3101</a> registers accesible to user. The names of the registers match with names in the <a href="http://www.ti.com/lit/ds/symlink/opt3101.pdf">datasheet</a> These registers are directly accesible to the user in the program. <br />
 For example: <a class="el" href="class_o_p_t3101_1_1registers.html#a78e8bc6ad4a84c7d19974ba6c58e329e" title="hdr_mode;Register Addresses: 8[17:17]; ">OPT3101::registers::hdr_mode</a> = 1 would set the register hdr_mode to 1 <br />
 Similarly to read the value of the register users need to call the <a class="el" href="class_o_p_t3101_1_1device_register.html#a7092e4906eaff27555bc589eaf737493" title="Function called to read the value of register. ">OPT3101::deviceRegister::read()</a> function like OPT3101::registers::hdr_mode::read() </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad17b048a9eb5a74b3fef29fb145a9e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17b048a9eb5a74b3fef29fb145a9e92">&#9670;&nbsp;</a></span>registers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OPT3101::registers::registers </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor for class <a class="el" href="class_o_p_t3101_1_1registers.html" title="Class that enumerates all registers in OPT3101. ">OPT3101::registers</a> Constructor allocates <a class="el" href="class_o_p_t3101_1_1device_register.html#a058d48b4c23e22739b1c65d85367a0a8" title="This specifies how many ADDRESS does this register span across. For eg: There are registers which spa...">OPT3101::deviceRegister::size</a> to each <a class="el" href="class_o_p_t3101_1_1device_register.html" title="Class that contains positional information for registers in the register map. ">OPT3101::deviceRegister</a> instance on construction. </p>
<p>&lt; Address=11</p>
<p>&lt; Address=11</p>
<p>&lt; Address=11</p>
<p>&lt; Address=17</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=9</p>
<p>&lt; Address=9</p>
<p>&lt; Address=9</p>
<p>&lt; Address=9</p>
<p>&lt; Address=10</p>
<p>&lt; Address=10</p>
<p>&lt; Address=10</p>
<p>&lt; Address=16</p>
<p>&lt; Address=17</p>
<p>&lt; Address=8</p>
<p>&lt; Address=9</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=16</p>
<p>&lt; Address=17</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=16</p>
<p>&lt; Address=0</p>
<p>&lt; Address=39</p>
<p>&lt; Address=38</p>
<p>&lt; Address=39</p>
<p>&lt; Address=39</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=44</p>
<p>&lt; Address=43</p>
<p>&lt; Address=43</p>
<p>&lt; Address=41</p>
<p>&lt; Address=43</p>
<p>&lt; Address=41</p>
<p>&lt; Address=44</p>
<p>&lt; Address=41</p>
<p>&lt; Address=44</p>
<p>&lt; Address=41</p>
<p>&lt; Address=185</p>
<p>&lt; Address=41</p>
<p>&lt; Address=42</p>
<p>&lt; Address=185</p>
<p>&lt; Address=42</p>
<p>&lt; Address=185</p>
<p>&lt; Address=185</p>
<p>&lt; Address=185</p>
<p>&lt; Address=184</p>
<p>&lt; Address=64</p>
<p>&lt; Address=64</p>
<p>&lt; Address=64</p>
<p>&lt; Address=64</p>
<p>&lt; Address=65</p>
<p>&lt; Address=65</p>
<p>&lt; Address=64</p>
<p>&lt; Address=3</p>
<p>&lt; Address=184</p>
<p>&lt; Address=184</p>
<p>&lt; Address=185</p>
<p>&lt; Address=185</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=0</p>
<p>&lt; Address=0</p>
<p>&lt; Address=80</p>
<p>&lt; Address=0</p>
<p>&lt; Address=128</p>
<p>&lt; Address=160</p>
<p>&lt; Address=128</p>
<p>&lt; Address=159</p>
<p>&lt; Address=159</p>
<p>&lt; Address=128</p>
<p>&lt; Address=143</p>
<p>&lt; Address=144</p>
<p>&lt; Address=156</p>
<p>&lt; Address=156</p>
<p>&lt; Address=131</p>
<p>&lt; Address=132</p>
<p>&lt; Address=133</p>
<p>&lt; Address=134</p>
<p>&lt; Address=135</p>
<p>&lt; Address=136</p>
<p>&lt; Address=137</p>
<p>&lt; Address=138</p>
<p>&lt; Address=145</p>
<p>&lt; Address=146</p>
<p>&lt; Address=147</p>
<p>&lt; Address=148</p>
<p>&lt; Address=151</p>
<p>&lt; Address=151</p>
<p>&lt; Address=152</p>
<p>&lt; Address=152</p>
<p>&lt; Address=153</p>
<p>&lt; Address=153</p>
<p>&lt; Address=157</p>
<p>&lt; Address=157</p>
<p>&lt; Address=158</p>
<p>&lt; Address=158</p>
<p>&lt; Address=20</p>
<p>&lt; Address=20</p>
<p>&lt; Address=20</p>
<p>&lt; Address=19</p>
<p>&lt; Address=19</p>
<p>&lt; Address=20</p>
<p>&lt; Address=20</p>
<p>&lt; Address=21</p>
<p>&lt; Address=21</p>
<p>&lt; Address=22</p>
<p>&lt; Address=22</p>
<p>&lt; Address=23</p>
<p>&lt; Address=23</p>
<p>&lt; Address=24</p>
<p>&lt; Address=24</p>
<p>&lt; Address=25</p>
<p>&lt; Address=25</p>
<p>&lt; Address=26</p>
<p>&lt; Address=26</p>
<p>&lt; Address=27</p>
<p>&lt; Address=27</p>
<p>&lt; Address=28</p>
<p>&lt; Address=28</p>
<p>&lt; Address=29</p>
<p>&lt; Address=29</p>
<p>&lt; Address=30</p>
<p>&lt; Address=30</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=59</p>
<p>&lt; Address=60</p>
<p>&lt; Address=46</p>
<p>&lt; Address=61</p>
<p>&lt; Address=62</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=47</p>
<p>&lt; Address=48</p>
<p>&lt; Address=49</p>
<p>&lt; Address=50</p>
<p>&lt; Address=51</p>
<p>&lt; Address=52</p>
<p>&lt; Address=53</p>
<p>&lt; Address=54</p>
<p>&lt; Address=55</p>
<p>&lt; Address=56</p>
<p>&lt; Address=57</p>
<p>&lt; Address=58</p>
<p>&lt; Address=58</p>
<p>&lt; Address=58</p>
<p>&lt; Address=56</p>
<p>&lt; Address=57</p>
<p>&lt; Address=94</p>
<p>&lt; Address=96</p>
<p>&lt; Address=94</p>
<p>&lt; Address=96</p>
<p>&lt; Address=95</p>
<p>&lt; Address=96</p>
<p>&lt; Address=95</p>
<p>&lt; Address=97</p>
<p>&lt; Address=95</p>
<p>&lt; Address=97</p>
<p>&lt; Address=54</p>
<p>&lt; Address=55</p>
<p>&lt; Address=91</p>
<p>&lt; Address=91</p>
<p>&lt; Address=91</p>
<p>&lt; Address=92</p>
<p>&lt; Address=92</p>
<p>&lt; Address=92</p>
<p>&lt; Address=93</p>
<p>&lt; Address=93</p>
<p>&lt; Address=93</p>
<p>&lt; Address=94</p>
<p>&lt; Address=12</p>
<p>&lt; Address=12</p>
<p>&lt; Address=58</p>
<p>&lt; Address=67</p>
<p>&lt; Address=66</p>
<p>&lt; Address=81</p>
<p>&lt; Address=82</p>
<p>&lt; Address=83</p>
<p>&lt; Address=84</p>
<p>&lt; Address=85</p>
<p>&lt; Address=67</p>
<p>&lt; Address=68</p>
<p>&lt; Address=86</p>
<p>&lt; Address=87</p>
<p>&lt; Address=88</p>
<p>&lt; Address=89</p>
<p>&lt; Address=90</p>
<p>&lt; Address=67</p>
<p>&lt; Address=67</p>
<p>&lt; Address=71</p>
<p>&lt; Address=69</p>
<p>&lt; Address=72</p>
<p>&lt; Address=45</p>
<p>&lt; Address=73</p>
<p>&lt; Address=45</p>
<p>&lt; Address=65</p>
<p>&lt; Address=47</p>
<p>&lt; Address=48</p>
<p>&lt; Address=63</p>
<p>&lt; Address=49</p>
<p>&lt; Address=50</p>
<p>&lt; Address=69</p>
<p>&lt; Address=51</p>
<p>&lt; Address=52</p>
<p>&lt; Address=71</p>
<p>&lt; Address=70</p>
<p>&lt; Address=72</p>
<p>&lt; Address=81</p>
<p>&lt; Address=82</p>
<p>&lt; Address=73</p>
<p>&lt; Address=83</p>
<p>&lt; Address=84</p>
<p>&lt; Address=67</p>
<p>&lt; Address=85</p>
<p>&lt; Address=86</p>
<p>&lt; Address=63</p>
<p>&lt; Address=87</p>
<p>&lt; Address=88</p>
<p>&lt; Address=70</p>
<p>&lt; Address=89</p>
<p>&lt; Address=90</p>
<p>&lt; Address=13</p>
<p>&lt; Address=11</p>
<p>&lt; Address=12</p>
<p>&lt; Address=184</p>
<p>&lt; Address=184</p>
<p>&lt; Address=185</p>
<p>&lt; Address=180</p>
<p>&lt; Address=180</p>
<p>&lt; Address=180</p>
<p>&lt; Address=181</p>
<p>&lt; Address=182</p>
<p>&lt; Address=182</p>
<p>&lt; Address=183</p>
<p>&lt; Address=183</p>
<p>&lt; Address=181</p>
<p>&lt; Address=74</p>
<p>&lt; Address=75</p>
<p>&lt; Address=76</p>
<p>&lt; Address=77</p>
<p>&lt; Address=78</p>
<p>&lt; Address=74</p>
<p>&lt; Address=74</p>
<p>&lt; Address=162</p>
<p>&lt; Address=163</p>
<p>&lt; Address=164</p>
<p>&lt; Address=165</p>
<p>&lt; Address=166</p>
<p>&lt; Address=167</p>
<p>&lt; Address=168</p>
<p>&lt; Address=169</p>
<p>&lt; Address=170</p>
<p>&lt; Address=171</p>
<p>&lt; Address=172</p>
<p>&lt; Address=173</p>
<p>&lt; Address=174</p>
<p>&lt; Address=175</p>
<p>&lt; Address=176</p>
<p>&lt; Address=177</p>
<p>&lt; Address=162</p>
<p>&lt; Address=163</p>
<p>&lt; Address=164</p>
<p>&lt; Address=165</p>
<p>&lt; Address=166</p>
<p>&lt; Address=167</p>
<p>&lt; Address=168</p>
<p>&lt; Address=169</p>
<p>&lt; Address=170</p>
<p>&lt; Address=171</p>
<p>&lt; Address=172</p>
<p>&lt; Address=173</p>
<p>&lt; Address=174</p>
<p>&lt; Address=175</p>
<p>&lt; Address=176</p>
<p>&lt; Address=177</p>
<p>&lt; Address=178</p>
<p>&lt; Address=4</p>
<p>&lt; Address=2</p>
<p>&lt; Address=2</p>
<p>&lt; Address=2</p>
<p>&lt; Address=7</p>
<p>&lt; Address=13</p>
<p>&lt; Address=4</p>
<p>&lt; Address=2</p>
<p>&lt; Address=3</p>
<p>&lt; Address=2</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=3</p>
<p>&lt; Address=3</p>
<p>&lt; Address=3</p>
<p>&lt; Address=1</p>
<p>&lt; Address=3</p>
<p>&lt; Address=1</p>
<p>&lt; Address=7</p>
<p>&lt; Address=5</p>
<p>&lt; Address=7</p>
<p>&lt; Address=7</p>
<p>&lt; Address=0</p>
<p>&lt; Address=101</p>
<p>&lt; Address=100</p>
<p>&lt; Address=100</p>
<p>&lt; Address=114</p>
<p>&lt; Address=109</p>
<p>&lt; Address=109</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=110</p>
<p>&lt; Address=110</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=122</p>
<p>&lt; Address=122</p>
<p>&lt; Address=122</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121 </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ac9bd91107a6b02c8a5eef960a5d72e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9bd91107a6b02c8a5eef960a5d72e2c">&#9670;&nbsp;</a></span>a0_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a0_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr0_tx0;Register Addresses: 74[17:2]; </p>

</div>
</div>
<a id="a733f21a2ae70f6d7f9d75c0c8c32c46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733f21a2ae70f6d7f9d75c0c8c32c46d">&#9670;&nbsp;</a></span>a0_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a0_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr0_tx1;Register Addresses: 163[15:0]; </p>

</div>
</div>
<a id="abc01841339867911f94e68223a50b6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc01841339867911f94e68223a50b6f3">&#9670;&nbsp;</a></span>a0_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a0_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr0_tx2;Register Addresses: 165[15:0]; </p>

</div>
</div>
<a id="ac8f0a935f80bb0dc046857f60a7fc516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f0a935f80bb0dc046857f60a7fc516">&#9670;&nbsp;</a></span>a0_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a0_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr1_tx0;Register Addresses: 162[15:0]; </p>

</div>
</div>
<a id="a49aa0acbf16b96f8ce10641c088c89fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49aa0acbf16b96f8ce10641c088c89fa">&#9670;&nbsp;</a></span>a0_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a0_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr1_tx1;Register Addresses: 164[15:0]; </p>

</div>
</div>
<a id="abbec983e74f5790b541e49432c9e5765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbec983e74f5790b541e49432c9e5765">&#9670;&nbsp;</a></span>a0_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a0_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr1_tx2;Register Addresses: 166[15:0]; </p>

</div>
</div>
<a id="aef8ec6287aba1f316f417cb1b5fb2250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8ec6287aba1f316f417cb1b5fb2250">&#9670;&nbsp;</a></span>a1_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a1_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr0_tx0;Register Addresses: 75[15:0]; </p>

</div>
</div>
<a id="af52c791e2ec0d9c47fbeb0b5f60eded2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52c791e2ec0d9c47fbeb0b5f60eded2">&#9670;&nbsp;</a></span>a1_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a1_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr0_tx1;Register Addresses: 168[15:0]; </p>

</div>
</div>
<a id="a28620ff58d7654e8c337405c8adca382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28620ff58d7654e8c337405c8adca382">&#9670;&nbsp;</a></span>a1_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a1_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr0_tx2;Register Addresses: 170[15:0]; </p>

</div>
</div>
<a id="a5a9b90a370d47f3d9b2ab598ab31033c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9b90a370d47f3d9b2ab598ab31033c">&#9670;&nbsp;</a></span>a1_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a1_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr1_tx0;Register Addresses: 167[15:0]; </p>

</div>
</div>
<a id="aa9c09eefe2e5a2a493ec8ff446e7b4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c09eefe2e5a2a493ec8ff446e7b4de">&#9670;&nbsp;</a></span>a1_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a1_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr1_tx1;Register Addresses: 169[15:0]; </p>

</div>
</div>
<a id="a76eac6ba3b74c0d12ad8f586cc35d3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76eac6ba3b74c0d12ad8f586cc35d3cf">&#9670;&nbsp;</a></span>a1_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a1_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr1_tx2;Register Addresses: 171[15:0]; </p>

</div>
</div>
<a id="acc1559c33ebacbd59d615e1b98837801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1559c33ebacbd59d615e1b98837801">&#9670;&nbsp;</a></span>a2_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a2_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr0_tx0;Register Addresses: 76[15:0]; </p>

</div>
</div>
<a id="a7e97aec69ecbe00c5b35ef15d3abca3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e97aec69ecbe00c5b35ef15d3abca3c">&#9670;&nbsp;</a></span>a2_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a2_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr0_tx1;Register Addresses: 173[15:0]; </p>

</div>
</div>
<a id="a51cd64111761c38c6cf6d842077bd8b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51cd64111761c38c6cf6d842077bd8b0">&#9670;&nbsp;</a></span>a2_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a2_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr0_tx2;Register Addresses: 175[15:0]; </p>

</div>
</div>
<a id="a0e7b936dff92577b0167b0d3e8a42827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7b936dff92577b0167b0d3e8a42827">&#9670;&nbsp;</a></span>a2_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a2_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr1_tx0;Register Addresses: 172[15:0]; </p>

</div>
</div>
<a id="af692ae28d704077d2340a8002606256d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af692ae28d704077d2340a8002606256d">&#9670;&nbsp;</a></span>a2_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a2_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr1_tx1;Register Addresses: 174[15:0]; </p>

</div>
</div>
<a id="a344c7afc60d213572a4fa428e4f1566d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a344c7afc60d213572a4fa428e4f1566d">&#9670;&nbsp;</a></span>a2_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a2_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr1_tx2;Register Addresses: 176[15:0]; </p>

</div>
</div>
<a id="adbf1d99edfca7b9865f3fc8cdbc71db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf1d99edfca7b9865f3fc8cdbc71db1">&#9670;&nbsp;</a></span>a3_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a3_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr0_tx0;Register Addresses: 77[15:0]; </p>

</div>
</div>
<a id="a5064513c00e66a11d753f92993feada6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5064513c00e66a11d753f92993feada6">&#9670;&nbsp;</a></span>a3_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a3_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr0_tx1;Register Addresses: 162[23:16], 163[23:16]; </p>

</div>
</div>
<a id="ae18029c6c47acc178d77fa2e70d40a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18029c6c47acc178d77fa2e70d40a58">&#9670;&nbsp;</a></span>a3_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a3_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr0_tx2;Register Addresses: 166[23:16], 167[23:16]; </p>

</div>
</div>
<a id="a4d71ddf517bc042fc30fd79e1bbdfb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d71ddf517bc042fc30fd79e1bbdfb4b">&#9670;&nbsp;</a></span>a3_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a3_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr1_tx0;Register Addresses: 177[15:0]; </p>

</div>
</div>
<a id="a41edd1d9914ee0b1d44f31e8d11839b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41edd1d9914ee0b1d44f31e8d11839b0">&#9670;&nbsp;</a></span>a3_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a3_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr1_tx1;Register Addresses: 164[23:16], 165[23:16]; </p>

</div>
</div>
<a id="af4b788f16904aaeb7d0a4bf1cd6e6f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b788f16904aaeb7d0a4bf1cd6e6f4f">&#9670;&nbsp;</a></span>a3_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a3_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr1_tx2;Register Addresses: 168[23:16], 169[23:16]; </p>

</div>
</div>
<a id="acb5016f7bbd2532a8273d3257addb1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5016f7bbd2532a8273d3257addb1cd">&#9670;&nbsp;</a></span>a4_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a4_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr0_tx0;Register Addresses: 78[15:0]; </p>

</div>
</div>
<a id="aaf1ee1fcc051862860288ee037e606e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1ee1fcc051862860288ee037e606e1">&#9670;&nbsp;</a></span>a4_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a4_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr0_tx1;Register Addresses: 172[23:16], 173[23:16]; </p>

</div>
</div>
<a id="a25698ff7ff078e3594747f81fb86dcb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25698ff7ff078e3594747f81fb86dcb8">&#9670;&nbsp;</a></span>a4_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a4_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr0_tx2;Register Addresses: 176[23:16], 177[23:16]; </p>

</div>
</div>
<a id="a8ca6cd189271ae5efde999e39da9fce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca6cd189271ae5efde999e39da9fce3">&#9670;&nbsp;</a></span>a4_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a4_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr1_tx0;Register Addresses: 170[23:16], 171[23:16]; </p>

</div>
</div>
<a id="aa839a019d58e2ae0e6556aea0e0f8c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa839a019d58e2ae0e6556aea0e0f8c18">&#9670;&nbsp;</a></span>a4_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a4_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr1_tx1;Register Addresses: 174[23:16], 175[23:16]; </p>

</div>
</div>
<a id="ac956c3bd4cd5c475c5f515cd969ab90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac956c3bd4cd5c475c5f515cd969ab90a">&#9670;&nbsp;</a></span>a4_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::a4_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr1_tx2;Register Addresses: 178[15:0]; </p>

</div>
</div>
<a id="a1001b38cef654c20b8ef7c3fb4b3e106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1001b38cef654c20b8ef7c3fb4b3e106">&#9670;&nbsp;</a></span>addr_slave_eeprom</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::addr_slave_eeprom</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>addr_slave_eeprom;Register Addresses: 1[8:2]; </p>

</div>
</div>
<a id="a29ac388846dfe0bbbdcee909aeb94b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ac388846dfe0bbbdcee909aeb94b04">&#9670;&nbsp;</a></span>alpha0_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::alpha0_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>alpha0_dealias_scale;Register Addresses: 64[14:9];indicates the vector multiplication in intrinsic-xtalk component for the dealias frequency. Default is '1'. </p>

</div>
</div>
<a id="a712fda429e950ee47aa365e4b7dfd1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a712fda429e950ee47aa365e4b7dfd1a8">&#9670;&nbsp;</a></span>alpha1_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::alpha1_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>alpha1_dealias_scale;Register Addresses: 65[5:0];indicates the vector multiplication in optical-xtalk component for the dealias frequency. Default is '1'. </p>

</div>
</div>
<a id="a264eda6822d89e022cddb6f1c2217028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264eda6822d89e022cddb6f1c2217028">&#9670;&nbsp;</a></span>amb_adc_in_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_adc_in_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_adc_in_tx0;Register Addresses: 185[13:12]; </p>

</div>
</div>
<a id="a6f5ba848c54ce6b47d8364879358c31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5ba848c54ce6b47d8364879358c31b">&#9670;&nbsp;</a></span>amb_adc_in_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_adc_in_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_adc_in_tx1;Register Addresses: 185[15:14]; </p>

</div>
</div>
<a id="a585e9fc419172f85b90262871e40027b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585e9fc419172f85b90262871e40027b">&#9670;&nbsp;</a></span>amb_adc_in_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_adc_in_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_adc_in_tx2;Register Addresses: 185[17:16]; </p>

</div>
</div>
<a id="a445694de6c4a8e73fbcb18d8a0b66292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445694de6c4a8e73fbcb18d8a0b66292">&#9670;&nbsp;</a></span>amb_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_calib;Register Addresses: 11[23:14];the ambient at which device is calibrated for optical xtalk/phase offset etc. </p>

</div>
</div>
<a id="ae6b7c86e96cbfb1efe3263caed9de137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b7c86e96cbfb1efe3263caed9de137">&#9670;&nbsp;</a></span>amb_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_data;Register Addresses: 10[11:2]; </p>

</div>
</div>
<a id="a5ba6f5ef459327f64179b6d405dbd101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba6f5ef459327f64179b6d405dbd101">&#9670;&nbsp;</a></span>amb_ovl_flag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_ovl_flag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_ovl_flag;Register Addresses: 8[22:22]; </p>

</div>
</div>
<a id="a3a959d073208e7bc1859551052620c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a959d073208e7bc1859551052620c33">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_phase_corr_pwl_coeff0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff0;Register Addresses: 12[23:16];Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2^5 to get the actual value. </p>

</div>
</div>
<a id="aa5317aa50442b1842ac91e54626e0455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5317aa50442b1842ac91e54626e0455">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_phase_corr_pwl_coeff1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff1;Register Addresses: 180[7:0];The first coefficient is assumed to be the original one </p>

</div>
</div>
<a id="a78d8ae98dcec8298b440c6a9fa80d863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d8ae98dcec8298b440c6a9fa80d863">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_phase_corr_pwl_coeff2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff2;Register Addresses: 180[15:8]; </p>

</div>
</div>
<a id="af68b44c4a39c4da06bb75304d85e9ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68b44c4a39c4da06bb75304d85e9ab2">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_phase_corr_pwl_coeff3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff3;Register Addresses: 180[23:16]; </p>

</div>
</div>
<a id="a73d0efc733832f3ba5a6dc62af43ef2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d0efc733832f3ba5a6dc62af43ef2b">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_x0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_phase_corr_pwl_x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_x0;Register Addresses: 184[9:0]; </p>

</div>
</div>
<a id="a13de3ddef57db197debf1e4b8977503a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13de3ddef57db197debf1e4b8977503a">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_x1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_phase_corr_pwl_x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_x1;Register Addresses: 184[19:10]; </p>

</div>
</div>
<a id="a6820d23f7f547d0303e4581a9b2b5a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6820d23f7f547d0303e4581a9b2b5a78">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_x2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_phase_corr_pwl_x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_x2;Register Addresses: 185[9:0]; </p>

</div>
</div>
<a id="a12bd5d02a0a04d12708531dd59c13542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bd5d02a0a04d12708531dd59c13542">&#9670;&nbsp;</a></span>amb_sat_thr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_sat_thr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_sat_thr;Register Addresses: 13[16:7];the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8xIR. </p>

</div>
</div>
<a id="a14655b9b47629fcc2a1240b9c6abec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14655b9b47629fcc2a1240b9c6abec0d">&#9670;&nbsp;</a></span>amb_xtalk_iphase_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_xtalk_iphase_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_xtalk_iphase_coeff;Register Addresses: 12[7:0];reflect the variation of optical crosstalk inphase component. </p>

</div>
</div>
<a id="a3dce7bd901ac52a70ba9830dbf010e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dce7bd901ac52a70ba9830dbf010e5f">&#9670;&nbsp;</a></span>amb_xtalk_qphase_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amb_xtalk_qphase_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_xtalk_qphase_coeff;Register Addresses: 12[15:8];reflects the variation of quad component. </p>

</div>
</div>
<a id="a09663efd977de72bdf7820e0a8f92390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09663efd977de72bdf7820e0a8f92390">&#9670;&nbsp;</a></span>amp_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amp_out</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amp_out;Register Addresses: 9[15:0]; </p>

</div>
</div>
<a id="abdb9db1e1ff8bda71eccaea718b116d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb9db1e1ff8bda71eccaea718b116d0">&#9670;&nbsp;</a></span>amplitude_min_thr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::amplitude_min_thr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amplitude_min_thr;Register Addresses: 16[23:16], 17[23:16]; </p>

</div>
</div>
<a id="ad825eb1e8381dd0aa83afcc9eef9c4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad825eb1e8381dd0aa83afcc9eef9c4a2">&#9670;&nbsp;</a></span>beta0_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::beta0_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>beta0_dealias_scale;Register Addresses: 64[20:15]; </p>

</div>
</div>
<a id="a6d9fd3f6940ec2d1bc40b6eb672ad333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9fd3f6940ec2d1bc40b6eb672ad333">&#9670;&nbsp;</a></span>beta1_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::beta1_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>beta1_dealias_scale;Register Addresses: 65[11:6]; </p>

</div>
</div>
<a id="a487fb0695a2b670e47f3a5d2a86099fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487fb0695a2b670e47f3a5d2a86099fe">&#9670;&nbsp;</a></span>capture_clk_cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::capture_clk_cnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>capture_clk_cnt;Register Addresses: 160[15:0];This is where early_fvd/svd starts. early_fvd only comes in the frame which is equal num_avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency. </p>

</div>
</div>
<a id="a7f492976fddcfa840372b5e531f7cf86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f492976fddcfa840372b5e531f7cf86">&#9670;&nbsp;</a></span>clip_mode_fc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::clip_mode_fc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_fc;Register Addresses: 80[0:0];chooses either rounding off or clipping or wrap around when applying freq-correction. Default is kept as rounding. </p>

</div>
</div>
<a id="a50e6410737d9b479ceed94b6521b566d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e6410737d9b479ceed94b6521b566d">&#9670;&nbsp;</a></span>clip_mode_nl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::clip_mode_nl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_nl;Register Addresses: 80[1:1];chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding. </p>

</div>
</div>
<a id="ae4e6e6a2afdbe9aa78d7bef9f0937eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e6e6a2afdbe9aa78d7bef9f0937eb7">&#9670;&nbsp;</a></span>clip_mode_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::clip_mode_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_offset;Register Addresses: 80[3:3];chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding. </p>

</div>
</div>
<a id="abe6e94cb9cc2611cca3f47a29447b92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6e94cb9cc2611cca3f47a29447b92c">&#9670;&nbsp;</a></span>clip_mode_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::clip_mode_temp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_temp;Register Addresses: 80[2:2];chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding. </p>

</div>
</div>
<a id="a8f0a2183e0efe165980fcf47ffeeec76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0a2183e0efe165980fcf47ffeeec76">&#9670;&nbsp;</a></span>command0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command0;Register Addresses: 21[11:0];NOP for 99 cycles </p>

</div>
</div>
<a id="ab467fd102aeb9c253099fcc2dadf1b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab467fd102aeb9c253099fcc2dadf1b50">&#9670;&nbsp;</a></span>command1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command1;Register Addresses: 21[23:12];enable intrinsic-xtalk </p>

</div>
</div>
<a id="a9bfb55fd85ac862b110a12f2f23eb699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bfb55fd85ac862b110a12f2f23eb699">&#9670;&nbsp;</a></span>command10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command10;Register Addresses: 26[11:0]; </p>

</div>
</div>
<a id="a680960aa51d5071409841500cf79fac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a680960aa51d5071409841500cf79fac7">&#9670;&nbsp;</a></span>command11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command11;Register Addresses: 26[23:12]; </p>

</div>
</div>
<a id="a263ffae0bb0286bbacaa5000628f41df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263ffae0bb0286bbacaa5000628f41df">&#9670;&nbsp;</a></span>command12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command12;Register Addresses: 27[11:0]; </p>

</div>
</div>
<a id="a074ece9b8b246318b5f57448d29c1474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074ece9b8b246318b5f57448d29c1474">&#9670;&nbsp;</a></span>command13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command13;Register Addresses: 27[23:12]; </p>

</div>
</div>
<a id="ae5cea2e83529be09c4cb484edc3a8163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5cea2e83529be09c4cb484edc3a8163">&#9670;&nbsp;</a></span>command14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command14;Register Addresses: 28[11:0]; </p>

</div>
</div>
<a id="a6b7f9c4279808c041096d4b2b7f3d44a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b7f9c4279808c041096d4b2b7f3d44a">&#9670;&nbsp;</a></span>command15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command15;Register Addresses: 28[23:12]; </p>

</div>
</div>
<a id="aa1165c37fd9c29c5d036651597fee639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1165c37fd9c29c5d036651597fee639">&#9670;&nbsp;</a></span>command16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command16;Register Addresses: 29[11:0]; </p>

</div>
</div>
<a id="a3ed3c3a38ee26317db4c08fd08bf58c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed3c3a38ee26317db4c08fd08bf58c3">&#9670;&nbsp;</a></span>command17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command17;Register Addresses: 29[23:12]; </p>

</div>
</div>
<a id="a6a1a67503b4b7b9e5de9035c105615ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1a67503b4b7b9e5de9035c105615ca">&#9670;&nbsp;</a></span>command18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command18;Register Addresses: 30[11:0]; </p>

</div>
</div>
<a id="ac78d7ff66db69a0ae173890e9e777b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78d7ff66db69a0ae173890e9e777b2f">&#9670;&nbsp;</a></span>command19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command19;Register Addresses: 30[23:12]; </p>

</div>
</div>
<a id="aed26bc378310752c75ab2a494d349a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed26bc378310752c75ab2a494d349a7e">&#9670;&nbsp;</a></span>command2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command2;Register Addresses: 22[11:0];disable intrinsic xtalk </p>

</div>
</div>
<a id="a89699ece57124e83677abb74fc6e12ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89699ece57124e83677abb74fc6e12ed">&#9670;&nbsp;</a></span>command3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command3;Register Addresses: 22[23:12];Direct go to the first line </p>

</div>
</div>
<a id="a6d75c4085fce9ed59248333a9794f598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d75c4085fce9ed59248333a9794f598">&#9670;&nbsp;</a></span>command4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command4;Register Addresses: 23[11:0]; </p>

</div>
</div>
<a id="a3bf72d48f4b09c4ae74943640c21e7f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bf72d48f4b09c4ae74943640c21e7f2">&#9670;&nbsp;</a></span>command5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command5;Register Addresses: 23[23:12]; </p>

</div>
</div>
<a id="aa0a0ddc43fbfdd673bfd3fd794e6205c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a0ddc43fbfdd673bfd3fd794e6205c">&#9670;&nbsp;</a></span>command6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command6;Register Addresses: 24[11:0]; </p>

</div>
</div>
<a id="a5f75ef646ef57b564c401756f6a32531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f75ef646ef57b564c401756f6a32531">&#9670;&nbsp;</a></span>command7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command7;Register Addresses: 24[23:12]; </p>

</div>
</div>
<a id="ace1ee1c323057d120e63bdc578a077c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1ee1c323057d120e63bdc578a077c5">&#9670;&nbsp;</a></span>command8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command8;Register Addresses: 25[11:0]; </p>

</div>
</div>
<a id="a5b64854b22e45043f666d9c7857b2b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b64854b22e45043f666d9c7857b2b56">&#9670;&nbsp;</a></span>command9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::command9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command9;Register Addresses: 25[23:12]; </p>

</div>
</div>
<a id="a66b3c106a182638bcba57fce98249057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66b3c106a182638bcba57fce98249057">&#9670;&nbsp;</a></span>compare_reg1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::compare_reg1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>compare_reg1;Register Addresses: 19[18:3]; </p>

</div>
</div>
<a id="ad0464b8aa844fc67e319b0d41a599d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0464b8aa844fc67e319b0d41a599d92">&#9670;&nbsp;</a></span>compare_reg2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::compare_reg2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>compare_reg2;Register Addresses: 20[15:0]; </p>

</div>
</div>
<a id="aff40151c7529d843cff4dc85778231e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff40151c7529d843cff4dc85778231e1">&#9670;&nbsp;</a></span>config_tillum_msb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::config_tillum_msb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>config_tillum_msb;Register Addresses: 7[23:20]; </p>

</div>
</div>
<a id="a1faab11698859e9d42e148c1d8cd5d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1faab11698859e9d42e148c1d8cd5d1e">&#9670;&nbsp;</a></span>dealias_bin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dealias_bin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dealias_bin;Register Addresses: 9[23:20]; </p>

</div>
</div>
<a id="ac752e847ca54073862f6c642bd83790a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac752e847ca54073862f6c642bd83790a">&#9670;&nbsp;</a></span>dealias_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dealias_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dealias_en;Register Addresses: 113[1:1];To enable Dealias mode to get different Modulation freq close to 40MHz, ;34.3 MHz &amp; 48 MHz. </p>

</div>
</div>
<a id="ab12f738990fa7202d760daca80be5e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12f738990fa7202d760daca80be5e22">&#9670;&nbsp;</a></span>dealias_freq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dealias_freq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dealias_freq;Register Addresses: 113[2:2];Changes o/p freq in dealias mode;- only when dealais mode is enabled (TM_CLKGENless than2greater than is set to '1'). </p>

</div>
</div>
<a id="a524961a20bb991dfedd371ad04106acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524961a20bb991dfedd371ad04106acb">&#9670;&nbsp;</a></span>dig_gpo_sel0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dig_gpo_sel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dig_gpo_sel0;Register Addresses: 11[3:0]; </p>

</div>
</div>
<a id="aa4838268aa3b89fbd6e03d9f132072bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4838268aa3b89fbd6e03d9f132072bb">&#9670;&nbsp;</a></span>dig_gpo_sel1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dig_gpo_sel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dig_gpo_sel1;Register Addresses: 11[7:4]; </p>

</div>
</div>
<a id="a2274058727c99614f1eccf195ddccd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2274058727c99614f1eccf195ddccd6d">&#9670;&nbsp;</a></span>dig_gpo_sel2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dig_gpo_sel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dig_gpo_sel2;Register Addresses: 11[13:10]; </p>

</div>
</div>
<a id="a7a537a29f35952186fdc28d06cee3529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a537a29f35952186fdc28d06cee3529">&#9670;&nbsp;</a></span>dis_auto_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_auto_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_auto_scale;Register Addresses: 46[3:3]; </p>

</div>
</div>
<a id="abb5ba013372994b83ebb79f3a71eaaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5ba013372994b83ebb79f3a71eaaa4">&#9670;&nbsp;</a></span>dis_glb_pd_afe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_afe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_afe;Register Addresses: 118[3:3]; </p>

</div>
</div>
<a id="a0ee2968d370dd91f801c426a63d1bd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ee2968d370dd91f801c426a63d1bd0d">&#9670;&nbsp;</a></span>dis_glb_pd_afe_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_afe_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_afe_dac;Register Addresses: 118[4:4]; </p>

</div>
</div>
<a id="a1ac58d06b3afba34d8901fc8c36a80df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ac58d06b3afba34d8901fc8c36a80df">&#9670;&nbsp;</a></span>dis_glb_pd_amb_adc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_amb_adc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_amb_adc;Register Addresses: 118[6:6]; </p>

</div>
</div>
<a id="a84c0c760189050ec68794f4b1e44e45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c0c760189050ec68794f4b1e44e45f">&#9670;&nbsp;</a></span>dis_glb_pd_amb_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_amb_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_amb_dac;Register Addresses: 118[5:5]; </p>

</div>
</div>
<a id="a5c05d396e84e3a0a6b62da8de4986002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c05d396e84e3a0a6b62da8de4986002">&#9670;&nbsp;</a></span>dis_glb_pd_i2chost</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_i2chost</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_i2chost;Register Addresses: 118[9:9]; </p>

</div>
</div>
<a id="a9557e8aacd96cbfd2421ed895d56abb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9557e8aacd96cbfd2421ed895d56abb3">&#9670;&nbsp;</a></span>dis_glb_pd_illum_drv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_illum_drv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_illum_drv;Register Addresses: 118[2:2]; </p>

</div>
</div>
<a id="a2790406acd1e5fcd1f07ebb6a2066a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2790406acd1e5fcd1f07ebb6a2066a35">&#9670;&nbsp;</a></span>dis_glb_pd_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_osc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_osc;Register Addresses: 118[8:8]; </p>

</div>
</div>
<a id="a5cbda22710d9853c8d94b559fdaf44c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cbda22710d9853c8d94b559fdaf44c6">&#9670;&nbsp;</a></span>dis_glb_pd_refsys</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_refsys</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_refsys;Register Addresses: 118[0:0]; </p>

</div>
</div>
<a id="aa3b8febd4cfdb709dca4027e389b5c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b8febd4cfdb709dca4027e389b5c58">&#9670;&nbsp;</a></span>dis_glb_pd_temp_sens</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_temp_sens</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_temp_sens;Register Addresses: 118[1:1]; </p>

</div>
</div>
<a id="a20a9e4cfd48ff6cd09f970d07f769438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a9e4cfd48ff6cd09f970d07f769438">&#9670;&nbsp;</a></span>dis_glb_pd_test_curr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_glb_pd_test_curr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_test_curr;Register Addresses: 118[7:7]; </p>

</div>
</div>
<a id="ac9ceab4db2106751addab3a041dcb858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ceab4db2106751addab3a041dcb858">&#9670;&nbsp;</a></span>dis_illum_clk_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_illum_clk_tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_illum_clk_tx;Register Addresses: 113[12:12];Disable LED clk going to transmitter </p>

</div>
</div>
<a id="a2db3e8eb7993d00d2969311c9407e4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db3e8eb7993d00d2969311c9407e4f0">&#9670;&nbsp;</a></span>dis_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_interrupt;Register Addresses: 20[19:19];Disables the interrupt which triggers processor. Does not clock gate processor though. </p>

</div>
</div>
<a id="aadd456d05604771656442bf5f1ff0514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd456d05604771656442bf5f1ff0514">&#9670;&nbsp;</a></span>dis_ovl_for_hdr_meth1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_ovl_for_hdr_meth1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_ovl_for_hdr_meth1;Register Addresses: 184[21:21]; </p>

</div>
</div>
<a id="a258c4f416a6c31685b3e66f1d75921e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258c4f416a6c31685b3e66f1d75921e7">&#9670;&nbsp;</a></span>dis_ovl_gating</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_ovl_gating</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_ovl_gating;Register Addresses: 17[15:15]; </p>

</div>
</div>
<a id="a8f0c7bef103e7aa4efd1c18239fbef37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0c7bef103e7aa4efd1c18239fbef37">&#9670;&nbsp;</a></span>dis_ovldet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_ovldet</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_ovldet;Register Addresses: 101[23:23];to disable overload detection </p>

</div>
</div>
<a id="af37f171c335d8995b3ce666501c18dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37f171c335d8995b3ce666501c18dbe">&#9670;&nbsp;</a></span>dis_tg_aconf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::dis_tg_aconf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_tg_aconf;Register Addresses: 128[23:23];Some of the tg registers are automatically configured such as pdn*_dyn_tg signal, capture_tg_channel etc. if these signals need to be configured by user this bit may be used as an override. </p>

</div>
</div>
<a id="a2cf64206b57b26fb7a65e15dc2e6ccda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf64206b57b26fb7a65e15dc2e6ccda">&#9670;&nbsp;</a></span>disable_conf_rescale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::disable_conf_rescale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable_conf_rescale;Register Addresses: 46[13:13];This a mostly a debug register.. When this is set auto_scaled confidence doesn't rescale back. Even when force_scale_val is there, it doesn't rescale. This bit may be set along with force_scale_val to see the effect of confidence scaling. </p>

</div>
</div>
<a id="ab57b1df98f5f15dd8027331041bfcfa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab57b1df98f5f15dd8027331041bfcfa3">&#9670;&nbsp;</a></span>disable_syncing</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::disable_syncing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable_syncing;Register Addresses: 80[21:21];Normally calc clock and afe_clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc_clk). The default is now changed to '1' because we don't use divided clock for calc-clk from PG3P0 by default. If syncing is used frequency loop will have issues. </p>

</div>
</div>
<a id="a881601f10b346c3724003a0721bd221a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881601f10b346c3724003a0721bd221a">&#9670;&nbsp;</a></span>eeprom_read_trig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::eeprom_read_trig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eeprom_read_trig;Register Addresses: 1[0:0];Used to read efuse values into the chain using register trigger </p>

</div>
</div>
<a id="acc74ed36bdb89a844459ded9baea62c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc74ed36bdb89a844459ded9baea62c8">&#9670;&nbsp;</a></span>eeprom_start_reg_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::eeprom_start_reg_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eeprom_start_reg_addr;Register Addresses: 1[16:9];The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this. </p>

</div>
</div>
<a id="ab14fd3da3a7aee59227f3a0b2c6ed653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14fd3da3a7aee59227f3a0b2c6ed653">&#9670;&nbsp;</a></span>en_adaptive_hdr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_adaptive_hdr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_adaptive_hdr;Register Addresses: 42[15:15];enable the adaptive hdr. The num_avg_frame in this case should be programmed one more than the normal case. </p>

</div>
</div>
<a id="a1c8bf1bb8f6d672bf780e5f99698959d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8bf1bb8f6d672bf780e5f99698959d">&#9670;&nbsp;</a></span>en_auto_freq_count</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_auto_freq_count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_auto_freq_count;Register Addresses: 15[21:21];When this is '1' internally computed values is used. Else register value is used. </p>

</div>
</div>
<a id="aa138ff880edecfdc53ef83bf2cc0dcb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa138ff880edecfdc53ef83bf2cc0dcb8">&#9670;&nbsp;</a></span>en_cont_fcalib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_cont_fcalib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_cont_fcalib;Register Addresses: 16[15:15]; </p>

</div>
</div>
<a id="a0ada6bc0729541f5740281e93a12cc22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ada6bc0729541f5740281e93a12cc22">&#9670;&nbsp;</a></span>en_dealias_meas</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dealias_meas</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dealias_meas;Register Addresses: 64[0:0];enables dealias calculation.;Normally with enable_dealiased_measurement set and enable_multi_freq_phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.; </p>

</div>
</div>
<a id="a78ff3c5f329d4fc1c2a716b84489e16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ff3c5f329d4fc1c2a716b84489e16b">&#9670;&nbsp;</a></span>en_dyn_pd_afe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_afe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_afe;Register Addresses: 119[3:3]; </p>

</div>
</div>
<a id="ab40ca42c0183dabd4627e21d37b032b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40ca42c0183dabd4627e21d37b032b8">&#9670;&nbsp;</a></span>en_dyn_pd_afe_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_afe_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_afe_dac;Register Addresses: 119[4:4]; </p>

</div>
</div>
<a id="aa1e39ebb068de61f66df1b25a6d2551b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e39ebb068de61f66df1b25a6d2551b">&#9670;&nbsp;</a></span>en_dyn_pd_amb_adc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_amb_adc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_amb_adc;Register Addresses: 119[6:6]; </p>

</div>
</div>
<a id="ab88e46689a8ad54e1cd9f2a74916efd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88e46689a8ad54e1cd9f2a74916efd4">&#9670;&nbsp;</a></span>en_dyn_pd_amb_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_amb_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_amb_dac;Register Addresses: 119[5:5]; </p>

</div>
</div>
<a id="ac3f0387e577070854f43aa27e5b86020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f0387e577070854f43aa27e5b86020">&#9670;&nbsp;</a></span>en_dyn_pd_i2chost_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_i2chost_osc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_i2chost_osc;Register Addresses: 119[9:9]; </p>

</div>
</div>
<a id="a3d35466027ea9481c01cfd02807cb0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d35466027ea9481c01cfd02807cb0b1">&#9670;&nbsp;</a></span>en_dyn_pd_illum_drv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_illum_drv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_illum_drv;Register Addresses: 119[2:2]; </p>

</div>
</div>
<a id="a531bbd358fefe3feca48a12938b7ef11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531bbd358fefe3feca48a12938b7ef11">&#9670;&nbsp;</a></span>en_dyn_pd_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_osc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_osc;Register Addresses: 119[8:8]; </p>

</div>
</div>
<a id="ab81d9bb9c0d94666f5d526a379539047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81d9bb9c0d94666f5d526a379539047">&#9670;&nbsp;</a></span>en_dyn_pd_refsys</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_refsys</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_refsys;Register Addresses: 119[0:0]; </p>

</div>
</div>
<a id="ab70be3f12be865ebe8c093f18959f813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70be3f12be865ebe8c093f18959f813">&#9670;&nbsp;</a></span>en_dyn_pd_temp_sens</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_temp_sens</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_temp_sens;Register Addresses: 119[1:1]; </p>

</div>
</div>
<a id="a1dd4f120fd54b75ee11b2749c9572fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd4f120fd54b75ee11b2749c9572fc7">&#9670;&nbsp;</a></span>en_dyn_pd_test_curr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_dyn_pd_test_curr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_test_curr;Register Addresses: 119[7:7]; </p>

</div>
</div>
<a id="ad24b621b94dfb11b3ec3b36ea15c2c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24b621b94dfb11b3ec3b36ea15c2c53">&#9670;&nbsp;</a></span>en_eeprom_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_eeprom_read</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_eeprom_read;Register Addresses: 1[23:23];Disables the gating of auto_load clock after init_load_done. Should be used if register triggering has to work. </p>

</div>
</div>
<a id="acac402a36d4a6b3e8447cbfea307f46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac402a36d4a6b3e8447cbfea307f46e">&#9670;&nbsp;</a></span>en_floop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_floop</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_floop;Register Addresses: 15[22:22];Enables the freq_loop block. If this is '0', the clock to the freq_loop is gated. </p>

</div>
</div>
<a id="a7d1b46e26e943ba29294904855c83871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1b46e26e943ba29294904855c83871">&#9670;&nbsp;</a></span>en_freq_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_freq_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_freq_corr;Register Addresses: 15[23:23];This bit applies frequency correction on the phase data either from register or auto_freq. </p>

</div>
</div>
<a id="a98029ccfd8f7c1c326f30f0d4e96eee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98029ccfd8f7c1c326f30f0d4e96eee2">&#9670;&nbsp;</a></span>en_illum_clk_gpio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_illum_clk_gpio</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_illum_clk_gpio;Register Addresses: 113[16:16];Disable LED CLK going to GPIO </p>

</div>
</div>
<a id="a0d7d9f45b7942f6913a4a57e9481beaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7d9f45b7942f6913a4a57e9481beaf">&#9670;&nbsp;</a></span>en_multi_freq_phase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_multi_freq_phase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_multi_freq_phase;Register Addresses: 64[22:22];With this bit set along with enable_dealiased_measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit. </p>

</div>
</div>
<a id="a280b2058efcda6af421ff2b96e0f576a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a280b2058efcda6af421ff2b96e0f576a">&#9670;&nbsp;</a></span>en_nl_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_nl_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_nl_corr;Register Addresses: 74[0:0];enables harmonic/nonlinear correction for phase. </p>

</div>
</div>
<a id="a3c076b5de6e72eff036b9371c91bfa3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c076b5de6e72eff036b9371c91bfa3e">&#9670;&nbsp;</a></span>en_ovl_for_hdr_meth2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_ovl_for_hdr_meth2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_ovl_for_hdr_meth2;Register Addresses: 184[22:22]; </p>

</div>
</div>
<a id="a66984616af1af7f24eaf7226e8d64c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66984616af1af7f24eaf7226e8d64c11">&#9670;&nbsp;</a></span>en_phase_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_phase_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_phase_corr;Register Addresses: 67[0:0];enables phase correction from the values programmed. </p>

</div>
</div>
<a id="ac47b657b57e126c79e8ad13251ef8695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47b657b57e126c79e8ad13251ef8695">&#9670;&nbsp;</a></span>en_processor_values</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_processor_values</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_processor_values;Register Addresses: 20[17:17];Uses processor values instead of register values. </p>

</div>
</div>
<a id="a5aa127e2bb97659c3f7771f2caa204aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa127e2bb97659c3f7771f2caa204aa">&#9670;&nbsp;</a></span>en_sequencer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_sequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_sequencer;Register Addresses: 20[16:16];clock gates the logic for sequencer normally. This bit is used to enable sequencer. </p>

</div>
</div>
<a id="ad173e07a43ed5567cae02a49dd9ffdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad173e07a43ed5567cae02a49dd9ffdeb">&#9670;&nbsp;</a></span>en_temp_conv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_temp_conv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_temp_conv;Register Addresses: 110[19:19];To enable temperature conversion </p>

</div>
</div>
<a id="aa14680f50f347cb771067cd833720963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14680f50f347cb771067cd833720963">&#9670;&nbsp;</a></span>en_temp_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_temp_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_temp_corr;Register Addresses: 67[1:1];enables temperature correction for phase </p>

</div>
</div>
<a id="a5fa5b3119e4fa416a86a3ed22090c1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa5b3119e4fa416a86a3ed22090c1c3">&#9670;&nbsp;</a></span>en_temp_xtalk_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_temp_xtalk_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_temp_xtalk_corr;Register Addresses: 58[16:16]; </p>

</div>
</div>
<a id="abe4ccad679c565e56f9c88de42904ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe4ccad679c565e56f9c88de42904ef8">&#9670;&nbsp;</a></span>en_tillum_12b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_tillum_12b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tillum_12b;Register Addresses: 13[23:23];While interfacing with the TMP02 type tempsensor, this bit needs to be set to swap bytes to allow different read format. </p>

</div>
</div>
<a id="ad766b216bd75f0e6099f28f6d8ace68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad766b216bd75f0e6099f28f6d8ace68f">&#9670;&nbsp;</a></span>en_tillum_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_tillum_read</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tillum_read;Register Addresses: 2[21:21];Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read. </p>

</div>
</div>
<a id="a791fa84b502f2801766fd8fd6429c4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791fa84b502f2801766fd8fd6429c4db">&#9670;&nbsp;</a></span>en_tsens_read_fvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_tsens_read_fvd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tsens_read_fvd;Register Addresses: 3[18:18];If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger. </p>

</div>
</div>
<a id="a72ee56b2c4fc0d6b04e2edfbf036f8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ee56b2c4fc0d6b04e2edfbf036f8ec">&#9670;&nbsp;</a></span>en_tx1_on_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_tx1_on_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tx1_on_tx0;Register Addresses: 185[10:10]; </p>

</div>
</div>
<a id="abf81e8f737e0288f11211ecf48e698b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf81e8f737e0288f11211ecf48e698b7">&#9670;&nbsp;</a></span>en_tx2_on_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_tx2_on_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tx2_on_tx0;Register Addresses: 185[11:11]; </p>

</div>
</div>
<a id="ae8ad9016ffaf4e1c06c5ea4ae9f51c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ad9016ffaf4e1c06c5ea4ae9f51c1f">&#9670;&nbsp;</a></span>EN_TX_CLKB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::EN_TX_CLKB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_TX_CLKB;Register Addresses: 121[0:0];. </p>

</div>
</div>
<a id="a4e2f7a1b4a9ff27b0f338539597dac8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2f7a1b4a9ff27b0f338539597dac8d">&#9670;&nbsp;</a></span>EN_TX_CLKZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::EN_TX_CLKZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_TX_CLKZ;Register Addresses: 121[2:2];. </p>

</div>
</div>
<a id="a4f79290093776d006e9d295134fe5a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f79290093776d006e9d295134fe5a12">&#9670;&nbsp;</a></span>EN_TX_DC_CURR_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::EN_TX_DC_CURR_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_TX_DC_CURR_ALL;Register Addresses: 121[4:4];. </p>

</div>
</div>
<a id="a6186d62592ab031ce3a996942b739ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6186d62592ab031ce3a996942b739ab7">&#9670;&nbsp;</a></span>en_tx_switch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::en_tx_switch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tx_switch;Register Addresses: 42[0:0];Enable switching of led drivers. </p>

</div>
</div>
<a id="aa633043881c8918ff9713cc0371f6b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa633043881c8918ff9713cc0371f6b70">&#9670;&nbsp;</a></span>FEEDBACK_CONT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::FEEDBACK_CONT_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FEEDBACK_CONT_MODE;Register Addresses: 121[13:13];. </p>

</div>
</div>
<a id="a8ce40d49958ba30cfd4f7072624072e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce40d49958ba30cfd4f7072624072e4">&#9670;&nbsp;</a></span>force_en_bypass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::force_en_bypass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>force_en_bypass;Register Addresses: 0[21:21];This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda. </p>

</div>
</div>
<a id="a41a1c843f871b218c7ead6c8b4a4aca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a1c843f871b218c7ead6c8b4a4aca6">&#9670;&nbsp;</a></span>force_en_slave</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::force_en_slave</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>force_en_slave;Register Addresses: 0[22:22];Enable i2c slave for any address forcefully. That is whether auto_load completed or not. </p>

</div>
</div>
<a id="afe99c7a5fffb295c9922f8c28ab99a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe99c7a5fffb295c9922f8c28ab99a96">&#9670;&nbsp;</a></span>force_scale_val</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::force_scale_val</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>force_scale_val;Register Addresses: 46[2:0];Uses this scale value if disable_auto_scale is programmed. This scale value is also used during any xtalk calibration even if disable_auto_scale is not applied. Default is '0', which means 24bit demod is taken as it is giving maximum accuracy. </p>

</div>
</div>
<a id="a93e937bf8d82f09a6024dd226118ef51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e937bf8d82f09a6024dd226118ef51">&#9670;&nbsp;</a></span>frame_count0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::frame_count0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_count0;Register Addresses: 8[23:23]; </p>

</div>
</div>
<a id="a736858f4b79f2dd5444fc1938148d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736858f4b79f2dd5444fc1938148d438">&#9670;&nbsp;</a></span>frame_count1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::frame_count1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_count1;Register Addresses: 9[17:16]; </p>

</div>
</div>
<a id="a1247368fca5573a9ab4b69d541c53a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1247368fca5573a9ab4b69d541c53a57">&#9670;&nbsp;</a></span>frame_count2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::frame_count2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_count2;Register Addresses: 10[1:0]; </p>

</div>
</div>
<a id="ab8c08b83252a06c3c59b4b33b4b1a8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c08b83252a06c3c59b4b33b4b1a8ba">&#9670;&nbsp;</a></span>frame_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::frame_status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_status;Register Addresses: 8[20:20]; </p>

</div>
</div>
<a id="a853a700e44ec7b0eceb21f2c5d03a37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853a700e44ec7b0eceb21f2c5d03a37a">&#9670;&nbsp;</a></span>frame_vd_trig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::frame_vd_trig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_vd_trig;Register Addresses: 1[17:17];when this bit is '1' i2c host is triggered every frame vd. Else it is triggered based on the i2c_trig_reg. </p>

</div>
</div>
<a id="a0d343738560c0bc418f34b458735a811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d343738560c0bc418f34b458735a811">&#9670;&nbsp;</a></span>freq_count_read_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::freq_count_read_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freq_count_read_reg;Register Addresses: 16[14:0];read register which holds the value of freq_loop. </p>

</div>
</div>
<a id="a6b28826c31906dc3a27f33b015c4c4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b28826c31906dc3a27f33b015c4c4d8">&#9670;&nbsp;</a></span>freq_count_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::freq_count_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freq_count_reg;Register Addresses: 17[14:0];The register which is used for frequency correction when enable_auto_freq_count = '0' </p>

</div>
</div>
<a id="a5c5d2db376e2b9808805ab04660503d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5d2db376e2b9808805ab04660503d1">&#9670;&nbsp;</a></span>give_dealias_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::give_dealias_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>give_dealias_data;Register Addresses: 184[20:20]; </p>

</div>
</div>
<a id="a4941abf69a5c7d40800bb34b9ee2471f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4941abf69a5c7d40800bb34b9ee2471f">&#9670;&nbsp;</a></span>gpio1_ibuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::gpio1_ibuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio1_ibuf_en;Register Addresses: 120[13:13]; </p>

</div>
</div>
<a id="aaae22c5096e95c010520ac9e810540b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae22c5096e95c010520ac9e810540b1">&#9670;&nbsp;</a></span>gpio1_obuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::gpio1_obuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio1_obuf_en;Register Addresses: 120[12:12]; </p>

</div>
</div>
<a id="a1416f61431e4cc51c6ea6118747d0fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1416f61431e4cc51c6ea6118747d0fe3">&#9670;&nbsp;</a></span>gpio2_ibuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::gpio2_ibuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio2_ibuf_en;Register Addresses: 120[16:16]; </p>

</div>
</div>
<a id="a368d0649a8a17b1088e860ce0916f854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368d0649a8a17b1088e860ce0916f854">&#9670;&nbsp;</a></span>gpio2_obuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::gpio2_obuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio2_obuf_en;Register Addresses: 120[15:15]; </p>

</div>
</div>
<a id="a5249126def563a037c9db68539a49775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5249126def563a037c9db68539a49775">&#9670;&nbsp;</a></span>gpo1_mux_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::gpo1_mux_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpo1_mux_sel;Register Addresses: 120[8:6]; </p>

</div>
</div>
<a id="a8ec82d04684d9ac714f5f65581b2b26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec82d04684d9ac714f5f65581b2b26e">&#9670;&nbsp;</a></span>gpo2_mux_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::gpo2_mux_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpo2_mux_sel;Register Addresses: 120[11:9]; </p>

</div>
</div>
<a id="ab22a909059e064027f01864e2db58eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22a909059e064027f01864e2db58eb4">&#9670;&nbsp;</a></span>gpo3_mux_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::gpo3_mux_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpo3_mux_sel;Register Addresses: 120[2:0]; </p>

</div>
</div>
<a id="a78e8bc6ad4a84c7d19974ba6c58e329e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e8bc6ad4a84c7d19974ba6c58e329e">&#9670;&nbsp;</a></span>hdr_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::hdr_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hdr_mode;Register Addresses: 8[17:17]; </p>

</div>
</div>
<a id="a9f703a5eeb8b45b076487ee38f56c38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f703a5eeb8b45b076487ee38f56c38b">&#9670;&nbsp;</a></span>hdr_thr_high</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::hdr_thr_high</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hdr_thr_high;Register Addresses: 43[15:0];the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level. </p>

</div>
</div>
<a id="a440d873648ba4fe03c3690e18953610d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440d873648ba4fe03c3690e18953610d">&#9670;&nbsp;</a></span>hdr_thr_low</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::hdr_thr_low</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hdr_thr_low;Register Addresses: 44[15:0];The low threshold of the hysterisis loop. Equivalent to ~64 confidence. </p>

</div>
</div>
<a id="adbdf84416c91cc053a4b1a62ed6bea9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbdf84416c91cc053a4b1a62ed6bea9e">&#9670;&nbsp;</a></span>i2c_cont_rw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_cont_rw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_cont_rw;Register Addresses: 0[6:6]; </p>

</div>
</div>
<a id="a0bf477ba963f16f5ff32c9f3e33b279a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf477ba963f16f5ff32c9f3e33b279a">&#9670;&nbsp;</a></span>i2c_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_en;Register Addresses: 1[19:19];Enables the i2c host operation. Does not control the init load. </p>

</div>
</div>
<a id="a1f94d89df7b946472aa65f09dc36f984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f94d89df7b946472aa65f09dc36f984">&#9670;&nbsp;</a></span>i2c_num_bytes_tran1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_num_bytes_tran1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_num_bytes_tran1;Register Addresses: 7[17:16];Number of bytes used in the tran2 of i2c transaction. </p>

</div>
</div>
<a id="a664868970effaa22e41d7c6e346f8794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664868970effaa22e41d7c6e346f8794">&#9670;&nbsp;</a></span>i2c_num_bytes_tran2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_num_bytes_tran2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_num_bytes_tran2;Register Addresses: 5[23:22];Number of bytes used in the tran2 of i2c transaction. </p>

</div>
</div>
<a id="a0c38b1f0e52b91fda5deaa74d588d4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c38b1f0e52b91fda5deaa74d588d4ee">&#9670;&nbsp;</a></span>i2c_num_tran</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_num_tran</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_num_tran;Register Addresses: 3[17:17];The number of transactions. Either 1 or 2. </p>

</div>
</div>
<a id="af7380f75d50a537df750a8039b4ecb53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7380f75d50a537df750a8039b4ecb53">&#9670;&nbsp;</a></span>i2c_read_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_read_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_read_data;Register Addresses: 3[7:0];The hosts read data. </p>

</div>
</div>
<a id="aa7c611361794c31bdd274f9817401258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c611361794c31bdd274f9817401258">&#9670;&nbsp;</a></span>i2c_rw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_rw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_rw;Register Addresses: 1[21:20];Choses the r/w for i2c host operation.;By default it reads temperature sensor. </p>

</div>
</div>
<a id="ae3cafcbc6dbd88c078e92f49b54d9407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3cafcbc6dbd88c078e92f49b54d9407">&#9670;&nbsp;</a></span>i2c_sel_read_bytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_sel_read_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_sel_read_bytes;Register Addresses: 7[19:18];choses which byte of i2c_read register to be read. </p>

</div>
</div>
<a id="a45c7b0357126b98470aac2dd8d577ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c7b0357126b98470aac2dd8d577ddb">&#9670;&nbsp;</a></span>i2c_trig_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_trig_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_trig_reg;Register Addresses: 1[18:18];The trigger register for i2c transaction. </p>

</div>
</div>
<a id="adf24c56655b70ac41364ab30f75dc61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf24c56655b70ac41364ab30f75dc61c">&#9670;&nbsp;</a></span>i2c_write_data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_write_data1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_write_data1;Register Addresses: 3[16:9];The address where the read would start. Normally in temperature sensor read this is not required to be programmed. </p>

</div>
</div>
<a id="a7405a3e25e7f825958b7d271cb183d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7405a3e25e7f825958b7d271cb183d56">&#9670;&nbsp;</a></span>i2c_write_data2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::i2c_write_data2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_write_data2;Register Addresses: 7[7:0]; </p>

</div>
</div>
<a id="a328356a6de5554db76c6f85b26e1aac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328356a6de5554db76c6f85b26e1aac4">&#9670;&nbsp;</a></span>iamb_max_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iamb_max_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iamb_max_sel;Register Addresses: 114[7:4];selects the value of DAC resistor </p>

</div>
</div>
<a id="a96d3a8085b94d0560f8e8c8f7611aaab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d3a8085b94d0560f8e8c8f7611aaab">&#9670;&nbsp;</a></span>illum_clk_gpio_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_clk_gpio_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_clk_gpio_mode;Register Addresses: 113[15:15];When this bit is '1', illum_en gating led_clk going to GPIO is masked.; </p>

</div>
</div>
<a id="a527fc5156f3e32d11843aaa7ef921612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a527fc5156f3e32d11843aaa7ef921612">&#9670;&nbsp;</a></span>illum_dac_h_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_dac_h_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_h_tx0;Register Addresses: 41[9:5]; </p>

</div>
</div>
<a id="af05dedee486d16e110ca46de40b41c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af05dedee486d16e110ca46de40b41c71">&#9670;&nbsp;</a></span>illum_dac_h_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_dac_h_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_h_tx1;Register Addresses: 41[19:15]; </p>

</div>
</div>
<a id="adfe041f139afb2bc8ae662b5e3f4a630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe041f139afb2bc8ae662b5e3f4a630">&#9670;&nbsp;</a></span>illum_dac_h_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_dac_h_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_h_tx2;Register Addresses: 42[22:18]; </p>

</div>
</div>
<a id="a2bd8d2bb0c66cd151128107e2e7bdd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bd8d2bb0c66cd151128107e2e7bdd02">&#9670;&nbsp;</a></span>illum_dac_l_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_dac_l_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_l_tx0;Register Addresses: 41[4:0]; </p>

</div>
</div>
<a id="a4af53c407da5606b0bf597fb0170903b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af53c407da5606b0bf597fb0170903b">&#9670;&nbsp;</a></span>illum_dac_l_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_dac_l_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_l_tx1;Register Addresses: 41[14:10]; </p>

</div>
</div>
<a id="a51185e0df51d058ec35728a4a067a075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51185e0df51d058ec35728a4a067a075">&#9670;&nbsp;</a></span>illum_dac_l_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_dac_l_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_l_tx2;Register Addresses: 41[23:20], 42[23:23]; </p>

</div>
</div>
<a id="abe86782b42774ec90ca0511b44d87f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe86782b42774ec90ca0511b44d87f82">&#9670;&nbsp;</a></span>ILLUM_DC_CURR_DAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::ILLUM_DC_CURR_DAC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ILLUM_DC_CURR_DAC;Register Addresses: 121[11:8];0.5mA*register setting. </p>

</div>
</div>
<a id="a779e2ac88dbf024631877a8fe1446e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a779e2ac88dbf024631877a8fe1446e25">&#9670;&nbsp;</a></span>illum_scale_h_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_scale_h_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_h_tx0;Register Addresses: 43[21:19]; </p>

</div>
</div>
<a id="aa21d0ddf413585c860657ced425be15f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21d0ddf413585c860657ced425be15f">&#9670;&nbsp;</a></span>illum_scale_h_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_scale_h_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_h_tx1;Register Addresses: 44[21:19]; </p>

</div>
</div>
<a id="a01e437455fdcf3e98fa2315da38afb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e437455fdcf3e98fa2315da38afb48">&#9670;&nbsp;</a></span>illum_scale_h_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_scale_h_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_h_tx2;Register Addresses: 185[23:21]; </p>

</div>
</div>
<a id="a16c4b06813716b1a536015e7089c2d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c4b06813716b1a536015e7089c2d22">&#9670;&nbsp;</a></span>illum_scale_l_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_scale_l_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_l_tx0;Register Addresses: 43[18:16]; </p>

</div>
</div>
<a id="aebec846336763223336cfe9673dbcda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebec846336763223336cfe9673dbcda2">&#9670;&nbsp;</a></span>illum_scale_l_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_scale_l_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_l_tx1;Register Addresses: 44[18:16]; </p>

</div>
</div>
<a id="aba9220e6abb4a85a6fba2bc848f347ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9220e6abb4a85a6fba2bc848f347ba">&#9670;&nbsp;</a></span>illum_scale_l_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_scale_l_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_l_tx2;Register Addresses: 185[20:18]; </p>

</div>
</div>
<a id="a9beada413a32d63b80f9bf3630045eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9beada413a32d63b80f9bf3630045eef">&#9670;&nbsp;</a></span>illum_xtalk_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_xtalk_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_xtalk_calib;Register Addresses: 46[12:12];puts the device into optical calibration mode. </p>

</div>
</div>
<a id="a92394965d2a4ebd5a540ae43a9a19403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92394965d2a4ebd5a540ae43a9a19403">&#9670;&nbsp;</a></span>illum_xtalk_reg_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::illum_xtalk_reg_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_xtalk_reg_scale;Register Addresses: 46[19:17];allows scaling of the meaning of oxtalk register. 0- 2^0, 2^2, 2^4, 2^8. </p>

</div>
</div>
<a id="a84cc130f6ccf0b2827e17528cb9b0855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84cc130f6ccf0b2827e17528cb9b0855">&#9670;&nbsp;</a></span>init_load_done</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::init_load_done</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>init_load_done;Register Addresses: 3[8:8];Can be used to check whether initial auto_load is successful or not. </p>

</div>
</div>
<a id="a60e7f3df0ffecc327ff9c141797a523a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e7f3df0ffecc327ff9c141797a523a">&#9670;&nbsp;</a></span>int_xtalk_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::int_xtalk_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>int_xtalk_calib;Register Addresses: 46[4:4];Puts the device into intrinsic calibration mode. </p>

</div>
</div>
<a id="acff4e2c6f9916202d0e3d82974b15e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acff4e2c6f9916202d0e3d82974b15e92">&#9670;&nbsp;</a></span>int_xtalk_reg_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::int_xtalk_reg_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>int_xtalk_reg_scale;Register Addresses: 46[16:14];allows scaling of the meaning of ixtalk register. 0- 2^0, 2^1, 2^2, 2^3 etc. </p>

</div>
</div>
<a id="a268d16eaac8153c1d761d26f704dadfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268d16eaac8153c1d761d26f704dadfa">&#9670;&nbsp;</a></span>invert_afe_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::invert_afe_clk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invert_afe_clk;Register Addresses: 113[11:11]; </p>

</div>
</div>
<a id="a58c0441a1f64e43e1ca7225dbb6da367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c0441a1f64e43e1ca7225dbb6da367">&#9670;&nbsp;</a></span>invert_tg_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::invert_tg_clk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invert_tg_clk;Register Addresses: 113[9:9];to invert tg_clk for timing requirements </p>

</div>
</div>
<a id="ae87864da6c35bed7c34ebf5f26ba4513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87864da6c35bed7c34ebf5f26ba4513">&#9670;&nbsp;</a></span>iphase_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk;Register Addresses: 59[23:0]; </p>

</div>
</div>
<a id="af885fac652ff2f4e994d1b3a5284dca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af885fac652ff2f4e994d1b3a5284dca1">&#9670;&nbsp;</a></span>iphase_xtalk_int_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk_int_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_int_reg;Register Addresses: 61[15:0];inphase component for intrinsic xtalk </p>

</div>
</div>
<a id="a08d4c916abb826b6bb45114cca2ebe96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d4c916abb826b6bb45114cca2ebe96">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk_reg_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr0_tx0;Register Addresses: 47[15:0];inphase component of the xtalk for hdr0/led0 </p>

</div>
</div>
<a id="a897d8a5ef0a4d37b24e20276eb51a952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897d8a5ef0a4d37b24e20276eb51a952">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk_reg_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr0_tx1;Register Addresses: 51[15:0]; </p>

</div>
</div>
<a id="a22ff46f9ece016455819cf6c05e64274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ff46f9ece016455819cf6c05e64274">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk_reg_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr0_tx2;Register Addresses: 55[15:0]; </p>

</div>
</div>
<a id="a7fab5a5b19baca26a16000bf2df02002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fab5a5b19baca26a16000bf2df02002">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk_reg_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr1_tx0;Register Addresses: 49[15:0]; </p>

</div>
</div>
<a id="af9c224172ff25332ec86b202ce405407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c224172ff25332ec86b202ce405407">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk_reg_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr1_tx1;Register Addresses: 53[15:0]; </p>

</div>
</div>
<a id="a396303672400989a1aecc7b79386b681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396303672400989a1aecc7b79386b681">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iphase_xtalk_reg_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr1_tx2;Register Addresses: 57[15:0]; </p>

</div>
</div>
<a id="aae2f6aa9624f013658f7cf7a08d1f0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2f6aa9624f013658f7cf7a08d1f0a9">&#9670;&nbsp;</a></span>iq_read_data_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::iq_read_data_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iq_read_data_sel;Register Addresses: 46[11:9];mux used to chose which of the xtalk register is being read out.;;010 &ndash; raw_i/q;000 &ndash; intrinsic_xtalk;001 &ndash; optical_xtalk </p>

</div>
</div>
<a id="ad0a150fb8c5e1efeae026e76f2bdbc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a150fb8c5e1efeae026e76f2bdbc1f">&#9670;&nbsp;</a></span>mod_freq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::mod_freq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mod_freq;Register Addresses: 8[21:21]; </p>

</div>
</div>
<a id="a158b270484e2829a304f13e30dec3390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158b270484e2829a304f13e30dec3390">&#9670;&nbsp;</a></span>monoshot_bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::monoshot_bit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_bit;Register Addresses: 0[23:23];In monoshot mode the register to trigger a measurement. </p>

</div>
</div>
<a id="a7e608b657646a90dd8dfdc3dff0047fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e608b657646a90dd8dfdc3dff0047fb">&#9670;&nbsp;</a></span>monoshot_fz_clkcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::monoshot_fz_clkcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_fz_clkcnt;Register Addresses: 39[23:8];The pix_cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary. </p>

</div>
</div>
<a id="adb2df2fa5f4a83807458958db5ee71eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2df2fa5f4a83807458958db5ee71eb">&#9670;&nbsp;</a></span>monoshot_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::monoshot_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_mode;Register Addresses: 39[1:0];LSB: Enters monoshot mode.;;MSB: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot_mode. </p>

</div>
</div>
<a id="a88eb0b748ad9049d7c563196e7518f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88eb0b748ad9049d7c563196e7518f43">&#9670;&nbsp;</a></span>monoshot_numframe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::monoshot_numframe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_numframe;Register Addresses: 39[7:2];The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle. </p>

</div>
</div>
<a id="aaaa862ca09860e4a8cec1095a9fa0b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa862ca09860e4a8cec1095a9fa0b01">&#9670;&nbsp;</a></span>mux_sel_compin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::mux_sel_compin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mux_sel_compin;Register Addresses: 19[2:0];choses the value used for comp_a register in cpu.;Following are the choices.;phase_out_fsm;dealiased_kb_fsm;dealiased_distance;confidence </p>

</div>
</div>
<a id="a6a2fb5089cb59657163752ab2bc8fd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2fb5089cb59657163752ab2bc8fd0c">&#9670;&nbsp;</a></span>ncr_config</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::ncr_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ncr_config;Register Addresses: 64[21:21];option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default. </p>

</div>
</div>
<a id="a9b89956eebb5258cbb968ba07182c98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b89956eebb5258cbb968ba07182c98c">&#9670;&nbsp;</a></span>num_avg_sub_frames</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::num_avg_sub_frames</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>num_avg_sub_frames;Register Addresses: 159[23:12];The number of averages for the iq. Used in TG to generate early_fvd and some other TG signals. </p>

</div>
</div>
<a id="a580fcd93b67fc370744aa6f366a0cf27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580fcd93b67fc370744aa6f366a0cf27">&#9670;&nbsp;</a></span>num_sub_frames</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::num_sub_frames</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>num_sub_frames;Register Addresses: 159[11:0];The numbef of subframes in a frame. This number should be greater than or equal to num_avg. </p>

</div>
</div>
<a id="a74924d92cebb360f0486813366722331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74924d92cebb360f0486813366722331">&#9670;&nbsp;</a></span>override_clkgen_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::override_clkgen_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override_clkgen_reg;Register Addresses: 80[22:22];Setting this register '1' allows user to independenly control tm_clkgen(2:1) which controls dealias settings. </p>

</div>
</div>
<a id="ab8f03a92cac033306d1b5639a9a41061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f03a92cac033306d1b5639a9a41061">&#9670;&nbsp;</a></span>pdn_global</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::pdn_global</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pdn_global;Register Addresses: 118[11:11]; </p>

</div>
</div>
<a id="abfb024eafa0195cb9601486b03eb8f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb024eafa0195cb9601486b03eb8f3d">&#9670;&nbsp;</a></span>PDN_ILLUM_DC_CURR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::PDN_ILLUM_DC_CURR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDN_ILLUM_DC_CURR;Register Addresses: 121[12:12];. </p>

</div>
</div>
<a id="af52ec58afe469144cebcd4617790b066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52ec58afe469144cebcd4617790b066">&#9670;&nbsp;</a></span>PDN_ILLUM_DRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::PDN_ILLUM_DRV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDN_ILLUM_DRV;Register Addresses: 121[19:19];. </p>

</div>
</div>
<a id="afbc8fd08fff8b8dc10f7a71965ffadcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc8fd08fff8b8dc10f7a71965ffadcf">&#9670;&nbsp;</a></span>phase2_offset_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase2_offset_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr0_tx0;Register Addresses: 68[15:0];phase offset for freq2 </p>

</div>
</div>
<a id="a36f5ab204e85f8e82fa6fea617a86df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f5ab204e85f8e82fa6fea617a86df2">&#9670;&nbsp;</a></span>phase2_offset_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase2_offset_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr0_tx1;Register Addresses: 87[15:0]; </p>

</div>
</div>
<a id="a2933b108b9d6edf0dfdc94da6d65afb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2933b108b9d6edf0dfdc94da6d65afb1">&#9670;&nbsp;</a></span>phase2_offset_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase2_offset_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr0_tx2;Register Addresses: 89[15:0]; </p>

</div>
</div>
<a id="ab0add9e2d51e615979fe97bf69669795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0add9e2d51e615979fe97bf69669795">&#9670;&nbsp;</a></span>phase2_offset_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase2_offset_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr1_tx0;Register Addresses: 86[15:0]; </p>

</div>
</div>
<a id="a4b97d39be310c02495db73d06e5aa58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b97d39be310c02495db73d06e5aa58a">&#9670;&nbsp;</a></span>phase2_offset_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase2_offset_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr1_tx1;Register Addresses: 88[15:0]; </p>

</div>
</div>
<a id="a98c752b2fc2d618901f4ae877539847b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c752b2fc2d618901f4ae877539847b">&#9670;&nbsp;</a></span>phase2_offset_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase2_offset_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr1_tx2;Register Addresses: 90[15:0]; </p>

</div>
</div>
<a id="af079839b4c86061e23aeec6d3dd1727b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af079839b4c86061e23aeec6d3dd1727b">&#9670;&nbsp;</a></span>phase_offset_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_offset_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr0_tx0;Register Addresses: 66[15:0];phase_offset for freq1 </p>

</div>
</div>
<a id="a4097670bfd34c50f64b7644626bb3390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4097670bfd34c50f64b7644626bb3390">&#9670;&nbsp;</a></span>phase_offset_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_offset_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr0_tx1;Register Addresses: 82[15:0]; </p>

</div>
</div>
<a id="a0d0a60da10be596de1ef5b9d69e14812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0a60da10be596de1ef5b9d69e14812">&#9670;&nbsp;</a></span>phase_offset_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_offset_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr0_tx2;Register Addresses: 84[15:0]; </p>

</div>
</div>
<a id="aa8cb1dd2f5eff88842c6adbcb51f529a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8cb1dd2f5eff88842c6adbcb51f529a">&#9670;&nbsp;</a></span>phase_offset_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_offset_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr1_tx0;Register Addresses: 81[15:0]; </p>

</div>
</div>
<a id="ab8e2d3debdf4530c6e5fe8067bce8d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e2d3debdf4530c6e5fe8067bce8d96">&#9670;&nbsp;</a></span>phase_offset_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_offset_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr1_tx1;Register Addresses: 83[15:0]; </p>

</div>
</div>
<a id="a93c4864a0cb0b3ff977feb3616602d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c4864a0cb0b3ff977feb3616602d88">&#9670;&nbsp;</a></span>phase_offset_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_offset_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr1_tx2;Register Addresses: 85[15:0]; </p>

</div>
</div>
<a id="a0b410cb503df506724a4b6a1da49ce1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b410cb503df506724a4b6a1da49ce1e">&#9670;&nbsp;</a></span>phase_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_out</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_out;Register Addresses: 8[15:0]; </p>

</div>
</div>
<a id="a8d491306e0b4b6e323b09ee8d1c59016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d491306e0b4b6e323b09ee8d1c59016">&#9670;&nbsp;</a></span>phase_overflow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_overflow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_overflow;Register Addresses: 8[16:16]; </p>

</div>
</div>
<a id="a63560e719cf9970bc83879a353b2dc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63560e719cf9970bc83879a353b2dc9f">&#9670;&nbsp;</a></span>phase_overflow_f2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::phase_overflow_f2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_overflow_f2;Register Addresses: 9[19:19]; </p>

</div>
</div>
<a id="ad70826caf46b032bda2867212f4d2195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad70826caf46b032bda2867212f4d2195">&#9670;&nbsp;</a></span>powerup_delay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::powerup_delay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>powerup_delay;Register Addresses: 38[23:10];The synchronous counter delay after the ripple counter expires before ungating the clock. About 256*25ns*2^6 ~ 400 us. </p>

</div>
</div>
<a id="a4ae7fee3fc50dfe0b8db37304a02adf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae7fee3fc50dfe0b8db37304a02adf4">&#9670;&nbsp;</a></span>prog_ovldet_refm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::prog_ovldet_refm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>prog_ovldet_refm;Register Addresses: 100[23:21];To program OVL_DET REFM </p>

</div>
</div>
<a id="a5a2861d0fdb55bb7b6fb2460e1e043df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a2861d0fdb55bb7b6fb2460e1e043df">&#9670;&nbsp;</a></span>prog_ovldet_refp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::prog_ovldet_refp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>prog_ovldet_refp;Register Addresses: 100[20:18];To program OVL_DET REFP </p>

</div>
</div>
<a id="ad94d98dfb26313a9d32c5c2c0c673693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94d98dfb26313a9d32c5c2c0c673693">&#9670;&nbsp;</a></span>qphase_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk;Register Addresses: 60[23:0]; </p>

</div>
</div>
<a id="ae7d09c6f98abea5bc6b0712eb5218453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d09c6f98abea5bc6b0712eb5218453">&#9670;&nbsp;</a></span>qphase_xtalk_int_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk_int_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_int_reg;Register Addresses: 62[15:0];quadrature component for intrinsic xtalk </p>

</div>
</div>
<a id="a37008e1b0c91614c3aa483d683d20f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37008e1b0c91614c3aa483d683d20f93">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk_reg_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr0_tx0;Register Addresses: 48[15:0];quadrature component of the xtalk for hdr0/led0 </p>

</div>
</div>
<a id="a52319d30260b679a9d5f7cdbba2a02c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52319d30260b679a9d5f7cdbba2a02c8">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk_reg_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr0_tx1;Register Addresses: 52[15:0]; </p>

</div>
</div>
<a id="ae1b46ec8ae50fe43135774870ab5d5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b46ec8ae50fe43135774870ab5d5b7">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk_reg_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr0_tx2;Register Addresses: 56[15:0]; </p>

</div>
</div>
<a id="afa43b99529475a32879117d1a05285ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa43b99529475a32879117d1a05285ca">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk_reg_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr1_tx0;Register Addresses: 50[15:0]; </p>

</div>
</div>
<a id="a0d5f4bb0aaa58ed3a96bb2740eb6287e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5f4bb0aaa58ed3a96bb2740eb6287e">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk_reg_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr1_tx1;Register Addresses: 54[15:0]; </p>

</div>
</div>
<a id="aae788b0ecb140f7ed12299e7f353440f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae788b0ecb140f7ed12299e7f353440f">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::qphase_xtalk_reg_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr1_tx2;Register Addresses: 58[15:0]; </p>

</div>
</div>
<a id="ac5c1fc72abe6fdd9a55ad01fd8116fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c1fc72abe6fdd9a55ad01fd8116fd3">&#9670;&nbsp;</a></span>ref_count_limit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::ref_count_limit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ref_count_limit;Register Addresses: 15[14:0];this sets the limit of ref-clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.768 Khz. </p>

</div>
</div>
<a id="aebfa1d50fe62568c3121d3399e717893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfa1d50fe62568c3121d3399e717893">&#9670;&nbsp;</a></span>reverse_phase_before_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::reverse_phase_before_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reverse_phase_before_offset;Register Addresses: 67[9:9]; </p>

</div>
</div>
<a id="ac4a29475ab04f87654c275469b3611c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a29475ab04f87654c275469b3611c8">&#9670;&nbsp;</a></span>scale_amb_coeff_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::scale_amb_coeff_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_amb_coeff_xtalk;Register Addresses: 58[22:20];Ambient xtalk mode. Provides range/precision for ambient correction. </p>

</div>
</div>
<a id="aa72ff09dcba134f78340ba3cd9b1fa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa72ff09dcba134f78340ba3cd9b1fa07">&#9670;&nbsp;</a></span>scale_amb_phase_corr_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::scale_amb_phase_corr_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_amb_phase_corr_coeff;Register Addresses: 181[2:0];Scales the gain/vs accuracy. </p>

</div>
</div>
<a id="a8be7ea17637153d221e4198caea67452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be7ea17637153d221e4198caea67452">&#9670;&nbsp;</a></span>scale_nl_corr_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::scale_nl_corr_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_nl_corr_coeff;Register Addresses: 74[19:18];changes the meaning of the nonlinear coefficients.; </p>

</div>
</div>
<a id="a0e1ab2b8fda7b67d1d83606b2a5af70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e1ab2b8fda7b67d1d83606b2a5af70f">&#9670;&nbsp;</a></span>scale_phase_temp_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::scale_phase_temp_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_phase_temp_coeff;Register Addresses: 67[8:6];changes the meaning of coefficients related to phase correction. </p>

</div>
</div>
<a id="aa08e058cdd46d26b6321687bcc62aab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08e058cdd46d26b6321687bcc62aab7">&#9670;&nbsp;</a></span>scale_phase_temp_corr_square</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::scale_phase_temp_corr_square</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_phase_temp_corr_square;Register Addresses: 181[5:3];scales square correction range/accuracy. </p>

</div>
</div>
<a id="a056d6a7717acab1d8915fc3977c0d130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056d6a7717acab1d8915fc3977c0d130">&#9670;&nbsp;</a></span>scale_temp_coeff_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::scale_temp_coeff_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_temp_coeff_xtalk;Register Addresses: 58[19:17];Allows programmability on the temp_coefficients range and precision. </p>

</div>
</div>
<a id="a2c3f2cecfca84f9cc11dde779753bb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3f2cecfca84f9cc11dde779753bb17">&#9670;&nbsp;</a></span>sel_gp3_on_sdam</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::sel_gp3_on_sdam</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_gp3_on_sdam;Register Addresses: 120[22:22]; </p>

</div>
</div>
<a id="a1f8f226c3e13479d0dafeb402d35d519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8f226c3e13479d0dafeb402d35d519">&#9670;&nbsp;</a></span>sel_hdr_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::sel_hdr_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_hdr_mode;Register Addresses: 42[16:16];choses which current to use when enable_adaptive_hdr = '0' </p>

</div>
</div>
<a id="ae39eb9cd24f72ea82c91602018f2cf04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39eb9cd24f72ea82c91602018f2cf04">&#9670;&nbsp;</a></span>sel_illum_tx0_on_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::sel_illum_tx0_on_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_illum_tx0_on_tx1;Register Addresses: 121[3:3];Force ILLUM_EN_0 (TX0) onto ILLUM_EN_1 (TX1). This mode is required to enable static LED drive mode. </p>

</div>
</div>
<a id="af79e0b3cfd511e7aa03cf3e55774f0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79e0b3cfd511e7aa03cf3e55774f0d0">&#9670;&nbsp;</a></span>sel_tx_ch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::sel_tx_ch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_tx_ch;Register Addresses: 42[2:1];choses the fix_reg value when switching is disabled. </p>

</div>
</div>
<a id="a18539cc6fd63ce4f504fcf16b1e48f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18539cc6fd63ce4f504fcf16b1e48f31">&#9670;&nbsp;</a></span>shift_illum_phase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::shift_illum_phase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>shift_illum_phase;Register Addresses: 113[6:3];Shift bits to get different LED_CLK phases in calib mode.;;80M mode:16phases, 22.5 deg separation(360/16)-6.25n separation;;40M mode:16phases, 45 deg separation(360/8)-12.5n separation;;Basically 40M mode MSB bit is unused. </p>

</div>
</div>
<a id="ac3c618465f11b7742d57a755528163f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3c618465f11b7742d57a755528163f6">&#9670;&nbsp;</a></span>shut_clocks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::shut_clocks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>shut_clocks;Register Addresses: 113[8:8];to shut down all 20M, 10M clock switching </p>

</div>
</div>
<a id="ad767a496a0cad5741d575a54a095add3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad767a496a0cad5741d575a54a095add3">&#9670;&nbsp;</a></span>sig_ovl_flag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::sig_ovl_flag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sig_ovl_flag;Register Addresses: 9[18:18]; </p>

</div>
</div>
<a id="a1223651c77a8bcf33f083b0d668f028d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1223651c77a8bcf33f083b0d668f028d">&#9670;&nbsp;</a></span>software_reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::software_reset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>software_reset;Register Addresses: 0[0:0]; </p>

</div>
</div>
<a id="a50515c2538c13c51a62485ee689c5e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50515c2538c13c51a62485ee689c5e1c">&#9670;&nbsp;</a></span>start_freq_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::start_freq_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>start_freq_calib;Register Addresses: 15[16:16];starts the freq_calib </p>

</div>
</div>
<a id="a66aabf74083c7c779d82766da1c15fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66aabf74083c7c779d82766da1c15fd3">&#9670;&nbsp;</a></span>status_in_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::status_in_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>status_in_reg;Register Addresses: 20[18:18];the register is used to control the program flow in CPU </p>

</div>
</div>
<a id="abc883ba2fcc4156c6e28e3b673de0a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc883ba2fcc4156c6e28e3b673de0a1a">&#9670;&nbsp;</a></span>sub_vd_clk_cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::sub_vd_clk_cnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub_vd_clk_cnt;Register Addresses: 128[16:1];the number of pixels in a subframe. In PG3P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16. </p>

</div>
</div>
<a id="a23607ef6535360d4ff1264f6249b65c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23607ef6535360d4ff1264f6249b65c0">&#9670;&nbsp;</a></span>swap_read_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::swap_read_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>swap_read_data;Register Addresses: 1[1:1];swaps/reverse the data read by i2c-host. </p>

</div>
</div>
<a id="af4ee9a8bd2c03f0045edee01b1a568ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ee9a8bd2c03f0045edee01b1a568ac">&#9670;&nbsp;</a></span>sys_clk_divider</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::sys_clk_divider</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sys_clk_divider;Register Addresses: 15[20:17];The divider can be set according to the ratio b/w ref_clk and tg_clk. The default is 2 which means default ref_clk is assumed at 10 Mhz. ie 40Mhz/4 </p>

</div>
</div>
<a id="af8a6681cc72c45378bd2d170f593e362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a6681cc72c45378bd2d170f593e362">&#9670;&nbsp;</a></span>temp_avg_illum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_avg_illum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_avg_illum;Register Addresses: 2[23:22];Based on this, temperature is averaged to remove quantization errors on temperature. </p>

</div>
</div>
<a id="a111dc31dd6ec741a97786e5207b7bc7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111dc31dd6ec741a97786e5207b7bc7b">&#9670;&nbsp;</a></span>temp_avg_main</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_avg_main</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_avg_main;Register Addresses: 3[23:22]; </p>

</div>
</div>
<a id="ad588b454c66e64ee8b5ecfe608534974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad588b454c66e64ee8b5ecfe608534974">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr0_tx0;Register Addresses: 70[11:0];temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature. </p>

</div>
</div>
<a id="aa8aaf83fcdf6038175fa7e43458b86b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8aaf83fcdf6038175fa7e43458b86b6">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr0_tx1;Register Addresses: 83[23:16], 84[23:20]; </p>

</div>
</div>
<a id="aa4d94f77eab25d1a5f8c2ade09b16885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d94f77eab25d1a5f8c2ade09b16885">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr0_tx2;Register Addresses: 87[23:16], 88[23:20]; </p>

</div>
</div>
<a id="a587a6142ddb574def867aa9f545a8d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a587a6142ddb574def867aa9f545a8d9c">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr1_tx0;Register Addresses: 81[23:16], 82[23:20]; </p>

</div>
</div>
<a id="a4c2057d1c2f04ad96359441cdaaecf57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2057d1c2f04ad96359441cdaaecf57">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr1_tx1;Register Addresses: 85[23:16], 86[23:20]; </p>

</div>
</div>
<a id="a5220d0e7faf65fac80f305b87c6cb078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5220d0e7faf65fac80f305b87c6cb078">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr1_tx2;Register Addresses: 89[23:16], 90[23:20]; </p>

</div>
</div>
<a id="aab5bd42698b3df11e7587bfca290183c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5bd42698b3df11e7587bfca290183c">&#9670;&nbsp;</a></span>temp_coeff_illum_square_hdr0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_square_hdr0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_square_hdr0;Register Addresses: 182[7:0]; </p>

</div>
</div>
<a id="a46159e2f1912ecb2c4a0ebd69600adec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46159e2f1912ecb2c4a0ebd69600adec">&#9670;&nbsp;</a></span>temp_coeff_illum_square_hdr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_square_hdr1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_square_hdr1;Register Addresses: 182[15:8]; </p>

</div>
</div>
<a id="a9f6d8fb387fbdb1313cd6342e17fd7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6d8fb387fbdb1313cd6342e17fd7c1">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_iphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr0_tx0;Register Addresses: 54[23:16]; </p>

</div>
</div>
<a id="ad570d0656637d6f3284a3de33d4a6f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad570d0656637d6f3284a3de33d4a6f33">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_iphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr0_tx1;Register Addresses: 91[15:8]; </p>

</div>
</div>
<a id="a462c6bb266cdb9cc36554177f6151c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462c6bb266cdb9cc36554177f6151c3f">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_iphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr0_tx2;Register Addresses: 92[7:0]; </p>

</div>
</div>
<a id="ab0a97abdf69f3ae0a0b5720cb62f541f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a97abdf69f3ae0a0b5720cb62f541f">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_iphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr1_tx0;Register Addresses: 91[7:0]; </p>

</div>
</div>
<a id="a67341013712bd314b9a3366a0e44eb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67341013712bd314b9a3366a0e44eb90">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_iphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr1_tx1;Register Addresses: 91[23:16]; </p>

</div>
</div>
<a id="a4a58b09e744e6b03b116457d005ae826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a58b09e744e6b03b116457d005ae826">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_iphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr1_tx2;Register Addresses: 92[15:8]; </p>

</div>
</div>
<a id="a3077f7cdab46f4b2474567d610139551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3077f7cdab46f4b2474567d610139551">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_qphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr0_tx0;Register Addresses: 55[23:16]; </p>

</div>
</div>
<a id="a20f6c572d3a82036d95d59755de1b38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f6c572d3a82036d95d59755de1b38e">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_qphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr0_tx1;Register Addresses: 93[7:0]; </p>

</div>
</div>
<a id="a7f84efb8fc4a32aa3b42881c0467b2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f84efb8fc4a32aa3b42881c0467b2db">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_qphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr0_tx2;Register Addresses: 93[23:16]; </p>

</div>
</div>
<a id="ac5de758e638084d01705bd583054e534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5de758e638084d01705bd583054e534">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_qphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr1_tx0;Register Addresses: 92[23:16]; </p>

</div>
</div>
<a id="ab5488b3b70c9ab0de936c2c3db408c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5488b3b70c9ab0de936c2c3db408c25">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_qphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr1_tx1;Register Addresses: 93[15:8]; </p>

</div>
</div>
<a id="a3ce19350fe264d7d75766a2acc679925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce19350fe264d7d75766a2acc679925">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_illum_xtalk_qphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr1_tx2;Register Addresses: 94[7:0]; </p>

</div>
</div>
<a id="aafdc1b5540b6e0bb2ce2284f0b5206f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdc1b5540b6e0bb2ce2284f0b5206f1">&#9670;&nbsp;</a></span>temp_coeff_main_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr0_tx0;Register Addresses: 69[11:0];temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature. </p>

</div>
</div>
<a id="a0ce99967b663007766113d06d946b28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce99967b663007766113d06d946b28f">&#9670;&nbsp;</a></span>temp_coeff_main_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr0_tx1;Register Addresses: 45[23:12]; </p>

</div>
</div>
<a id="a602644cf2ed2fbb0cd711f07cc19bf6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602644cf2ed2fbb0cd711f07cc19bf6e">&#9670;&nbsp;</a></span>temp_coeff_main_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr0_tx2;Register Addresses: 49[23:16], 50[23:20]; </p>

</div>
</div>
<a id="aa6168acee7052f09cb874ecd4480b697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6168acee7052f09cb874ecd4480b697">&#9670;&nbsp;</a></span>temp_coeff_main_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr1_tx0;Register Addresses: 45[11:0]; </p>

</div>
</div>
<a id="a59dcda2fcbc9a2faa4b62e1c982578c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59dcda2fcbc9a2faa4b62e1c982578c3">&#9670;&nbsp;</a></span>temp_coeff_main_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr1_tx1;Register Addresses: 47[23:16], 48[23:20]; </p>

</div>
</div>
<a id="a75b5aeda756442dd022a9af3dae14850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b5aeda756442dd022a9af3dae14850">&#9670;&nbsp;</a></span>temp_coeff_main_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr1_tx2;Register Addresses: 51[23:16], 52[23:20]; </p>

</div>
</div>
<a id="a0798dc0d4aa811871f1c69208b2774ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0798dc0d4aa811871f1c69208b2774ef">&#9670;&nbsp;</a></span>temp_coeff_main_square_hdr0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_square_hdr0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_square_hdr0;Register Addresses: 183[7:0]; </p>

</div>
</div>
<a id="a12d86592df5e69945fb4a2571b18f4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d86592df5e69945fb4a2571b18f4ec">&#9670;&nbsp;</a></span>temp_coeff_main_square_hdr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_main_square_hdr1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_square_hdr1;Register Addresses: 183[15:8]; </p>

</div>
</div>
<a id="aa50f56c0dff1f2313613badd2e6fc79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50f56c0dff1f2313613badd2e6fc79c">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_iphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr0_tx0;Register Addresses: 56[23:16]; </p>

</div>
</div>
<a id="a2dff104599587cc06b51acc7dbf06270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dff104599587cc06b51acc7dbf06270">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_iphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr0_tx1;Register Addresses: 94[23:16]; </p>

</div>
</div>
<a id="a824c1488c767ae6ddb8b967d61b8c8b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824c1488c767ae6ddb8b967d61b8c8b3">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_iphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr0_tx2;Register Addresses: 95[15:8]; </p>

</div>
</div>
<a id="a4bb62ec5e255c1e55d840526c7708628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb62ec5e255c1e55d840526c7708628">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_iphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr1_tx0;Register Addresses: 94[15:8]; </p>

</div>
</div>
<a id="a33bb24e516c2fb48e04788bf256465b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33bb24e516c2fb48e04788bf256465b5">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_iphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr1_tx1;Register Addresses: 95[7:0]; </p>

</div>
</div>
<a id="a7b269ecdb6950ec969bb44bf9628a0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b269ecdb6950ec969bb44bf9628a0a2">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_iphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr1_tx2;Register Addresses: 95[23:16]; </p>

</div>
</div>
<a id="a89fdd9ab86cb15957795111bcf351329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fdd9ab86cb15957795111bcf351329">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_qphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr0_tx0;Register Addresses: 57[23:16]; </p>

</div>
</div>
<a id="af9e734f02f4167d52f64655999810b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e734f02f4167d52f64655999810b36">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_qphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr0_tx1;Register Addresses: 96[15:8]; </p>

</div>
</div>
<a id="a78cc3027c311e7e089ffc80aace9aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cc3027c311e7e089ffc80aace9aba7">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_qphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr0_tx2;Register Addresses: 97[7:0]; </p>

</div>
</div>
<a id="a23ed1ca5150b80c321433123e0b518c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23ed1ca5150b80c321433123e0b518c7">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_qphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr1_tx0;Register Addresses: 96[7:0]; </p>

</div>
</div>
<a id="a96e7e9ccc4101a8a7e5295f6d412e93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e7e9ccc4101a8a7e5295f6d412e93b">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_qphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr1_tx1;Register Addresses: 96[23:16]; </p>

</div>
</div>
<a id="a4bb6fd155228499f01bfe1cdbce10dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb6fd155228499f01bfe1cdbce10dec">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_coeff_xtalk_qphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr1_tx2;Register Addresses: 97[15:8]; </p>

</div>
</div>
<a id="adc72f1720585bde4904a093fa4e7e45a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc72f1720585bde4904a093fa4e7e45a">&#9670;&nbsp;</a></span>temp_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::temp_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_offset;Register Addresses: 110[16:8];temperature offset </p>

</div>
</div>
<a id="abc508beaa4d4a7284b224406c1c97dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc508beaa4d4a7284b224406c1c97dee">&#9670;&nbsp;</a></span>tg_afe_rst_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_afe_rst_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_afe_rst_end;Register Addresses: 132[15:0]; </p>

</div>
</div>
<a id="abe9a28eaeb59586d08377edb39dde6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe9a28eaeb59586d08377edb39dde6a8">&#9670;&nbsp;</a></span>tg_afe_rst_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_afe_rst_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_afe_rst_start;Register Addresses: 131[15:0];demod_reset. Mask is programmed such that it comes every subframe. </p>

</div>
</div>
<a id="a853eb6fac21dd74584680fe828477be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853eb6fac21dd74584680fe828477be8">&#9670;&nbsp;</a></span>tg_calc_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_calc_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_end;Register Addresses: 146[15:0]; </p>

</div>
</div>
<a id="ac2457d824429320efe1f38d56ba0a17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2457d824429320efe1f38d56ba0a17e">&#9670;&nbsp;</a></span>tg_calc_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_calc_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_mask_end;Register Addresses: 157[23:12]; </p>

</div>
</div>
<a id="afff23a0f85b17bf4808705d0231a719f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff23a0f85b17bf4808705d0231a719f">&#9670;&nbsp;</a></span>tg_calc_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_calc_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_mask_start;Register Addresses: 157[11:0];Mask for pdn_dyn_tg. Only enabled during num_avg subframe. </p>

</div>
</div>
<a id="ab1ac2d988d3463d49c708505b9d10e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ac2d988d3463d49c708505b9d10e38">&#9670;&nbsp;</a></span>tg_calc_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_calc_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_start;Register Addresses: 145[15:0];pdn_dyn_tg. This signal exists roughly from early_fvd start till end of the computation. The mask is programmed such that this only comes in the num_avg sub-frame. Programmed such that it will work even if the frequency changes in both direction. </p>

</div>
</div>
<a id="a61bb2d508902da5f6189058aaa7a21d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61bb2d508902da5f6189058aaa7a21d5">&#9670;&nbsp;</a></span>tg_capture_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_capture_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_end;Register Addresses: 136[15:0]; </p>

</div>
</div>
<a id="ade793e58a1728490c89346e2ecaf2914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade793e58a1728490c89346e2ecaf2914">&#9670;&nbsp;</a></span>tg_capture_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_capture_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_mask_end;Register Addresses: 152[23:12]; </p>

</div>
</div>
<a id="a943365fa49060742fa49602a1700821c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943365fa49060742fa49602a1700821c">&#9670;&nbsp;</a></span>tg_capture_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_capture_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_mask_start;Register Addresses: 152[11:0];capture_tg_channel. By default comes only in the num_avg subchannel. This mask is configurable by user only if dis_tg_aconf = '1'. </p>

</div>
</div>
<a id="a54a3244c947bb01cc57e706cd81ec0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a3244c947bb01cc57e706cd81ec0e2">&#9670;&nbsp;</a></span>tg_capture_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_capture_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_start;Register Addresses: 135[15:0];capture_tg_channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800 </p>

</div>
</div>
<a id="a97c8582f0bd644163e48032cf137ffc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c8582f0bd644163e48032cf137ffc2">&#9670;&nbsp;</a></span>tg_dynpdn_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_dynpdn_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_end;Register Addresses: 148[15:0]; </p>

</div>
</div>
<a id="a4e0bc00c21546c38705ff42eba70230f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0bc00c21546c38705ff42eba70230f">&#9670;&nbsp;</a></span>tg_dynpdn_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_dynpdn_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_mask_end;Register Addresses: 158[23:12]; </p>

</div>
</div>
<a id="a56cd0f8b97af20f554e11b34982aba81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56cd0f8b97af20f554e11b34982aba81">&#9670;&nbsp;</a></span>tg_dynpdn_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_dynpdn_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_mask_start;Register Addresses: 158[11:0];Mask for pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq. Enabled till num_avg subframe. </p>

</div>
</div>
<a id="a8e552798736ae98ba96bc672fc5f46d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e552798736ae98ba96bc672fc5f46d4">&#9670;&nbsp;</a></span>tg_dynpdn_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_dynpdn_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_start;Register Addresses: 147[15:0];pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq. </p>

</div>
</div>
<a id="a89a7d424e929b98a2ebde2007943a84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a7d424e929b98a2ebde2007943a84b">&#9670;&nbsp;</a></span>tg_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_en;Register Addresses: 128[0:0];gates the tg_clk with this bit. </p>

</div>
</div>
<a id="a70082ca9b2affbe66ae355c3f66df5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70082ca9b2affbe66ae355c3f66df5cb">&#9670;&nbsp;</a></span>tg_illumen_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_illumen_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_end;Register Addresses: 144[15:0];Ending after the 8192+ 250 samples apx. </p>

</div>
</div>
<a id="af45af1b39e7f8d73bece88e66f68de06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45af1b39e7f8d73bece88e66f68de06">&#9670;&nbsp;</a></span>tg_illumen_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_illumen_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_mask_end;Register Addresses: 156[23:12]; </p>

</div>
</div>
<a id="a5cf64985550cfe24cc722d40ab011be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf64985550cfe24cc722d40ab011be5">&#9670;&nbsp;</a></span>tg_illumen_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_illumen_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_mask_start;Register Addresses: 156[11:0];spare2_mask. By default the mask is programmed till num_avg_iq only. </p>

</div>
</div>
<a id="adf94f254c8aa46637771a1b01949d680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf94f254c8aa46637771a1b01949d680">&#9670;&nbsp;</a></span>tg_illumen_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_illumen_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_start;Register Addresses: 143[15:0];spare2_tg. This is used for illum_en. Enabled throughout a subframe. </p>

</div>
</div>
<a id="afde33d8e7e972a532373fabf602af1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde33d8e7e972a532373fabf602af1e2">&#9670;&nbsp;</a></span>tg_ovl_window_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_ovl_window_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_end;Register Addresses: 138[15:0]; </p>

</div>
</div>
<a id="aec4f1ad9cea554d2ab16e0808ac25b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4f1ad9cea554d2ab16e0808ac25b49">&#9670;&nbsp;</a></span>tg_ovl_window_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_ovl_window_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_mask_end;Register Addresses: 153[23:12]; </p>

</div>
</div>
<a id="a990dca0856bffa9f6b8050a0630583bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990dca0856bffa9f6b8050a0630583bc">&#9670;&nbsp;</a></span>tg_ovl_window_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_ovl_window_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_mask_start;Register Addresses: 153[11:0];ovl_sample. This exits till num_avg subframe. </p>

</div>
</div>
<a id="a0bb0bde768833ea431ed687d71f7b7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb0bde768833ea431ed687d71f7b7cf">&#9670;&nbsp;</a></span>tg_ovl_window_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_ovl_window_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_start;Register Addresses: 137[15:0];ovl_sample. During this time period only ovl is sampled. This exists for only for subframes till the num_avg. </p>

</div>
</div>
<a id="a5d64a1d13384ed3b40bab6024a15bb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d64a1d13384ed3b40bab6024a15bb75">&#9670;&nbsp;</a></span>tg_seq_int_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_seq_int_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_end;Register Addresses: 134[15:0]; </p>

</div>
</div>
<a id="a362b1ed95fa8607822bec7117134619c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362b1ed95fa8607822bec7117134619c">&#9670;&nbsp;</a></span>tg_seq_int_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_seq_int_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_mask_end;Register Addresses: 151[23:12]; </p>

</div>
</div>
<a id="a6a07f581e0aea372246d40ab03ef4b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a07f581e0aea372246d40ab03ef4b5d">&#9670;&nbsp;</a></span>tg_seq_int_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_seq_int_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_mask_start;Register Addresses: 151[11:0];interrupt. Comes only in first (num:0) subframe. </p>

</div>
</div>
<a id="a0a60b0f7f4db214f884dd21be76e47d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a60b0f7f4db214f884dd21be76e47d1">&#9670;&nbsp;</a></span>tg_seq_int_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tg_seq_int_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_start;Register Addresses: 133[15:0];interrupt. Only happens in first subframe due to the mask programming </p>

</div>
</div>
<a id="a8a097a41ecdf2b98226c4a3a92121c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a097a41ecdf2b98226c4a3a92121c12">&#9670;&nbsp;</a></span>tillum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum;Register Addresses: 4[19:8];The value of illum-temperature register. </p>

</div>
</div>
<a id="ab99a33d2813594b5b1351e92ea43df6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab99a33d2813594b5b1351e92ea43df6a">&#9670;&nbsp;</a></span>tillum_calib_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum_calib_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr0_tx0;Register Addresses: 71[23:12];calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary </p>

</div>
</div>
<a id="aaa41e9820a7a006305ef538a8e3ac657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa41e9820a7a006305ef538a8e3ac657">&#9670;&nbsp;</a></span>tillum_calib_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum_calib_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr0_tx1;Register Addresses: 73[23:12]; </p>

</div>
</div>
<a id="aef1c6804438384ec503ad3e8d688424a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1c6804438384ec503ad3e8d688424a">&#9670;&nbsp;</a></span>tillum_calib_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum_calib_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr0_tx2;Register Addresses: 63[23:12]; </p>

</div>
</div>
<a id="a0dafe331584ae9d58e692f33e5b7350b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dafe331584ae9d58e692f33e5b7350b">&#9670;&nbsp;</a></span>tillum_calib_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum_calib_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr1_tx0;Register Addresses: 72[23:12]; </p>

</div>
</div>
<a id="abe0e3301fc50b5584dbf6c420114f274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe0e3301fc50b5584dbf6c420114f274">&#9670;&nbsp;</a></span>tillum_calib_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum_calib_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr1_tx1;Register Addresses: 67[23:12]; </p>

</div>
</div>
<a id="a52d7fbbebd3883af090f932aef0987cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d7fbbebd3883af090f932aef0987cc">&#9670;&nbsp;</a></span>tillum_calib_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum_calib_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr1_tx2;Register Addresses: 70[23:12]; </p>

</div>
</div>
<a id="a13fb1e740a9537844a283a66981406ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13fb1e740a9537844a283a66981406ad">&#9670;&nbsp;</a></span>tillum_unsigned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tillum_unsigned</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_unsigned;Register Addresses: 4[23:23];This bit is set '1' when temperature given by tmain/tillum sensor is in unsigned format. </p>

</div>
</div>
<a id="a5d168998fa7b8866919cc41cafde1356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d168998fa7b8866919cc41cafde1356">&#9670;&nbsp;</a></span>tm_vrefm_diode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tm_vrefm_diode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tm_vrefm_diode;Register Addresses: 109[5:3];To program the bias voltage INM </p>

</div>
</div>
<a id="abe55d5504aa2cdceab7586e85926d607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe55d5504aa2cdceab7586e85926d607">&#9670;&nbsp;</a></span>tm_vrefp_diode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tm_vrefp_diode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tm_vrefp_diode;Register Addresses: 109[2:0];To program the bias voltage INP </p>

</div>
</div>
<a id="a3dfd8d81d4cb04d274007deb7c6122fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfd8d81d4cb04d274007deb7c6122fc">&#9670;&nbsp;</a></span>tmain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tmain</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain;Register Addresses: 10[23:12]; </p>

</div>
</div>
<a id="a8fae5df61376ad2ea79bb9b35ff75bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fae5df61376ad2ea79bb9b35ff75bed">&#9670;&nbsp;</a></span>tmain_calib_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tmain_calib_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr0_tx0;Register Addresses: 71[11:0];calibrated temperature for main temp sensor.Default is 2048 because internally it is treated as offset binary </p>

</div>
</div>
<a id="a68724aced807ba68873f5a6375bb611e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68724aced807ba68873f5a6375bb611e">&#9670;&nbsp;</a></span>tmain_calib_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tmain_calib_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr0_tx1;Register Addresses: 73[11:0]; </p>

</div>
</div>
<a id="a3ba1ce14ec5570b329925e06b7c96438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba1ce14ec5570b329925e06b7c96438">&#9670;&nbsp;</a></span>tmain_calib_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tmain_calib_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr0_tx2;Register Addresses: 63[11:0]; </p>

</div>
</div>
<a id="a8014e98d54c2e1a92a2535da74900b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8014e98d54c2e1a92a2535da74900b37">&#9670;&nbsp;</a></span>tmain_calib_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tmain_calib_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr1_tx0;Register Addresses: 72[11:0]; </p>

</div>
</div>
<a id="a167239301374a042530aecc8a88bc795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167239301374a042530aecc8a88bc795">&#9670;&nbsp;</a></span>tmain_calib_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tmain_calib_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr1_tx1;Register Addresses: 65[23:12]; </p>

</div>
</div>
<a id="a755672a04b425f526e780aca79a01183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755672a04b425f526e780aca79a01183">&#9670;&nbsp;</a></span>tmain_calib_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tmain_calib_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr1_tx2;Register Addresses: 69[23:12]; </p>

</div>
</div>
<a id="a514790a474a760e4f219616fb9e9d31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514790a474a760e4f219616fb9e9d31e">&#9670;&nbsp;</a></span>tsens_slave0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tsens_slave0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tsens_slave0;Register Addresses: 2[6:0];slave address of the led0 tsensor </p>

</div>
</div>
<a id="a94012adba7928a2dd4f764efcf8ad177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94012adba7928a2dd4f764efcf8ad177">&#9670;&nbsp;</a></span>tsens_slave1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tsens_slave1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tsens_slave1;Register Addresses: 2[13:7];slave address of the led1 tsensor </p>

</div>
</div>
<a id="ab50ce258e2b0c94a27d84ee66f69d683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50ce258e2b0c94a27d84ee66f69d683">&#9670;&nbsp;</a></span>tsens_slave2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tsens_slave2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tsens_slave2;Register Addresses: 2[20:14];slave address of the led2 tsensor </p>

</div>
</div>
<a id="a8621153128a560a191346df43fa28c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8621153128a560a191346df43fa28c3c">&#9670;&nbsp;</a></span>TX0_PIN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::TX0_PIN_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX0_PIN_CONFIG;Register Addresses: 122[5:4];. </p>

</div>
</div>
<a id="aacb755066f8b0cf7969d733c61b1cb68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb755066f8b0cf7969d733c61b1cb68">&#9670;&nbsp;</a></span>TX1_PIN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::TX1_PIN_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX1_PIN_CONFIG;Register Addresses: 122[1:0];. </p>

</div>
</div>
<a id="adf50de39484054133ba31e7bfdfe88df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf50de39484054133ba31e7bfdfe88df">&#9670;&nbsp;</a></span>TX2_PIN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::TX2_PIN_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX2_PIN_CONFIG;Register Addresses: 122[3:2];. </p>

</div>
</div>
<a id="a53518f25f00a5926fda5f0d37ad82fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53518f25f00a5926fda5f0d37ad82fcb">&#9670;&nbsp;</a></span>tx_channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tx_channel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tx_channel;Register Addresses: 8[19:18]; </p>

</div>
</div>
<a id="a6cd0b1e1ec6febc0e4ec775e4c639d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd0b1e1ec6febc0e4ec775e4c639d4c">&#9670;&nbsp;</a></span>tx_seq_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::tx_seq_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tx_seq_reg;Register Addresses: 42[14:3];Stores the sequence of led switching in this register.;2-1-0-2-1-0. The sequence will come as 0-1-2-0-1-2 </p>

</div>
</div>
<a id="a08f87e1e66f332f99a6410f1c3ddd845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f87e1e66f332f99a6410f1c3ddd845">&#9670;&nbsp;</a></span>unmask_illumen_intxtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::unmask_illumen_intxtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>unmask_illumen_intxtalk;Register Addresses: 113[17:17];Mask internal crosstalk signal gating illum_en. </p>

</div>
</div>
<a id="a9096cc1e59abbb9f3c021e1a9f48e254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9096cc1e59abbb9f3c021e1a9f48e254">&#9670;&nbsp;</a></span>use_xtalk_filt_illum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::use_xtalk_filt_illum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_filt_illum;Register Addresses: 46[7:7]; </p>

</div>
</div>
<a id="a202e9df2cea455c7912307966fcc55ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202e9df2cea455c7912307966fcc55ec">&#9670;&nbsp;</a></span>use_xtalk_filt_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::use_xtalk_filt_int</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_filt_int;Register Addresses: 46[5:5];Whehter to use filter or direct sampling for intrinsic crosstalk. </p>

</div>
</div>
<a id="ac7e814f9c862979bd9134cbe3cd740d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e814f9c862979bd9134cbe3cd740d1">&#9670;&nbsp;</a></span>use_xtalk_reg_illum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::use_xtalk_reg_illum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_reg_illum;Register Addresses: 46[8:8];For optical default is to use the register values. </p>

</div>
</div>
<a id="ad52eabf99587324f45d95c70ed4b2b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52eabf99587324f45d95c70ed4b2b2e">&#9670;&nbsp;</a></span>use_xtalk_reg_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::use_xtalk_reg_int</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_reg_int;Register Addresses: 46[6:6];Whether to use register or filter/sample for intrinsic. </p>

</div>
</div>
<a id="a83b64e27fde47db7e3553055be4a2328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b64e27fde47db7e3553055be4a2328">&#9670;&nbsp;</a></span>xtalk_filt_time_const</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_o_p_t3101_1_1device_register.html">OPT3101::deviceRegister</a> OPT3101::registers::xtalk_filt_time_const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xtalk_filt_time_const;Register Addresses: 46[23:20];Time constant during crosstalk filtering. Higher the time constant slower the filtering is. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>C:/folders/d/scripts/cpp/OPT3101SDK/OPT3101SDK/OPT3101SDK/<a class="el" href="_o_p_t3101_register_definition_8h_source.html">OPT3101RegisterDefinition.h</a></li>
<li>C:/folders/d/scripts/cpp/OPT3101SDK/OPT3101SDK/OPT3101SDK/<a class="el" href="_o_p_t3101device___register_map_8cpp.html">OPT3101device_RegisterMap.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
