

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'
================================================================
* Date:           Wed Feb 26 01:36:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.972 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_28_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_28_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_21_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_21_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_17_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %data_17_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_13_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %data_13_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_12_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_12_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_11_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_11_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_5_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %data_5_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 8 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %data_0_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 9 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 10 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 64, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 11 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %data_0_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %data_0_val_read, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %tmp_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%sub_ln42 = sub i9 %p_shl1, i9 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i9 %sub_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %data_0_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i10 %tmp_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%sub_ln42_1 = sub i11 0, i11 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'sub' 'sub_ln42_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %tmp_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%sub_ln42_2 = sub i7 0, i7 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'sub' 'sub_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i7 %sub_ln42_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %data_5_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i8 %shl_ln" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i8 %shl_ln" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %data_5_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'bitconcatenate' 'shl_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i7 %shl_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln42_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %data_5_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'bitconcatenate' 'shl_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i9 %shl_ln42_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i8 %data_11_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_11_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_11_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i10 %tmp_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.74ns)   --->   "%sub_ln42_3 = sub i12 %p_shl2, i12 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'sub' 'sub_ln42_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i12 %sub_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %data_11_val_read, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i9 %tmp_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i10 %tmp_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.72ns)   --->   "%sub_ln42_4 = sub i11 0, i11 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sub' 'sub_ln42_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i11 %sub_ln42_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_12_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln73_13 = zext i9 %shl_ln42_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'zext' 'zext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln73_14 = zext i9 %shl_ln42_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'zext' 'zext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i4 %data_13_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %data_13_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i6 %tmp_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%sub_ln42_5 = sub i7 0, i7 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sub' 'sub_ln42_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i7 %sub_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %data_13_val_read, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i10 %tmp_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %data_13_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i8 %tmp_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%sub_ln42_6 = sub i11 %zext_ln42_15, i11 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'sub' 'sub_ln42_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i11 %sub_ln42_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %data_17_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i8 %tmp_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%sub_ln42_7 = sub i9 0, i9 %zext_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'sub' 'sub_ln42_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i9 %sub_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %data_17_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i9 %tmp_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %data_17_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i7 %tmp_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_8 = sub i10 %zext_ln42_19, i10 %zext_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'sub' 'sub_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %data_17_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i10 %tmp_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i7 %tmp_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.71ns)   --->   "%sub_ln42_9 = sub i9 %tmp_50, i9 %zext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'sub' 'sub_ln42_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln73_15 = zext i9 %sub_ln42_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'zext' 'zext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln42_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_21_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitconcatenate' 'shl_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i9 %shl_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_21_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_10 = sub i11 %p_shl3, i11 %zext_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'sub' 'sub_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_28_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i10 %tmp_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.72ns)   --->   "%sub_ln42_11 = sub i11 0, i11 %zext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sub' 'sub_ln42_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i11 %sub_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln42_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_28_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitconcatenate' 'shl_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i8 %shl_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %sub_ln42_1, i32 4, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 79 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp, i4 14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln58_cast = sext i11 %or_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 81 'sext' 'or_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_13_val_cast22 = zext i4 %data_13_val_read" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 82 'zext' 'data_13_val_cast22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.70ns)   --->   "%tmp8 = sub i6 %data_13_val_cast22, i6 %data_12_val_read" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 83 'sub' 'tmp8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp8, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 84 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i8 %tmp_s" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 85 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.74ns)   --->   "%add_ln58 = add i13 %zext_ln42_9, i13 %sext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 86 'add' 'add_ln58' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_15 = add i13 %add_ln58, i13 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 87 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_16 = add i12 %sext_ln42_2, i12 3998" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 88 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 89 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln58_17 = add i12 %add_ln58_16, i12 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 89 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i12 %add_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 90 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_18 = add i13 %sext_ln58_23, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 91 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.71ns)   --->   "%add_ln58_19 = add i10 %zext_ln42_1, i10 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 92 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 93 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.71ns)   --->   "%sub_ln58_9 = sub i10 %zext_ln73_14, i10 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 94 'sub' 'sub_ln58_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i10 %sub_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 95 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.72ns)   --->   "%add_ln58_20 = add i11 %sext_ln58_11, i11 %zext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 96 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i11 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 97 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln58_21 = add i10 %sext_ln42, i10 %sub_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 98 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i10 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 99 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.72ns)   --->   "%sub_ln58_10 = sub i11 53, i11 %zext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 100 'sub' 'sub_ln58_10' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i11 %sub_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 101 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_22 = add i12 %sext_ln58_14, i12 %sext_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 102 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln58_23 = add i12 %add_ln58_22, i12 %sext_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 103 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_21_val_cast24 = zext i6 %data_21_val_read" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 104 'zext' 'data_21_val_cast24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.70ns)   --->   "%tmp65 = sub i7 %zext_ln42_12, i7 %data_21_val_cast24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'sub' 'tmp65' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp65, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i11 %tmp_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 107 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_24 = add i12 %or_ln58_cast, i12 %zext_ln73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 108 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sub_ln58 = sub i12 %add_ln58_24, i12 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 109 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i12 %sub_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 110 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.73ns)   --->   "%add_ln58_25 = add i12 %zext_ln42_23, i12 %sext_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 111 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i12 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 112 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.74ns)   --->   "%add_ln58_26 = add i13 %sext_ln58_25, i13 %sext_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 113 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_27 = add i12 %sext_ln73_1, i12 %sext_ln73_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 114 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln58_28 = add i12 %add_ln58_27, i12 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 115 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i12 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 116 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.72ns)   --->   "%sub_ln58_11 = sub i11 %zext_ln42_17, i11 %zext_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 117 'sub' 'sub_ln58_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i11 %sub_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 118 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.72ns)   --->   "%add_ln58_29 = add i11 %zext_ln42_22, i11 22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 119 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i11 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 120 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.73ns)   --->   "%add_ln58_30 = add i12 %zext_ln58_3, i12 %sext_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 121 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i12 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 122 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.74ns)   --->   "%add_ln58_31 = add i13 %sext_ln58_18, i13 %sext_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 123 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_32 = add i12 %sext_ln73, i12 %sext_ln73_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 124 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 125 [1/1] (0.73ns)   --->   "%add_ln58_33 = add i11 %zext_ln73_13, i11 %sub_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 125 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i11 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 126 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln58_34 = add i12 %sext_ln58_19, i12 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 127 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i12 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 128 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln58_35 = add i11 %zext_ln73_15, i11 %sub_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 129 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i11 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 130 'zext' 'zext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.72ns)   --->   "%sub_ln58_12 = sub i11 50, i11 %zext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 131 'sub' 'sub_ln58_12' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i11 %sub_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 132 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.73ns)   --->   "%add_ln58_36 = add i12 %sext_ln58_21, i12 %zext_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 133 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i12 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 134 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.74ns)   --->   "%add_ln58_37 = add i13 %sext_ln58_22, i13 %sext_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 135 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_18, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 136 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln111_7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln58_23, i32 1, i32 11" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 137 'partselect' 'trunc_ln111_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i11 %trunc_ln111_7" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 138 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln111_8 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_26, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 139 'partselect' 'trunc_ln111_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln111_9 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_31, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 140 'partselect' 'trunc_ln111_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln111_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_37, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 141 'partselect' 'trunc_ln111_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i12 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 142 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i12 %sext_ln111" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 143 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i12 %trunc_ln111_8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 144 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i60 %mrv_2, i12 %trunc_ln111_9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 145 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i60 %mrv_3, i12 %trunc_ln111_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 146 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i60 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 147 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.972ns
The critical path consists of the following:
	wire read operation ('data_17_val_read', firmware/nnet_utils/nnet_dense_latency.h:33) on port 'data_17_val' (firmware/nnet_utils/nnet_dense_latency.h:33) [11]  (0.000 ns)
	'sub' operation 9 bit ('sub_ln42_9', firmware/nnet_utils/nnet_dense_latency.h:42) [74]  (0.715 ns)
	'add' operation 11 bit ('add_ln58_35', firmware/nnet_utils/nnet_dense_latency.h:58) [136]  (0.777 ns)
	'add' operation 12 bit ('add_ln58_36', firmware/nnet_utils/nnet_dense_latency.h:58) [140]  (0.735 ns)
	'add' operation 13 bit ('add_ln58_37', firmware/nnet_utils/nnet_dense_latency.h:58) [142]  (0.745 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
