
ByggernGR1_Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c8  00800200  00001538  000015cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001538  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  008002c8  008002c8  00001694  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001694  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  000016f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ac9  00000000  00000000  00001948  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000de0  00000000  00000000  00003411  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001312  00000000  00000000  000041f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004e4  00000000  00000000  00005504  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000690  00000000  00000000  000059e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b52  00000000  00000000  00006078  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  00006bca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	8e c1       	rjmp	.+796    	; 0x332 <__vector_5>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	38 c3       	rjmp	.+1648   	; 0x70e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a2 03       	fmuls	r18, r18
      e6:	f4 03       	fmuls	r23, r20
      e8:	f4 03       	fmuls	r23, r20
      ea:	f4 03       	fmuls	r23, r20
      ec:	f4 03       	fmuls	r23, r20
      ee:	f4 03       	fmuls	r23, r20
      f0:	f4 03       	fmuls	r23, r20
      f2:	f4 03       	fmuls	r23, r20
      f4:	a2 03       	fmuls	r18, r18
      f6:	f4 03       	fmuls	r23, r20
      f8:	f4 03       	fmuls	r23, r20
      fa:	f4 03       	fmuls	r23, r20
      fc:	f4 03       	fmuls	r23, r20
      fe:	f4 03       	fmuls	r23, r20
     100:	f4 03       	fmuls	r23, r20
     102:	f4 03       	fmuls	r23, r20
     104:	a4 03       	fmuls	r18, r20
     106:	f4 03       	fmuls	r23, r20
     108:	f4 03       	fmuls	r23, r20
     10a:	f4 03       	fmuls	r23, r20
     10c:	f4 03       	fmuls	r23, r20
     10e:	f4 03       	fmuls	r23, r20
     110:	f4 03       	fmuls	r23, r20
     112:	f4 03       	fmuls	r23, r20
     114:	f4 03       	fmuls	r23, r20
     116:	f4 03       	fmuls	r23, r20
     118:	f4 03       	fmuls	r23, r20
     11a:	f4 03       	fmuls	r23, r20
     11c:	f4 03       	fmuls	r23, r20
     11e:	f4 03       	fmuls	r23, r20
     120:	f4 03       	fmuls	r23, r20
     122:	f4 03       	fmuls	r23, r20
     124:	a4 03       	fmuls	r18, r20
     126:	f4 03       	fmuls	r23, r20
     128:	f4 03       	fmuls	r23, r20
     12a:	f4 03       	fmuls	r23, r20
     12c:	f4 03       	fmuls	r23, r20
     12e:	f4 03       	fmuls	r23, r20
     130:	f4 03       	fmuls	r23, r20
     132:	f4 03       	fmuls	r23, r20
     134:	f4 03       	fmuls	r23, r20
     136:	f4 03       	fmuls	r23, r20
     138:	f4 03       	fmuls	r23, r20
     13a:	f4 03       	fmuls	r23, r20
     13c:	f4 03       	fmuls	r23, r20
     13e:	f4 03       	fmuls	r23, r20
     140:	f4 03       	fmuls	r23, r20
     142:	f4 03       	fmuls	r23, r20
     144:	f0 03       	fmuls	r23, r16
     146:	f4 03       	fmuls	r23, r20
     148:	f4 03       	fmuls	r23, r20
     14a:	f4 03       	fmuls	r23, r20
     14c:	f4 03       	fmuls	r23, r20
     14e:	f4 03       	fmuls	r23, r20
     150:	f4 03       	fmuls	r23, r20
     152:	f4 03       	fmuls	r23, r20
     154:	cd 03       	fmulsu	r20, r21
     156:	f4 03       	fmuls	r23, r20
     158:	f4 03       	fmuls	r23, r20
     15a:	f4 03       	fmuls	r23, r20
     15c:	f4 03       	fmuls	r23, r20
     15e:	f4 03       	fmuls	r23, r20
     160:	f4 03       	fmuls	r23, r20
     162:	f4 03       	fmuls	r23, r20
     164:	f4 03       	fmuls	r23, r20
     166:	f4 03       	fmuls	r23, r20
     168:	f4 03       	fmuls	r23, r20
     16a:	f4 03       	fmuls	r23, r20
     16c:	f4 03       	fmuls	r23, r20
     16e:	f4 03       	fmuls	r23, r20
     170:	f4 03       	fmuls	r23, r20
     172:	f4 03       	fmuls	r23, r20
     174:	c1 03       	fmuls	r20, r17
     176:	f4 03       	fmuls	r23, r20
     178:	f4 03       	fmuls	r23, r20
     17a:	f4 03       	fmuls	r23, r20
     17c:	f4 03       	fmuls	r23, r20
     17e:	f4 03       	fmuls	r23, r20
     180:	f4 03       	fmuls	r23, r20
     182:	f4 03       	fmuls	r23, r20
     184:	df 03       	fmulsu	r21, r23

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e3       	ldi	r30, 0x38	; 56
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 3c       	cpi	r26, 0xC8	; 200
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 ec       	ldi	r26, 0xC8	; 200
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3d       	cpi	r26, 0xD9	; 217
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	f5 d0       	rcall	.+490    	; 0x3ac <main>
     1c2:	0c 94 9a 0a 	jmp	0x1534	; 0x1534 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
#include <avr/io.h>

void adc_init(){
	
	//Set bit ADPS0, ADPS1 and ADPS2 in ADCSRA to set prescaler to 128:
	ADCSRA |= (1 << ADPS0);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	81 60       	ori	r24, 0x01	; 1
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS1);
     1d2:	80 81       	ld	r24, Z
     1d4:	82 60       	ori	r24, 0x02	; 2
     1d6:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS2);
     1d8:	80 81       	ld	r24, Z
     1da:	84 60       	ori	r24, 0x04	; 4
     1dc:	80 83       	st	Z, r24
	
	//NOT SURE:
	ADMUX |= (1 << REFS0);
     1de:	ac e7       	ldi	r26, 0x7C	; 124
     1e0:	b0 e0       	ldi	r27, 0x00	; 0
     1e2:	8c 91       	ld	r24, X
     1e4:	80 64       	ori	r24, 0x40	; 64
     1e6:	8c 93       	st	X, r24
	
	//Set bit ADEN in ADC Control and status register ADCSRA to enable ADC:
	ADCSRA |= (1 << ADEN);
     1e8:	80 81       	ld	r24, Z
     1ea:	80 68       	ori	r24, 0x80	; 128
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <adc_read>:



uint16_t adc_read(){
	//Set bit ADSC in ADC Control and status register to start conversion:
	ADCSRA |= (1 << ADSC);
     1f0:	ea e7       	ldi	r30, 0x7A	; 122
     1f2:	f0 e0       	ldi	r31, 0x00	; 0
     1f4:	80 81       	ld	r24, Z
     1f6:	80 64       	ori	r24, 0x40	; 64
     1f8:	80 83       	st	Z, r24
	
	//Wait until conversion is complete by checking ADIF bit in ADCSRA:
	while(!(ADCSRA & (1 << ADIF)))
     1fa:	80 81       	ld	r24, Z
     1fc:	84 fd       	sbrc	r24, 4
     1fe:	06 c0       	rjmp	.+12     	; 0x20c <adc_read+0x1c>
	
	//Return the ten first bits of the result from conversion stored in ADC:
	return ADC & 0x03FF;
     200:	80 91 78 00 	lds	r24, 0x0078
     204:	90 91 79 00 	lds	r25, 0x0079
     208:	93 70       	andi	r25, 0x03	; 3
     20a:	08 95       	ret
     20c:	08 95       	ret

0000020e <can_init>:
		mcp_write(MCP_TXB0D0+i, message->data[i]);
	}
	
	
	mcp_requestSend(1);
}
     20e:	cf 93       	push	r28
     210:	df 93       	push	r29
     212:	1f 92       	push	r1
     214:	cd b7       	in	r28, 0x3d	; 61
     216:	de b7       	in	r29, 0x3e	; 62
     218:	53 d1       	rcall	.+678    	; 0x4c0 <mcp_init>
     21a:	8e e0       	ldi	r24, 0x0E	; 14
     21c:	25 d1       	rcall	.+586    	; 0x468 <mcp_read>
     21e:	89 83       	std	Y+1, r24	; 0x01
     220:	44 e0       	ldi	r20, 0x04	; 4
     222:	60 e0       	ldi	r22, 0x00	; 0
     224:	80 e6       	ldi	r24, 0x60	; 96
     226:	2d d1       	rcall	.+602    	; 0x482 <mcp_bitModify>
     228:	4f ef       	ldi	r20, 0xFF	; 255
     22a:	61 e0       	ldi	r22, 0x01	; 1
     22c:	8b e2       	ldi	r24, 0x2B	; 43
     22e:	29 d1       	rcall	.+594    	; 0x482 <mcp_bitModify>
     230:	40 e0       	ldi	r20, 0x00	; 0
     232:	60 ee       	ldi	r22, 0xE0	; 224
     234:	8f e0       	ldi	r24, 0x0F	; 15
     236:	25 d1       	rcall	.+586    	; 0x482 <mcp_bitModify>
     238:	8e e0       	ldi	r24, 0x0E	; 14
     23a:	16 d1       	rcall	.+556    	; 0x468 <mcp_read>
     23c:	89 83       	std	Y+1, r24	; 0x01
     23e:	89 81       	ldd	r24, Y+1	; 0x01
     240:	80 7e       	andi	r24, 0xE0	; 224
     242:	80 34       	cpi	r24, 0x40	; 64
     244:	41 f0       	breq	.+16     	; 0x256 <can_init+0x48>
     246:	80 38       	cpi	r24, 0x80	; 128
     248:	51 f0       	breq	.+20     	; 0x25e <can_init+0x50>
     24a:	81 11       	cpse	r24, r1
     24c:	0b c0       	rjmp	.+22     	; 0x264 <can_init+0x56>
     24e:	87 e0       	ldi	r24, 0x07	; 7
     250:	92 e0       	ldi	r25, 0x02	; 2
     252:	67 d5       	rcall	.+2766   	; 0xd22 <puts>
     254:	07 c0       	rjmp	.+14     	; 0x264 <can_init+0x56>
     256:	8f e1       	ldi	r24, 0x1F	; 31
     258:	92 e0       	ldi	r25, 0x02	; 2
     25a:	63 d5       	rcall	.+2758   	; 0xd22 <puts>
     25c:	03 c0       	rjmp	.+6      	; 0x264 <can_init+0x56>
     25e:	89 e3       	ldi	r24, 0x39	; 57
     260:	92 e0       	ldi	r25, 0x02	; 2
     262:	5f d5       	rcall	.+2750   	; 0xd22 <puts>
     264:	0f 90       	pop	r0
     266:	df 91       	pop	r29
     268:	cf 91       	pop	r28
     26a:	08 95       	ret

0000026c <can_recieve>:

can_message can_recieve(){
     26c:	9f 92       	push	r9
     26e:	af 92       	push	r10
     270:	bf 92       	push	r11
     272:	cf 92       	push	r12
     274:	df 92       	push	r13
     276:	ef 92       	push	r14
     278:	ff 92       	push	r15
     27a:	0f 93       	push	r16
     27c:	1f 93       	push	r17
     27e:	cf 93       	push	r28
     280:	df 93       	push	r29
     282:	cd b7       	in	r28, 0x3d	; 61
     284:	de b7       	in	r29, 0x3e	; 62
     286:	2c 97       	sbiw	r28, 0x0c	; 12
     288:	0f b6       	in	r0, 0x3f	; 63
     28a:	f8 94       	cli
     28c:	de bf       	out	0x3e, r29	; 62
     28e:	0f be       	out	0x3f, r0	; 63
     290:	cd bf       	out	0x3d, r28	; 61
     292:	7c 01       	movw	r14, r24
	can_message message;
	
	volatile uint8_t canIntf = mcp_read(MCP_CANINTF);	 
     294:	8c e2       	ldi	r24, 0x2C	; 44
     296:	e8 d0       	rcall	.+464    	; 0x468 <mcp_read>
     298:	8c 87       	std	Y+12, r24	; 0x0c
	
	if(mcp_read(MCP_CANSTAT) & 0x0C){
     29a:	8e e0       	ldi	r24, 0x0E	; 14
     29c:	e5 d0       	rcall	.+458    	; 0x468 <mcp_read>
     29e:	8c 70       	andi	r24, 0x0C	; 12
     2a0:	19 f1       	breq	.+70     	; 0x2e8 <can_recieve+0x7c>
		message.id = mcp_read(MCP_RXB0SIDH)<<8 | mcp_read(MCP_RXB0SIDL);
     2a2:	81 e6       	ldi	r24, 0x61	; 97
     2a4:	e1 d0       	rcall	.+450    	; 0x468 <mcp_read>
     2a6:	c8 2e       	mov	r12, r24
     2a8:	82 e6       	ldi	r24, 0x62	; 98
     2aa:	de d0       	rcall	.+444    	; 0x468 <mcp_read>
     2ac:	d1 2c       	mov	r13, r1
     2ae:	dc 2c       	mov	r13, r12
     2b0:	cc 24       	eor	r12, r12
     2b2:	c8 2a       	or	r12, r24
		message.length = mcp_read(MCP_RXB0DLC) & 0x0F;
     2b4:	85 e6       	ldi	r24, 0x65	; 101
     2b6:	d8 d0       	rcall	.+432    	; 0x468 <mcp_read>
     2b8:	8f 70       	andi	r24, 0x0F	; 15
     2ba:	98 2e       	mov	r9, r24
		for(uint8_t i = 0; i < message.length; i++){
     2bc:	c1 f0       	breq	.+48     	; 0x2ee <can_recieve+0x82>
     2be:	8e 01       	movw	r16, r28
     2c0:	0c 5f       	subi	r16, 0xFC	; 252
     2c2:	1f 4f       	sbci	r17, 0xFF	; 255
     2c4:	0f 2e       	mov	r0, r31
     2c6:	f6 e6       	ldi	r31, 0x66	; 102
     2c8:	af 2e       	mov	r10, r31
     2ca:	f0 2d       	mov	r31, r0
     2cc:	a8 0e       	add	r10, r24
     2ce:	0f 2e       	mov	r0, r31
     2d0:	f6 e6       	ldi	r31, 0x66	; 102
     2d2:	bf 2e       	mov	r11, r31
     2d4:	f0 2d       	mov	r31, r0
			message.data[i] = mcp_read(MCP_RXB0D0 + i);
     2d6:	8b 2d       	mov	r24, r11
     2d8:	c7 d0       	rcall	.+398    	; 0x468 <mcp_read>
     2da:	f8 01       	movw	r30, r16
     2dc:	81 93       	st	Z+, r24
     2de:	8f 01       	movw	r16, r30
     2e0:	b3 94       	inc	r11
	volatile uint8_t canIntf = mcp_read(MCP_CANINTF);	 
	
	if(mcp_read(MCP_CANSTAT) & 0x0C){
		message.id = mcp_read(MCP_RXB0SIDH)<<8 | mcp_read(MCP_RXB0SIDL);
		message.length = mcp_read(MCP_RXB0DLC) & 0x0F;
		for(uint8_t i = 0; i < message.length; i++){
     2e2:	ba 10       	cpse	r11, r10
     2e4:	f8 cf       	rjmp	.-16     	; 0x2d6 <can_recieve+0x6a>
     2e6:	03 c0       	rjmp	.+6      	; 0x2ee <can_recieve+0x82>
			message.data[i] = mcp_read(MCP_RXB0D0 + i);
		}
	}else{
		printf("No new message\n");
     2e8:	81 e5       	ldi	r24, 0x51	; 81
     2ea:	92 e0       	ldi	r25, 0x02	; 2
     2ec:	1a d5       	rcall	.+2612   	; 0xd22 <puts>
	}
	
	//on the MCP_CANINTF register, set bit 0 to value 0. E.g. mask 0B00000001, value 0
	mcp_bitModify(MCP_CANINTF, 1, 0);
     2ee:	40 e0       	ldi	r20, 0x00	; 0
     2f0:	61 e0       	ldi	r22, 0x01	; 1
     2f2:	8c e2       	ldi	r24, 0x2C	; 44
     2f4:	c6 d0       	rcall	.+396    	; 0x482 <mcp_bitModify>
	
	return message;
     2f6:	da 82       	std	Y+2, r13	; 0x02
     2f8:	c9 82       	std	Y+1, r12	; 0x01
     2fa:	9b 82       	std	Y+3, r9	; 0x03
     2fc:	8b e0       	ldi	r24, 0x0B	; 11
     2fe:	fe 01       	movw	r30, r28
     300:	31 96       	adiw	r30, 0x01	; 1
     302:	d7 01       	movw	r26, r14
     304:	01 90       	ld	r0, Z+
     306:	0d 92       	st	X+, r0
     308:	8a 95       	dec	r24
     30a:	e1 f7       	brne	.-8      	; 0x304 <can_recieve+0x98>
}
     30c:	c7 01       	movw	r24, r14
     30e:	2c 96       	adiw	r28, 0x0c	; 12
     310:	0f b6       	in	r0, 0x3f	; 63
     312:	f8 94       	cli
     314:	de bf       	out	0x3e, r29	; 62
     316:	0f be       	out	0x3f, r0	; 63
     318:	cd bf       	out	0x3d, r28	; 61
     31a:	df 91       	pop	r29
     31c:	cf 91       	pop	r28
     31e:	1f 91       	pop	r17
     320:	0f 91       	pop	r16
     322:	ff 90       	pop	r15
     324:	ef 90       	pop	r14
     326:	df 90       	pop	r13
     328:	cf 90       	pop	r12
     32a:	bf 90       	pop	r11
     32c:	af 90       	pop	r10
     32e:	9f 90       	pop	r9
     330:	08 95       	ret

00000332 <__vector_5>:
#define F_CPU 16000000
#define BAUD 9600
#define BAUDRATE F_CPU/16/BAUD-1

//Interrupt service routine for MCP
ISR(INT4_vect){
     332:	1f 92       	push	r1
     334:	0f 92       	push	r0
     336:	0f b6       	in	r0, 0x3f	; 63
     338:	0f 92       	push	r0
     33a:	11 24       	eor	r1, r1
     33c:	0b b6       	in	r0, 0x3b	; 59
     33e:	0f 92       	push	r0
     340:	2f 93       	push	r18
     342:	3f 93       	push	r19
     344:	4f 93       	push	r20
     346:	5f 93       	push	r21
     348:	6f 93       	push	r22
     34a:	7f 93       	push	r23
     34c:	8f 93       	push	r24
     34e:	9f 93       	push	r25
     350:	af 93       	push	r26
     352:	bf 93       	push	r27
     354:	ef 93       	push	r30
     356:	ff 93       	push	r31
     358:	cf 93       	push	r28
     35a:	df 93       	push	r29
     35c:	cd b7       	in	r28, 0x3d	; 61
     35e:	de b7       	in	r29, 0x3e	; 62
     360:	2b 97       	sbiw	r28, 0x0b	; 11
     362:	de bf       	out	0x3e, r29	; 62
     364:	cd bf       	out	0x3d, r28	; 61
	//printf("\nInterrupt occurred...");
	volatile can_message recMessage = can_recieve();
     366:	ce 01       	movw	r24, r28
     368:	01 96       	adiw	r24, 0x01	; 1
     36a:	80 df       	rcall	.-256    	; 0x26c <can_recieve>
	//printf("X: %d\n Y: %d \n",(recMessage.data[0]), (recMessage.data[1]));
	servo_set(utilities_joyToServo(recMessage.data[0]));
     36c:	8c 81       	ldd	r24, Y+4	; 0x04
     36e:	77 d2       	rcall	.+1262   	; 0x85e <utilities_joyToServo>
     370:	59 d1       	rcall	.+690    	; 0x624 <servo_set>
	motor_joyControl(recMessage.data[1]);
     372:	8d 81       	ldd	r24, Y+5	; 0x05
     374:	22 d1       	rcall	.+580    	; 0x5ba <motor_joyControl>
// 	int16_t val = utilities_joyToMotor(recMessage.data[1]);
// 	
// 	printf("\nValue: %d \n", val);
	
	
}
     376:	2b 96       	adiw	r28, 0x0b	; 11
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	ff 91       	pop	r31
     388:	ef 91       	pop	r30
     38a:	bf 91       	pop	r27
     38c:	af 91       	pop	r26
     38e:	9f 91       	pop	r25
     390:	8f 91       	pop	r24
     392:	7f 91       	pop	r23
     394:	6f 91       	pop	r22
     396:	5f 91       	pop	r21
     398:	4f 91       	pop	r20
     39a:	3f 91       	pop	r19
     39c:	2f 91       	pop	r18
     39e:	0f 90       	pop	r0
     3a0:	0b be       	out	0x3b, r0	; 59
     3a2:	0f 90       	pop	r0
     3a4:	0f be       	out	0x3f, r0	; 63
     3a6:	0f 90       	pop	r0
     3a8:	1f 90       	pop	r1
     3aa:	18 95       	reti

000003ac <main>:
 
int main(void){	
     3ac:	cf 93       	push	r28
     3ae:	df 93       	push	r29
     3b0:	cd b7       	in	r28, 0x3d	; 61
     3b2:	de b7       	in	r29, 0x3e	; 62
     3b4:	66 97       	sbiw	r28, 0x16	; 22
     3b6:	0f b6       	in	r0, 0x3f	; 63
     3b8:	f8 94       	cli
     3ba:	de bf       	out	0x3e, r29	; 62
     3bc:	0f be       	out	0x3f, r0	; 63
     3be:	cd bf       	out	0x3d, r28	; 61
	UART_init(BAUDRATE);
     3c0:	87 e6       	ldi	r24, 0x67	; 103
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	37 d2       	rcall	.+1134   	; 0x834 <UART_init>
	UART_parsePrint();
     3c6:	45 d2       	rcall	.+1162   	; 0x852 <UART_parsePrint>
	can_init();
     3c8:	22 df       	rcall	.-444    	; 0x20e <can_init>
	servo_init();
     3ca:	0e d1       	rcall	.+540    	; 0x5e8 <servo_init>
	adc_init();
     3cc:	fd de       	rcall	.-518    	; 0x1c8 <adc_init>
	motor_init();
     3ce:	8f d0       	rcall	.+286    	; 0x4ee <motor_init>
	solenoid_init();
     3d0:	44 d1       	rcall	.+648    	; 0x65a <solenoid_init>
	
	
	/*  BEGIN INITIALIZATION OF INTERRUPTS */
	//Set to falling edge
	EICRB |= (1 << ISC41);
     3d2:	ea e6       	ldi	r30, 0x6A	; 106
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	80 81       	ld	r24, Z
     3d8:	82 60       	ori	r24, 0x02	; 2
     3da:	80 83       	st	Z, r24
	//Set mask
	EIMSK |= (1 << INT4);
     3dc:	ec 9a       	sbi	0x1d, 4	; 29
	//Enable interrupts - disable with cli()
	sei();
     3de:	78 94       	sei
	/*  END INITIALIZATION OF INTERRUPTS */
	 printf("Init Complete");
     3e0:	80 e6       	ldi	r24, 0x60	; 96
     3e2:	92 e0       	ldi	r25, 0x02	; 2
     3e4:	9f 93       	push	r25
     3e6:	8f 93       	push	r24
     3e8:	8b d4       	rcall	.+2326   	; 0xd00 <printf>
	
	//motor_calibrate();
	
	
	//BEGIN CAN TEST:
	volatile can_message newMessage = {
     3ea:	fe 01       	movw	r30, r28
     3ec:	31 96       	adiw	r30, 0x01	; 1
     3ee:	8b e0       	ldi	r24, 0x0B	; 11
     3f0:	df 01       	movw	r26, r30
     3f2:	1d 92       	st	X+, r1
     3f4:	8a 95       	dec	r24
     3f6:	e9 f7       	brne	.-6      	; 0x3f2 <main+0x46>
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	8b 83       	std	Y+3, r24	; 0x03
     3fc:	8a e1       	ldi	r24, 0x1A	; 26
     3fe:	8c 83       	std	Y+4, r24	; 0x04
     400:	8b e0       	ldi	r24, 0x0B	; 11
     402:	de 01       	movw	r26, r28
     404:	1c 96       	adiw	r26, 0x0c	; 12
     406:	01 90       	ld	r0, Z+
     408:	0d 92       	st	X+, r0
     40a:	8a 95       	dec	r24
     40c:	e1 f7       	brne	.-8      	; 0x406 <main+0x5a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     40e:	87 ea       	ldi	r24, 0xA7	; 167
     410:	91 e6       	ldi	r25, 0x61	; 97
     412:	01 97       	sbiw	r24, 0x01	; 1
     414:	f1 f7       	brne	.-4      	; 0x412 <main+0x66>
     416:	00 c0       	rjmp	.+0      	; 0x418 <main+0x6c>
     418:	00 00       	nop
	//can_send(&newMessage);
	_delay_ms(100);
	
	//END CAN TEST.
	
	motor_setDir(LEFT);
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	a7 d0       	rcall	.+334    	; 0x56c <motor_setDir>
	motor_setSpeed(0);
     41e:	80 e0       	ldi	r24, 0x00	; 0
     420:	b6 d0       	rcall	.+364    	; 0x58e <motor_setSpeed>
	solenoid_hit();
     422:	24 d1       	rcall	.+584    	; 0x66c <solenoid_hit>
     424:	0f 90       	pop	r0
     426:	0f 90       	pop	r0
// 		//printf("\nEncoder value: %d\n", motor_getEncoder());
// 		
// 		motor_setDir(RIGHT);
// 		motor_setSpeed(100);
// 		_delay_ms(2500);
		printf("\nIR value: %d\n", adc_read());
     428:	0f 2e       	mov	r0, r31
     42a:	fe e6       	ldi	r31, 0x6E	; 110
     42c:	ef 2e       	mov	r14, r31
     42e:	f2 e0       	ldi	r31, 0x02	; 2
     430:	ff 2e       	mov	r15, r31
     432:	f0 2d       	mov	r31, r0
		printf("\nEncoder value: %d\n", motor_getEncoder());
     434:	0d e7       	ldi	r16, 0x7D	; 125
     436:	12 e0       	ldi	r17, 0x02	; 2
// 		//printf("\nEncoder value: %d\n", motor_getEncoder());
// 		
// 		motor_setDir(RIGHT);
// 		motor_setSpeed(100);
// 		_delay_ms(2500);
		printf("\nIR value: %d\n", adc_read());
     438:	db de       	rcall	.-586    	; 0x1f0 <adc_read>
     43a:	9f 93       	push	r25
     43c:	8f 93       	push	r24
     43e:	ff 92       	push	r15
     440:	ef 92       	push	r14
     442:	5e d4       	rcall	.+2236   	; 0xd00 <printf>
		printf("\nEncoder value: %d\n", motor_getEncoder());
     444:	6d d0       	rcall	.+218    	; 0x520 <motor_getEncoder>
     446:	9f 93       	push	r25
     448:	8f 93       	push	r24
     44a:	1f 93       	push	r17
     44c:	0f 93       	push	r16
     44e:	58 d4       	rcall	.+2224   	; 0xd00 <printf>
     450:	a7 ea       	ldi	r26, 0xA7	; 167
     452:	b1 e6       	ldi	r27, 0x61	; 97
     454:	11 97       	sbiw	r26, 0x01	; 1
     456:	f1 f7       	brne	.-4      	; 0x454 <main+0xa8>
     458:	00 c0       	rjmp	.+0      	; 0x45a <main+0xae>
     45a:	00 00       	nop
     45c:	0f b6       	in	r0, 0x3f	; 63
     45e:	f8 94       	cli
     460:	de bf       	out	0x3e, r29	; 62
     462:	0f be       	out	0x3f, r0	; 63
     464:	cd bf       	out	0x3d, r28	; 61
     466:	e8 cf       	rjmp	.-48     	; 0x438 <main+0x8c>

00000468 <mcp_read>:
     468:	cf 93       	push	r28
     46a:	c8 2f       	mov	r28, r24
     46c:	2f 98       	cbi	0x05, 7	; 5
     46e:	83 e0       	ldi	r24, 0x03	; 3
     470:	17 d1       	rcall	.+558    	; 0x6a0 <spi_transmit>
     472:	8c 2f       	mov	r24, r28
     474:	15 d1       	rcall	.+554    	; 0x6a0 <spi_transmit>
     476:	80 e0       	ldi	r24, 0x00	; 0
     478:	13 d1       	rcall	.+550    	; 0x6a0 <spi_transmit>
     47a:	2f 9a       	sbi	0x05, 7	; 5
     47c:	16 d1       	rcall	.+556    	; 0x6aa <spi_read>
     47e:	cf 91       	pop	r28
     480:	08 95       	ret

00000482 <mcp_bitModify>:
     482:	1f 93       	push	r17
     484:	cf 93       	push	r28
     486:	df 93       	push	r29
     488:	18 2f       	mov	r17, r24
     48a:	d6 2f       	mov	r29, r22
     48c:	c4 2f       	mov	r28, r20
     48e:	2f 98       	cbi	0x05, 7	; 5
     490:	85 e0       	ldi	r24, 0x05	; 5
     492:	06 d1       	rcall	.+524    	; 0x6a0 <spi_transmit>
     494:	81 2f       	mov	r24, r17
     496:	04 d1       	rcall	.+520    	; 0x6a0 <spi_transmit>
     498:	8d 2f       	mov	r24, r29
     49a:	02 d1       	rcall	.+516    	; 0x6a0 <spi_transmit>
     49c:	8c 2f       	mov	r24, r28
     49e:	00 d1       	rcall	.+512    	; 0x6a0 <spi_transmit>
     4a0:	2f 9a       	sbi	0x05, 7	; 5
     4a2:	df 91       	pop	r29
     4a4:	cf 91       	pop	r28
     4a6:	1f 91       	pop	r17
     4a8:	08 95       	ret

000004aa <mcp_reset>:
     4aa:	2f 98       	cbi	0x05, 7	; 5
     4ac:	80 ec       	ldi	r24, 0xC0	; 192
     4ae:	f8 d0       	rcall	.+496    	; 0x6a0 <spi_transmit>
     4b0:	83 ec       	ldi	r24, 0xC3	; 195
     4b2:	99 e0       	ldi	r25, 0x09	; 9
     4b4:	01 97       	sbiw	r24, 0x01	; 1
     4b6:	f1 f7       	brne	.-4      	; 0x4b4 <mcp_reset+0xa>
     4b8:	00 c0       	rjmp	.+0      	; 0x4ba <mcp_reset+0x10>
     4ba:	00 00       	nop
     4bc:	2f 9a       	sbi	0x05, 7	; 5
     4be:	08 95       	ret

000004c0 <mcp_init>:
     4c0:	27 9a       	sbi	0x04, 7	; 4
     4c2:	2f 9a       	sbi	0x05, 7	; 5
     4c4:	dc d0       	rcall	.+440    	; 0x67e <spi_init>
     4c6:	f1 cf       	rjmp	.-30     	; 0x4aa <mcp_reset>
     4c8:	08 95       	ret

000004ca <motor_reset>:
}


void motor_reset(){
	//Clear PINH5 bit in PORTH register to set RST signal thus resetting the motor:
	PORTH &= ~(1 << PINH6);
     4ca:	e2 e0       	ldi	r30, 0x02	; 2
     4cc:	f1 e0       	ldi	r31, 0x01	; 1
     4ce:	80 81       	ld	r24, Z
     4d0:	8f 7b       	andi	r24, 0xBF	; 191
     4d2:	80 83       	st	Z, r24
     4d4:	89 e6       	ldi	r24, 0x69	; 105
     4d6:	98 e1       	ldi	r25, 0x18	; 24
     4d8:	01 97       	sbiw	r24, 0x01	; 1
     4da:	f1 f7       	brne	.-4      	; 0x4d8 <motor_reset+0xe>
     4dc:	00 c0       	rjmp	.+0      	; 0x4de <motor_reset+0x14>
     4de:	00 00       	nop
	_delay_ms(25); //Wait for motor to reset.
	//Set PINH5 bit in PORTH reg to clear RST signal.
	PORTH |= (1 << PINH6);
     4e0:	80 81       	ld	r24, Z
     4e2:	80 64       	ori	r24, 0x40	; 64
     4e4:	80 83       	st	Z, r24
	printf("Encoder Reset\n");
     4e6:	81 e9       	ldi	r24, 0x91	; 145
     4e8:	92 e0       	ldi	r25, 0x02	; 2
     4ea:	1b c4       	rjmp	.+2102   	; 0xd22 <puts>
     4ec:	08 95       	ret

000004ee <motor_init>:

#include "TWI_master.h"
#include "motor.h"

void motor_init(){
	TWI_Master_Initialise();
     4ee:	df d0       	rcall	.+446    	; 0x6ae <TWI_Master_Initialise>
	//Set DDHx bits in data direction register DDRH to set pin x on PORTH as output:
	DDRH |= (1 << DDH1);	//DIR pin
     4f0:	e1 e0       	ldi	r30, 0x01	; 1
     4f2:	f1 e0       	ldi	r31, 0x01	; 1
     4f4:	80 81       	ld	r24, Z
     4f6:	82 60       	ori	r24, 0x02	; 2
     4f8:	80 83       	st	Z, r24
	DDRH |= (1 << DDH3);	//SEL pin
     4fa:	80 81       	ld	r24, Z
     4fc:	88 60       	ori	r24, 0x08	; 8
     4fe:	80 83       	st	Z, r24
	DDRH |= (1 << DDH4);	//EN pin
     500:	80 81       	ld	r24, Z
     502:	80 61       	ori	r24, 0x10	; 16
     504:	80 83       	st	Z, r24
	DDRH |= (1 << DDH5);	//!0E pin
     506:	80 81       	ld	r24, Z
     508:	80 62       	ori	r24, 0x20	; 32
     50a:	80 83       	st	Z, r24
	DDRH |= (1 << DDH6);	//RST pin
     50c:	80 81       	ld	r24, Z
     50e:	80 64       	ori	r24, 0x40	; 64
     510:	80 83       	st	Z, r24
	
	
	//Set PINH4 bit in PORTH register to enable motor (PINH4 = EN pin):
	PORTH |= (1 << PINH4);
     512:	e2 e0       	ldi	r30, 0x02	; 2
     514:	f1 e0       	ldi	r31, 0x01	; 1
     516:	80 81       	ld	r24, Z
     518:	80 61       	ori	r24, 0x10	; 16
     51a:	80 83       	st	Z, r24
	
	//Reset the motor:
	motor_reset();
     51c:	d6 cf       	rjmp	.-84     	; 0x4ca <motor_reset>
     51e:	08 95       	ret

00000520 <motor_getEncoder>:

int16_t motor_getEncoder(){
	int16_t encoderVal;
	
	//Set OE low to enable encoder output:
	PORTH &= ~(1 << DDH5);
     520:	e2 e0       	ldi	r30, 0x02	; 2
     522:	f1 e0       	ldi	r31, 0x01	; 1
     524:	80 81       	ld	r24, Z
     526:	8f 7d       	andi	r24, 0xDF	; 223
     528:	80 83       	st	Z, r24
	//Set SEL low to get high byte:
	PORTH &= ~(1 << DDH3);
     52a:	80 81       	ld	r24, Z
     52c:	87 7f       	andi	r24, 0xF7	; 247
     52e:	80 83       	st	Z, r24
     530:	87 e8       	ldi	r24, 0x87	; 135
     532:	93 e1       	ldi	r25, 0x13	; 19
     534:	01 97       	sbiw	r24, 0x01	; 1
     536:	f1 f7       	brne	.-4      	; 0x534 <motor_getEncoder+0x14>
     538:	00 c0       	rjmp	.+0      	; 0x53a <motor_getEncoder+0x1a>
     53a:	00 00       	nop
	_delay_ms(20);
	encoderVal = PINK << 8; //Read high byte.
     53c:	80 91 06 01 	lds	r24, 0x0106
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	98 2f       	mov	r25, r24
     544:	88 27       	eor	r24, r24
	//Set SEL high to get low byte:
	PORTH |= (1 << DDH3);
     546:	20 81       	ld	r18, Z
     548:	28 60       	ori	r18, 0x08	; 8
     54a:	20 83       	st	Z, r18
     54c:	e7 e8       	ldi	r30, 0x87	; 135
     54e:	f3 e1       	ldi	r31, 0x13	; 19
     550:	31 97       	sbiw	r30, 0x01	; 1
     552:	f1 f7       	brne	.-4      	; 0x550 <motor_getEncoder+0x30>
     554:	00 c0       	rjmp	.+0      	; 0x556 <motor_getEncoder+0x36>
     556:	00 00       	nop
	_delay_ms(20);
	encoderVal += PINK; //Read low byte.
     558:	20 91 06 01 	lds	r18, 0x0106
	
	//Set OE high to disable encoder output:
	PORTH |= (1 << DDH5);
     55c:	e2 e0       	ldi	r30, 0x02	; 2
     55e:	f1 e0       	ldi	r31, 0x01	; 1
     560:	30 81       	ld	r19, Z
     562:	30 62       	ori	r19, 0x20	; 32
     564:	30 83       	st	Z, r19
	
	//Return encoder values:
	return encoderVal;
}
     566:	82 0f       	add	r24, r18
     568:	91 1d       	adc	r25, r1
     56a:	08 95       	ret

0000056c <motor_setDir>:


void motor_setDir(motorDir_t dir){
	switch(dir){
     56c:	88 23       	and	r24, r24
     56e:	19 f0       	breq	.+6      	; 0x576 <motor_setDir+0xa>
     570:	81 30       	cpi	r24, 0x01	; 1
     572:	39 f0       	breq	.+14     	; 0x582 <motor_setDir+0x16>
     574:	08 95       	ret
		case LEFT:
			//Clear DIR pin:
			PORTH &= ~(1 << PINH1);
     576:	e2 e0       	ldi	r30, 0x02	; 2
     578:	f1 e0       	ldi	r31, 0x01	; 1
     57a:	80 81       	ld	r24, Z
     57c:	8d 7f       	andi	r24, 0xFD	; 253
     57e:	80 83       	st	Z, r24
			break;
     580:	08 95       	ret
		case RIGHT:
			//Set DIR pin:
			PORTH |= (1 << PINH1);
     582:	e2 e0       	ldi	r30, 0x02	; 2
     584:	f1 e0       	ldi	r31, 0x01	; 1
     586:	80 81       	ld	r24, Z
     588:	82 60       	ori	r24, 0x02	; 2
     58a:	80 83       	st	Z, r24
     58c:	08 95       	ret

0000058e <motor_setSpeed>:
			break;
	}
}


void motor_setSpeed(char speed){
     58e:	cf 93       	push	r28
     590:	df 93       	push	r29
     592:	00 d0       	rcall	.+0      	; 0x594 <motor_setSpeed+0x6>
     594:	cd b7       	in	r28, 0x3d	; 61
     596:	de b7       	in	r29, 0x3e	; 62
	unsigned char twiMsg [3];
	twiMsg[0] = 0x5E;
     598:	9e e5       	ldi	r25, 0x5E	; 94
     59a:	99 83       	std	Y+1, r25	; 0x01
	twiMsg[1] = 0x00;
     59c:	1a 82       	std	Y+2, r1	; 0x02
	twiMsg[2] = speed;
     59e:	8b 83       	std	Y+3, r24	; 0x03
	
	//Wait for TWI Transciever:
	while(TWI_Transceiver_Busy());
     5a0:	90 d0       	rcall	.+288    	; 0x6c2 <TWI_Transceiver_Busy>
     5a2:	81 11       	cpse	r24, r1
     5a4:	fd cf       	rjmp	.-6      	; 0x5a0 <motor_setSpeed+0x12>
	TWI_Start_Transceiver_With_Data(twiMsg,3);
     5a6:	63 e0       	ldi	r22, 0x03	; 3
     5a8:	ce 01       	movw	r24, r28
     5aa:	01 96       	adiw	r24, 0x01	; 1
     5ac:	8e d0       	rcall	.+284    	; 0x6ca <TWI_Start_Transceiver_With_Data>
	
	
}
     5ae:	0f 90       	pop	r0
     5b0:	0f 90       	pop	r0
     5b2:	0f 90       	pop	r0
     5b4:	df 91       	pop	r29
     5b6:	cf 91       	pop	r28
     5b8:	08 95       	ret

000005ba <motor_joyControl>:
// 		motor_setSpeed(0);
// 	}
// 	
// }

void motor_joyControl(uint8_t rawJoyVal) {
     5ba:	cf 93       	push	r28
     5bc:	c8 2f       	mov	r28, r24
	if(rawJoyVal < 123) {
     5be:	8b 37       	cpi	r24, 0x7B	; 123
     5c0:	30 f4       	brcc	.+12     	; 0x5ce <motor_joyControl+0x14>
		motor_setDir(RIGHT);
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	d3 df       	rcall	.-90     	; 0x56c <motor_setDir>
		motor_setSpeed(rawJoyVal*2);
     5c6:	8c 2f       	mov	r24, r28
     5c8:	88 0f       	add	r24, r24
     5ca:	e1 df       	rcall	.-62     	; 0x58e <motor_setSpeed>
     5cc:	0b c0       	rjmp	.+22     	; 0x5e4 <motor_joyControl+0x2a>
	}
	else if (rawJoyVal > 133) {
     5ce:	86 38       	cpi	r24, 0x86	; 134
     5d0:	38 f0       	brcs	.+14     	; 0x5e0 <motor_joyControl+0x26>
		motor_setDir(LEFT);
     5d2:	80 e0       	ldi	r24, 0x00	; 0
     5d4:	cb df       	rcall	.-106    	; 0x56c <motor_setDir>
		motor_setSpeed((rawJoyVal-133)*2);
     5d6:	8c 2f       	mov	r24, r28
     5d8:	88 0f       	add	r24, r24
     5da:	8a 50       	subi	r24, 0x0A	; 10
     5dc:	d8 df       	rcall	.-80     	; 0x58e <motor_setSpeed>
     5de:	02 c0       	rjmp	.+4      	; 0x5e4 <motor_joyControl+0x2a>
	}
	else {
		motor_setSpeed(0);
     5e0:	80 e0       	ldi	r24, 0x00	; 0
     5e2:	d5 df       	rcall	.-86     	; 0x58e <motor_setSpeed>
	}
	
}
     5e4:	cf 91       	pop	r28
     5e6:	08 95       	ret

000005e8 <servo_init>:
     5e8:	25 9a       	sbi	0x04, 5	; 4
     5ea:	e1 e8       	ldi	r30, 0x81	; 129
     5ec:	f0 e0       	ldi	r31, 0x00	; 0
     5ee:	80 81       	ld	r24, Z
     5f0:	82 60       	ori	r24, 0x02	; 2
     5f2:	80 83       	st	Z, r24
     5f4:	a0 e8       	ldi	r26, 0x80	; 128
     5f6:	b0 e0       	ldi	r27, 0x00	; 0
     5f8:	8c 91       	ld	r24, X
     5fa:	80 68       	ori	r24, 0x80	; 128
     5fc:	8c 93       	st	X, r24
     5fe:	8c 91       	ld	r24, X
     600:	82 60       	ori	r24, 0x02	; 2
     602:	8c 93       	st	X, r24
     604:	80 81       	ld	r24, Z
     606:	88 61       	ori	r24, 0x18	; 24
     608:	80 83       	st	Z, r24
     60a:	8f e3       	ldi	r24, 0x3F	; 63
     60c:	9c e9       	ldi	r25, 0x9C	; 156
     60e:	90 93 87 00 	sts	0x0087, r25
     612:	80 93 86 00 	sts	0x0086, r24
     616:	88 eb       	ldi	r24, 0xB8	; 184
     618:	9b e0       	ldi	r25, 0x0B	; 11
     61a:	90 93 89 00 	sts	0x0089, r25
     61e:	80 93 88 00 	sts	0x0088, r24
     622:	08 95       	ret

00000624 <servo_set>:
     624:	80 3d       	cpi	r24, 0xD0	; 208
     626:	27 e0       	ldi	r18, 0x07	; 7
     628:	92 07       	cpc	r25, r18
     62a:	38 f4       	brcc	.+14     	; 0x63a <servo_set+0x16>
     62c:	80 ed       	ldi	r24, 0xD0	; 208
     62e:	97 e0       	ldi	r25, 0x07	; 7
     630:	90 93 89 00 	sts	0x0089, r25
     634:	80 93 88 00 	sts	0x0088, r24
     638:	08 95       	ret
     63a:	8d 33       	cpi	r24, 0x3D	; 61
     63c:	2f e0       	ldi	r18, 0x0F	; 15
     63e:	92 07       	cpc	r25, r18
     640:	38 f0       	brcs	.+14     	; 0x650 <servo_set+0x2c>
     642:	8c e3       	ldi	r24, 0x3C	; 60
     644:	9f e0       	ldi	r25, 0x0F	; 15
     646:	90 93 89 00 	sts	0x0089, r25
     64a:	80 93 88 00 	sts	0x0088, r24
     64e:	08 95       	ret
     650:	90 93 89 00 	sts	0x0089, r25
     654:	80 93 88 00 	sts	0x0088, r24
     658:	08 95       	ret

0000065a <solenoid_init>:
     65a:	81 9a       	sbi	0x10, 1	; 16
     65c:	89 eb       	ldi	r24, 0xB9	; 185
     65e:	92 e0       	ldi	r25, 0x02	; 2
     660:	9f 93       	push	r25
     662:	8f 93       	push	r24
     664:	4d d3       	rcall	.+1690   	; 0xd00 <printf>
     666:	0f 90       	pop	r0
     668:	0f 90       	pop	r0
     66a:	08 95       	ret

0000066c <solenoid_hit>:
     66c:	89 9a       	sbi	0x11, 1	; 17
     66e:	89 ef       	ldi	r24, 0xF9	; 249
     670:	90 e0       	ldi	r25, 0x00	; 0
     672:	01 97       	sbiw	r24, 0x01	; 1
     674:	f1 f7       	brne	.-4      	; 0x672 <solenoid_hit+0x6>
     676:	00 c0       	rjmp	.+0      	; 0x678 <solenoid_hit+0xc>
     678:	00 00       	nop
     67a:	89 98       	cbi	0x11, 1	; 17
     67c:	08 95       	ret

0000067e <spi_init>:
#include <avr/io.h>


void spi_init(){
	// set data direction on SPI pins
	DDRB |= (1 << DDB1)|(1 << DDB2);
     67e:	84 b1       	in	r24, 0x04	; 4
     680:	86 60       	ori	r24, 0x06	; 6
     682:	84 b9       	out	0x04, r24	; 4
	
	// Chip select pin set high:
	DDRB |= (1 << DDB0)|(1<<DDB7);
     684:	84 b1       	in	r24, 0x04	; 4
     686:	81 68       	ori	r24, 0x81	; 129
     688:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << DDB0);
     68a:	28 9a       	sbi	0x05, 0	; 5
	
	// Set mode to "Master"
	SPCR |= (1 << MSTR);
     68c:	8c b5       	in	r24, 0x2c	; 44
     68e:	80 61       	ori	r24, 0x10	; 16
     690:	8c bd       	out	0x2c, r24	; 44
	// Set clock rate to fck/16
	SPCR |= (1 << SPR0);
     692:	8c b5       	in	r24, 0x2c	; 44
     694:	81 60       	ori	r24, 0x01	; 1
     696:	8c bd       	out	0x2c, r24	; 44
	// Enable SPI
	SPCR |= (1 << SPE);
     698:	8c b5       	in	r24, 0x2c	; 44
     69a:	80 64       	ori	r24, 0x40	; 64
     69c:	8c bd       	out	0x2c, r24	; 44
     69e:	08 95       	ret

000006a0 <spi_transmit>:


void spi_transmit(char data){
	
	// Inputs data, start transmission
	SPDR = data;
     6a0:	8e bd       	out	0x2e, r24	; 46
	
	// Checks transmission complete flag
	while(!(SPSR & (1 << SPIF))){}
     6a2:	0d b4       	in	r0, 0x2d	; 45
     6a4:	07 fe       	sbrs	r0, 7
     6a6:	fd cf       	rjmp	.-6      	; 0x6a2 <spi_transmit+0x2>
	
}
     6a8:	08 95       	ret

000006aa <spi_read>:

char spi_read(){
	return SPDR;
     6aa:	8e b5       	in	r24, 0x2e	; 46
}
     6ac:	08 95       	ret

000006ae <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     6ae:	8c e0       	ldi	r24, 0x0C	; 12
     6b0:	80 93 b8 00 	sts	0x00B8, r24
     6b4:	8f ef       	ldi	r24, 0xFF	; 255
     6b6:	80 93 bb 00 	sts	0x00BB, r24
     6ba:	84 e0       	ldi	r24, 0x04	; 4
     6bc:	80 93 bc 00 	sts	0x00BC, r24
     6c0:	08 95       	ret

000006c2 <TWI_Transceiver_Busy>:
     6c2:	80 91 bc 00 	lds	r24, 0x00BC
     6c6:	81 70       	andi	r24, 0x01	; 1
     6c8:	08 95       	ret

000006ca <TWI_Start_Transceiver_With_Data>:
     6ca:	ec eb       	ldi	r30, 0xBC	; 188
     6cc:	f0 e0       	ldi	r31, 0x00	; 0
     6ce:	20 81       	ld	r18, Z
     6d0:	20 fd       	sbrc	r18, 0
     6d2:	fd cf       	rjmp	.-6      	; 0x6ce <TWI_Start_Transceiver_With_Data+0x4>
     6d4:	60 93 ca 02 	sts	0x02CA, r22
     6d8:	fc 01       	movw	r30, r24
     6da:	20 81       	ld	r18, Z
     6dc:	20 93 cb 02 	sts	0x02CB, r18
     6e0:	20 fd       	sbrc	r18, 0
     6e2:	0c c0       	rjmp	.+24     	; 0x6fc <TWI_Start_Transceiver_With_Data+0x32>
     6e4:	62 30       	cpi	r22, 0x02	; 2
     6e6:	50 f0       	brcs	.+20     	; 0x6fc <TWI_Start_Transceiver_With_Data+0x32>
     6e8:	dc 01       	movw	r26, r24
     6ea:	11 96       	adiw	r26, 0x01	; 1
     6ec:	ec ec       	ldi	r30, 0xCC	; 204
     6ee:	f2 e0       	ldi	r31, 0x02	; 2
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	9d 91       	ld	r25, X+
     6f4:	91 93       	st	Z+, r25
     6f6:	8f 5f       	subi	r24, 0xFF	; 255
     6f8:	86 13       	cpse	r24, r22
     6fa:	fb cf       	rjmp	.-10     	; 0x6f2 <TWI_Start_Transceiver_With_Data+0x28>
     6fc:	10 92 c9 02 	sts	0x02C9, r1
     700:	88 ef       	ldi	r24, 0xF8	; 248
     702:	80 93 06 02 	sts	0x0206, r24
     706:	85 ea       	ldi	r24, 0xA5	; 165
     708:	80 93 bc 00 	sts	0x00BC, r24
     70c:	08 95       	ret

0000070e <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect  Removes to comply with interrupts
ISR(TWI_vect)
{
     70e:	1f 92       	push	r1
     710:	0f 92       	push	r0
     712:	0f b6       	in	r0, 0x3f	; 63
     714:	0f 92       	push	r0
     716:	11 24       	eor	r1, r1
     718:	0b b6       	in	r0, 0x3b	; 59
     71a:	0f 92       	push	r0
     71c:	2f 93       	push	r18
     71e:	3f 93       	push	r19
     720:	8f 93       	push	r24
     722:	9f 93       	push	r25
     724:	af 93       	push	r26
     726:	bf 93       	push	r27
     728:	ef 93       	push	r30
     72a:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     72c:	80 91 b9 00 	lds	r24, 0x00B9
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	fc 01       	movw	r30, r24
     734:	38 97       	sbiw	r30, 0x08	; 8
     736:	e1 35       	cpi	r30, 0x51	; 81
     738:	f1 05       	cpc	r31, r1
     73a:	08 f0       	brcs	.+2      	; 0x73e <__vector_39+0x30>
     73c:	55 c0       	rjmp	.+170    	; 0x7e8 <__vector_39+0xda>
     73e:	ee 58       	subi	r30, 0x8E	; 142
     740:	ff 4f       	sbci	r31, 0xFF	; 255
     742:	8e c2       	rjmp	.+1308   	; 0xc60 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     744:	10 92 c8 02 	sts	0x02C8, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     748:	e0 91 c8 02 	lds	r30, 0x02C8
     74c:	80 91 ca 02 	lds	r24, 0x02CA
     750:	e8 17       	cp	r30, r24
     752:	70 f4       	brcc	.+28     	; 0x770 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     754:	81 e0       	ldi	r24, 0x01	; 1
     756:	8e 0f       	add	r24, r30
     758:	80 93 c8 02 	sts	0x02C8, r24
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	e5 53       	subi	r30, 0x35	; 53
     760:	fd 4f       	sbci	r31, 0xFD	; 253
     762:	80 81       	ld	r24, Z
     764:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     768:	85 e8       	ldi	r24, 0x85	; 133
     76a:	80 93 bc 00 	sts	0x00BC, r24
     76e:	43 c0       	rjmp	.+134    	; 0x7f6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     770:	80 91 c9 02 	lds	r24, 0x02C9
     774:	81 60       	ori	r24, 0x01	; 1
     776:	80 93 c9 02 	sts	0x02C9, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     77a:	84 e9       	ldi	r24, 0x94	; 148
     77c:	80 93 bc 00 	sts	0x00BC, r24
     780:	3a c0       	rjmp	.+116    	; 0x7f6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     782:	e0 91 c8 02 	lds	r30, 0x02C8
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	8e 0f       	add	r24, r30
     78a:	80 93 c8 02 	sts	0x02C8, r24
     78e:	80 91 bb 00 	lds	r24, 0x00BB
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	e5 53       	subi	r30, 0x35	; 53
     796:	fd 4f       	sbci	r31, 0xFD	; 253
     798:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     79a:	20 91 c8 02 	lds	r18, 0x02C8
     79e:	30 e0       	ldi	r19, 0x00	; 0
     7a0:	80 91 ca 02 	lds	r24, 0x02CA
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	01 97       	sbiw	r24, 0x01	; 1
     7a8:	28 17       	cp	r18, r24
     7aa:	39 07       	cpc	r19, r25
     7ac:	24 f4       	brge	.+8      	; 0x7b6 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7ae:	85 ec       	ldi	r24, 0xC5	; 197
     7b0:	80 93 bc 00 	sts	0x00BC, r24
     7b4:	20 c0       	rjmp	.+64     	; 0x7f6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7b6:	85 e8       	ldi	r24, 0x85	; 133
     7b8:	80 93 bc 00 	sts	0x00BC, r24
     7bc:	1c c0       	rjmp	.+56     	; 0x7f6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     7be:	80 91 bb 00 	lds	r24, 0x00BB
     7c2:	e0 91 c8 02 	lds	r30, 0x02C8
     7c6:	f0 e0       	ldi	r31, 0x00	; 0
     7c8:	e5 53       	subi	r30, 0x35	; 53
     7ca:	fd 4f       	sbci	r31, 0xFD	; 253
     7cc:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7ce:	80 91 c9 02 	lds	r24, 0x02C9
     7d2:	81 60       	ori	r24, 0x01	; 1
     7d4:	80 93 c9 02 	sts	0x02C9, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7d8:	84 e9       	ldi	r24, 0x94	; 148
     7da:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     7de:	0b c0       	rjmp	.+22     	; 0x7f6 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7e0:	85 ea       	ldi	r24, 0xA5	; 165
     7e2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     7e6:	07 c0       	rjmp	.+14     	; 0x7f6 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     7e8:	80 91 b9 00 	lds	r24, 0x00B9
     7ec:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     7f0:	84 e0       	ldi	r24, 0x04	; 4
     7f2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     7f6:	ff 91       	pop	r31
     7f8:	ef 91       	pop	r30
     7fa:	bf 91       	pop	r27
     7fc:	af 91       	pop	r26
     7fe:	9f 91       	pop	r25
     800:	8f 91       	pop	r24
     802:	3f 91       	pop	r19
     804:	2f 91       	pop	r18
     806:	0f 90       	pop	r0
     808:	0b be       	out	0x3b, r0	; 59
     80a:	0f 90       	pop	r0
     80c:	0f be       	out	0x3f, r0	; 63
     80e:	0f 90       	pop	r0
     810:	1f 90       	pop	r1
     812:	18 95       	reti

00000814 <UART_recieve>:
     814:	e0 ec       	ldi	r30, 0xC0	; 192
     816:	f0 e0       	ldi	r31, 0x00	; 0
     818:	80 81       	ld	r24, Z
     81a:	88 23       	and	r24, r24
     81c:	ec f7       	brge	.-6      	; 0x818 <UART_recieve+0x4>
     81e:	80 91 c6 00 	lds	r24, 0x00C6
     822:	08 95       	ret

00000824 <UART_transmit>:
     824:	e0 ec       	ldi	r30, 0xC0	; 192
     826:	f0 e0       	ldi	r31, 0x00	; 0
     828:	90 81       	ld	r25, Z
     82a:	95 ff       	sbrs	r25, 5
     82c:	fd cf       	rjmp	.-6      	; 0x828 <UART_transmit+0x4>
     82e:	80 93 c6 00 	sts	0x00C6, r24
     832:	08 95       	ret

00000834 <UART_init>:
     834:	90 93 c5 00 	sts	0x00C5, r25
     838:	80 93 c4 00 	sts	0x00C4, r24
     83c:	e1 ec       	ldi	r30, 0xC1	; 193
     83e:	f0 e0       	ldi	r31, 0x00	; 0
     840:	80 81       	ld	r24, Z
     842:	88 61       	ori	r24, 0x18	; 24
     844:	80 83       	st	Z, r24
     846:	e2 ec       	ldi	r30, 0xC2	; 194
     848:	f0 e0       	ldi	r31, 0x00	; 0
     84a:	80 81       	ld	r24, Z
     84c:	86 60       	ori	r24, 0x06	; 6
     84e:	80 83       	st	Z, r24
     850:	08 95       	ret

00000852 <UART_parsePrint>:
     852:	6a e0       	ldi	r22, 0x0A	; 10
     854:	74 e0       	ldi	r23, 0x04	; 4
     856:	82 e1       	ldi	r24, 0x12	; 18
     858:	94 e0       	ldi	r25, 0x04	; 4
     85a:	08 c2       	rjmp	.+1040   	; 0xc6c <fdevopen>
     85c:	08 95       	ret

0000085e <utilities_joyToServo>:

#include "servo.h"

uint16_t utilities_joyToServo(uint8_t joyVal) {
	//switch to math without integers
	double newVal = (double)joyVal;
     85e:	68 2f       	mov	r22, r24
     860:	70 e0       	ldi	r23, 0x00	; 0
     862:	80 e0       	ldi	r24, 0x00	; 0
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	0b d1       	rcall	.+534    	; 0xa7e <__floatunsisf>
	
	//Go from 0-255 -> 0-1
	newVal /= 255;
     868:	20 e0       	ldi	r18, 0x00	; 0
     86a:	30 e0       	ldi	r19, 0x00	; 0
     86c:	4f e7       	ldi	r20, 0x7F	; 127
     86e:	53 e4       	ldi	r21, 0x43	; 67
     870:	72 d0       	rcall	.+228    	; 0x956 <__divsf3>
	
	//Go from 0-1 -> 0-(HIGH_VAL-LOW_VAL)
	newVal *= (HIGH_VAL-LOW_VAL);
     872:	20 e0       	ldi	r18, 0x00	; 0
     874:	30 e8       	ldi	r19, 0x80	; 128
     876:	4d ee       	ldi	r20, 0xED	; 237
     878:	54 e4       	ldi	r21, 0x44	; 68
     87a:	8f d1       	rcall	.+798    	; 0xb9a <__mulsf3>
	
	//Go from 0-(HIGH_VAL-LOW_VAL) -> LOW_VAL-HIGH_VAL
	newVal += LOW_VAL;
     87c:	20 e0       	ldi	r18, 0x00	; 0
     87e:	30 e0       	ldi	r19, 0x00	; 0
     880:	4a ef       	ldi	r20, 0xFA	; 250
     882:	54 e4       	ldi	r21, 0x44	; 68
     884:	04 d0       	rcall	.+8      	; 0x88e <__addsf3>
	
	return (uint16_t)newVal;
     886:	cf d0       	rcall	.+414    	; 0xa26 <__fixunssfsi>
}
     888:	cb 01       	movw	r24, r22
     88a:	08 95       	ret

0000088c <__subsf3>:
     88c:	50 58       	subi	r21, 0x80	; 128

0000088e <__addsf3>:
     88e:	bb 27       	eor	r27, r27
     890:	aa 27       	eor	r26, r26
     892:	0e d0       	rcall	.+28     	; 0x8b0 <__addsf3x>
     894:	48 c1       	rjmp	.+656    	; 0xb26 <__fp_round>
     896:	39 d1       	rcall	.+626    	; 0xb0a <__fp_pscA>
     898:	30 f0       	brcs	.+12     	; 0x8a6 <__addsf3+0x18>
     89a:	3e d1       	rcall	.+636    	; 0xb18 <__fp_pscB>
     89c:	20 f0       	brcs	.+8      	; 0x8a6 <__addsf3+0x18>
     89e:	31 f4       	brne	.+12     	; 0x8ac <__addsf3+0x1e>
     8a0:	9f 3f       	cpi	r25, 0xFF	; 255
     8a2:	11 f4       	brne	.+4      	; 0x8a8 <__addsf3+0x1a>
     8a4:	1e f4       	brtc	.+6      	; 0x8ac <__addsf3+0x1e>
     8a6:	2e c1       	rjmp	.+604    	; 0xb04 <__fp_nan>
     8a8:	0e f4       	brtc	.+2      	; 0x8ac <__addsf3+0x1e>
     8aa:	e0 95       	com	r30
     8ac:	e7 fb       	bst	r30, 7
     8ae:	24 c1       	rjmp	.+584    	; 0xaf8 <__fp_inf>

000008b0 <__addsf3x>:
     8b0:	e9 2f       	mov	r30, r25
     8b2:	4a d1       	rcall	.+660    	; 0xb48 <__fp_split3>
     8b4:	80 f3       	brcs	.-32     	; 0x896 <__addsf3+0x8>
     8b6:	ba 17       	cp	r27, r26
     8b8:	62 07       	cpc	r22, r18
     8ba:	73 07       	cpc	r23, r19
     8bc:	84 07       	cpc	r24, r20
     8be:	95 07       	cpc	r25, r21
     8c0:	18 f0       	brcs	.+6      	; 0x8c8 <__addsf3x+0x18>
     8c2:	71 f4       	brne	.+28     	; 0x8e0 <__addsf3x+0x30>
     8c4:	9e f5       	brtc	.+102    	; 0x92c <__addsf3x+0x7c>
     8c6:	62 c1       	rjmp	.+708    	; 0xb8c <__fp_zero>
     8c8:	0e f4       	brtc	.+2      	; 0x8cc <__addsf3x+0x1c>
     8ca:	e0 95       	com	r30
     8cc:	0b 2e       	mov	r0, r27
     8ce:	ba 2f       	mov	r27, r26
     8d0:	a0 2d       	mov	r26, r0
     8d2:	0b 01       	movw	r0, r22
     8d4:	b9 01       	movw	r22, r18
     8d6:	90 01       	movw	r18, r0
     8d8:	0c 01       	movw	r0, r24
     8da:	ca 01       	movw	r24, r20
     8dc:	a0 01       	movw	r20, r0
     8de:	11 24       	eor	r1, r1
     8e0:	ff 27       	eor	r31, r31
     8e2:	59 1b       	sub	r21, r25
     8e4:	99 f0       	breq	.+38     	; 0x90c <__addsf3x+0x5c>
     8e6:	59 3f       	cpi	r21, 0xF9	; 249
     8e8:	50 f4       	brcc	.+20     	; 0x8fe <__addsf3x+0x4e>
     8ea:	50 3e       	cpi	r21, 0xE0	; 224
     8ec:	68 f1       	brcs	.+90     	; 0x948 <__addsf3x+0x98>
     8ee:	1a 16       	cp	r1, r26
     8f0:	f0 40       	sbci	r31, 0x00	; 0
     8f2:	a2 2f       	mov	r26, r18
     8f4:	23 2f       	mov	r18, r19
     8f6:	34 2f       	mov	r19, r20
     8f8:	44 27       	eor	r20, r20
     8fa:	58 5f       	subi	r21, 0xF8	; 248
     8fc:	f3 cf       	rjmp	.-26     	; 0x8e4 <__addsf3x+0x34>
     8fe:	46 95       	lsr	r20
     900:	37 95       	ror	r19
     902:	27 95       	ror	r18
     904:	a7 95       	ror	r26
     906:	f0 40       	sbci	r31, 0x00	; 0
     908:	53 95       	inc	r21
     90a:	c9 f7       	brne	.-14     	; 0x8fe <__addsf3x+0x4e>
     90c:	7e f4       	brtc	.+30     	; 0x92c <__addsf3x+0x7c>
     90e:	1f 16       	cp	r1, r31
     910:	ba 0b       	sbc	r27, r26
     912:	62 0b       	sbc	r22, r18
     914:	73 0b       	sbc	r23, r19
     916:	84 0b       	sbc	r24, r20
     918:	ba f0       	brmi	.+46     	; 0x948 <__addsf3x+0x98>
     91a:	91 50       	subi	r25, 0x01	; 1
     91c:	a1 f0       	breq	.+40     	; 0x946 <__addsf3x+0x96>
     91e:	ff 0f       	add	r31, r31
     920:	bb 1f       	adc	r27, r27
     922:	66 1f       	adc	r22, r22
     924:	77 1f       	adc	r23, r23
     926:	88 1f       	adc	r24, r24
     928:	c2 f7       	brpl	.-16     	; 0x91a <__addsf3x+0x6a>
     92a:	0e c0       	rjmp	.+28     	; 0x948 <__addsf3x+0x98>
     92c:	ba 0f       	add	r27, r26
     92e:	62 1f       	adc	r22, r18
     930:	73 1f       	adc	r23, r19
     932:	84 1f       	adc	r24, r20
     934:	48 f4       	brcc	.+18     	; 0x948 <__addsf3x+0x98>
     936:	87 95       	ror	r24
     938:	77 95       	ror	r23
     93a:	67 95       	ror	r22
     93c:	b7 95       	ror	r27
     93e:	f7 95       	ror	r31
     940:	9e 3f       	cpi	r25, 0xFE	; 254
     942:	08 f0       	brcs	.+2      	; 0x946 <__addsf3x+0x96>
     944:	b3 cf       	rjmp	.-154    	; 0x8ac <__addsf3+0x1e>
     946:	93 95       	inc	r25
     948:	88 0f       	add	r24, r24
     94a:	08 f0       	brcs	.+2      	; 0x94e <__addsf3x+0x9e>
     94c:	99 27       	eor	r25, r25
     94e:	ee 0f       	add	r30, r30
     950:	97 95       	ror	r25
     952:	87 95       	ror	r24
     954:	08 95       	ret

00000956 <__divsf3>:
     956:	0c d0       	rcall	.+24     	; 0x970 <__divsf3x>
     958:	e6 c0       	rjmp	.+460    	; 0xb26 <__fp_round>
     95a:	de d0       	rcall	.+444    	; 0xb18 <__fp_pscB>
     95c:	40 f0       	brcs	.+16     	; 0x96e <__divsf3+0x18>
     95e:	d5 d0       	rcall	.+426    	; 0xb0a <__fp_pscA>
     960:	30 f0       	brcs	.+12     	; 0x96e <__divsf3+0x18>
     962:	21 f4       	brne	.+8      	; 0x96c <__divsf3+0x16>
     964:	5f 3f       	cpi	r21, 0xFF	; 255
     966:	19 f0       	breq	.+6      	; 0x96e <__divsf3+0x18>
     968:	c7 c0       	rjmp	.+398    	; 0xaf8 <__fp_inf>
     96a:	51 11       	cpse	r21, r1
     96c:	10 c1       	rjmp	.+544    	; 0xb8e <__fp_szero>
     96e:	ca c0       	rjmp	.+404    	; 0xb04 <__fp_nan>

00000970 <__divsf3x>:
     970:	eb d0       	rcall	.+470    	; 0xb48 <__fp_split3>
     972:	98 f3       	brcs	.-26     	; 0x95a <__divsf3+0x4>

00000974 <__divsf3_pse>:
     974:	99 23       	and	r25, r25
     976:	c9 f3       	breq	.-14     	; 0x96a <__divsf3+0x14>
     978:	55 23       	and	r21, r21
     97a:	b1 f3       	breq	.-20     	; 0x968 <__divsf3+0x12>
     97c:	95 1b       	sub	r25, r21
     97e:	55 0b       	sbc	r21, r21
     980:	bb 27       	eor	r27, r27
     982:	aa 27       	eor	r26, r26
     984:	62 17       	cp	r22, r18
     986:	73 07       	cpc	r23, r19
     988:	84 07       	cpc	r24, r20
     98a:	38 f0       	brcs	.+14     	; 0x99a <__divsf3_pse+0x26>
     98c:	9f 5f       	subi	r25, 0xFF	; 255
     98e:	5f 4f       	sbci	r21, 0xFF	; 255
     990:	22 0f       	add	r18, r18
     992:	33 1f       	adc	r19, r19
     994:	44 1f       	adc	r20, r20
     996:	aa 1f       	adc	r26, r26
     998:	a9 f3       	breq	.-22     	; 0x984 <__divsf3_pse+0x10>
     99a:	33 d0       	rcall	.+102    	; 0xa02 <__divsf3_pse+0x8e>
     99c:	0e 2e       	mov	r0, r30
     99e:	3a f0       	brmi	.+14     	; 0x9ae <__divsf3_pse+0x3a>
     9a0:	e0 e8       	ldi	r30, 0x80	; 128
     9a2:	30 d0       	rcall	.+96     	; 0xa04 <__divsf3_pse+0x90>
     9a4:	91 50       	subi	r25, 0x01	; 1
     9a6:	50 40       	sbci	r21, 0x00	; 0
     9a8:	e6 95       	lsr	r30
     9aa:	00 1c       	adc	r0, r0
     9ac:	ca f7       	brpl	.-14     	; 0x9a0 <__divsf3_pse+0x2c>
     9ae:	29 d0       	rcall	.+82     	; 0xa02 <__divsf3_pse+0x8e>
     9b0:	fe 2f       	mov	r31, r30
     9b2:	27 d0       	rcall	.+78     	; 0xa02 <__divsf3_pse+0x8e>
     9b4:	66 0f       	add	r22, r22
     9b6:	77 1f       	adc	r23, r23
     9b8:	88 1f       	adc	r24, r24
     9ba:	bb 1f       	adc	r27, r27
     9bc:	26 17       	cp	r18, r22
     9be:	37 07       	cpc	r19, r23
     9c0:	48 07       	cpc	r20, r24
     9c2:	ab 07       	cpc	r26, r27
     9c4:	b0 e8       	ldi	r27, 0x80	; 128
     9c6:	09 f0       	breq	.+2      	; 0x9ca <__divsf3_pse+0x56>
     9c8:	bb 0b       	sbc	r27, r27
     9ca:	80 2d       	mov	r24, r0
     9cc:	bf 01       	movw	r22, r30
     9ce:	ff 27       	eor	r31, r31
     9d0:	93 58       	subi	r25, 0x83	; 131
     9d2:	5f 4f       	sbci	r21, 0xFF	; 255
     9d4:	2a f0       	brmi	.+10     	; 0x9e0 <__divsf3_pse+0x6c>
     9d6:	9e 3f       	cpi	r25, 0xFE	; 254
     9d8:	51 05       	cpc	r21, r1
     9da:	68 f0       	brcs	.+26     	; 0x9f6 <__divsf3_pse+0x82>
     9dc:	8d c0       	rjmp	.+282    	; 0xaf8 <__fp_inf>
     9de:	d7 c0       	rjmp	.+430    	; 0xb8e <__fp_szero>
     9e0:	5f 3f       	cpi	r21, 0xFF	; 255
     9e2:	ec f3       	brlt	.-6      	; 0x9de <__divsf3_pse+0x6a>
     9e4:	98 3e       	cpi	r25, 0xE8	; 232
     9e6:	dc f3       	brlt	.-10     	; 0x9de <__divsf3_pse+0x6a>
     9e8:	86 95       	lsr	r24
     9ea:	77 95       	ror	r23
     9ec:	67 95       	ror	r22
     9ee:	b7 95       	ror	r27
     9f0:	f7 95       	ror	r31
     9f2:	9f 5f       	subi	r25, 0xFF	; 255
     9f4:	c9 f7       	brne	.-14     	; 0x9e8 <__divsf3_pse+0x74>
     9f6:	88 0f       	add	r24, r24
     9f8:	91 1d       	adc	r25, r1
     9fa:	96 95       	lsr	r25
     9fc:	87 95       	ror	r24
     9fe:	97 f9       	bld	r25, 7
     a00:	08 95       	ret
     a02:	e1 e0       	ldi	r30, 0x01	; 1
     a04:	66 0f       	add	r22, r22
     a06:	77 1f       	adc	r23, r23
     a08:	88 1f       	adc	r24, r24
     a0a:	bb 1f       	adc	r27, r27
     a0c:	62 17       	cp	r22, r18
     a0e:	73 07       	cpc	r23, r19
     a10:	84 07       	cpc	r24, r20
     a12:	ba 07       	cpc	r27, r26
     a14:	20 f0       	brcs	.+8      	; 0xa1e <__divsf3_pse+0xaa>
     a16:	62 1b       	sub	r22, r18
     a18:	73 0b       	sbc	r23, r19
     a1a:	84 0b       	sbc	r24, r20
     a1c:	ba 0b       	sbc	r27, r26
     a1e:	ee 1f       	adc	r30, r30
     a20:	88 f7       	brcc	.-30     	; 0xa04 <__divsf3_pse+0x90>
     a22:	e0 95       	com	r30
     a24:	08 95       	ret

00000a26 <__fixunssfsi>:
     a26:	98 d0       	rcall	.+304    	; 0xb58 <__fp_splitA>
     a28:	88 f0       	brcs	.+34     	; 0xa4c <__fixunssfsi+0x26>
     a2a:	9f 57       	subi	r25, 0x7F	; 127
     a2c:	90 f0       	brcs	.+36     	; 0xa52 <__fixunssfsi+0x2c>
     a2e:	b9 2f       	mov	r27, r25
     a30:	99 27       	eor	r25, r25
     a32:	b7 51       	subi	r27, 0x17	; 23
     a34:	a0 f0       	brcs	.+40     	; 0xa5e <__fixunssfsi+0x38>
     a36:	d1 f0       	breq	.+52     	; 0xa6c <__fixunssfsi+0x46>
     a38:	66 0f       	add	r22, r22
     a3a:	77 1f       	adc	r23, r23
     a3c:	88 1f       	adc	r24, r24
     a3e:	99 1f       	adc	r25, r25
     a40:	1a f0       	brmi	.+6      	; 0xa48 <__fixunssfsi+0x22>
     a42:	ba 95       	dec	r27
     a44:	c9 f7       	brne	.-14     	; 0xa38 <__fixunssfsi+0x12>
     a46:	12 c0       	rjmp	.+36     	; 0xa6c <__fixunssfsi+0x46>
     a48:	b1 30       	cpi	r27, 0x01	; 1
     a4a:	81 f0       	breq	.+32     	; 0xa6c <__fixunssfsi+0x46>
     a4c:	9f d0       	rcall	.+318    	; 0xb8c <__fp_zero>
     a4e:	b1 e0       	ldi	r27, 0x01	; 1
     a50:	08 95       	ret
     a52:	9c c0       	rjmp	.+312    	; 0xb8c <__fp_zero>
     a54:	67 2f       	mov	r22, r23
     a56:	78 2f       	mov	r23, r24
     a58:	88 27       	eor	r24, r24
     a5a:	b8 5f       	subi	r27, 0xF8	; 248
     a5c:	39 f0       	breq	.+14     	; 0xa6c <__fixunssfsi+0x46>
     a5e:	b9 3f       	cpi	r27, 0xF9	; 249
     a60:	cc f3       	brlt	.-14     	; 0xa54 <__fixunssfsi+0x2e>
     a62:	86 95       	lsr	r24
     a64:	77 95       	ror	r23
     a66:	67 95       	ror	r22
     a68:	b3 95       	inc	r27
     a6a:	d9 f7       	brne	.-10     	; 0xa62 <__fixunssfsi+0x3c>
     a6c:	3e f4       	brtc	.+14     	; 0xa7c <__fixunssfsi+0x56>
     a6e:	90 95       	com	r25
     a70:	80 95       	com	r24
     a72:	70 95       	com	r23
     a74:	61 95       	neg	r22
     a76:	7f 4f       	sbci	r23, 0xFF	; 255
     a78:	8f 4f       	sbci	r24, 0xFF	; 255
     a7a:	9f 4f       	sbci	r25, 0xFF	; 255
     a7c:	08 95       	ret

00000a7e <__floatunsisf>:
     a7e:	e8 94       	clt
     a80:	09 c0       	rjmp	.+18     	; 0xa94 <__floatsisf+0x12>

00000a82 <__floatsisf>:
     a82:	97 fb       	bst	r25, 7
     a84:	3e f4       	brtc	.+14     	; 0xa94 <__floatsisf+0x12>
     a86:	90 95       	com	r25
     a88:	80 95       	com	r24
     a8a:	70 95       	com	r23
     a8c:	61 95       	neg	r22
     a8e:	7f 4f       	sbci	r23, 0xFF	; 255
     a90:	8f 4f       	sbci	r24, 0xFF	; 255
     a92:	9f 4f       	sbci	r25, 0xFF	; 255
     a94:	99 23       	and	r25, r25
     a96:	a9 f0       	breq	.+42     	; 0xac2 <__floatsisf+0x40>
     a98:	f9 2f       	mov	r31, r25
     a9a:	96 e9       	ldi	r25, 0x96	; 150
     a9c:	bb 27       	eor	r27, r27
     a9e:	93 95       	inc	r25
     aa0:	f6 95       	lsr	r31
     aa2:	87 95       	ror	r24
     aa4:	77 95       	ror	r23
     aa6:	67 95       	ror	r22
     aa8:	b7 95       	ror	r27
     aaa:	f1 11       	cpse	r31, r1
     aac:	f8 cf       	rjmp	.-16     	; 0xa9e <__floatsisf+0x1c>
     aae:	fa f4       	brpl	.+62     	; 0xaee <__floatsisf+0x6c>
     ab0:	bb 0f       	add	r27, r27
     ab2:	11 f4       	brne	.+4      	; 0xab8 <__floatsisf+0x36>
     ab4:	60 ff       	sbrs	r22, 0
     ab6:	1b c0       	rjmp	.+54     	; 0xaee <__floatsisf+0x6c>
     ab8:	6f 5f       	subi	r22, 0xFF	; 255
     aba:	7f 4f       	sbci	r23, 0xFF	; 255
     abc:	8f 4f       	sbci	r24, 0xFF	; 255
     abe:	9f 4f       	sbci	r25, 0xFF	; 255
     ac0:	16 c0       	rjmp	.+44     	; 0xaee <__floatsisf+0x6c>
     ac2:	88 23       	and	r24, r24
     ac4:	11 f0       	breq	.+4      	; 0xaca <__floatsisf+0x48>
     ac6:	96 e9       	ldi	r25, 0x96	; 150
     ac8:	11 c0       	rjmp	.+34     	; 0xaec <__floatsisf+0x6a>
     aca:	77 23       	and	r23, r23
     acc:	21 f0       	breq	.+8      	; 0xad6 <__floatsisf+0x54>
     ace:	9e e8       	ldi	r25, 0x8E	; 142
     ad0:	87 2f       	mov	r24, r23
     ad2:	76 2f       	mov	r23, r22
     ad4:	05 c0       	rjmp	.+10     	; 0xae0 <__floatsisf+0x5e>
     ad6:	66 23       	and	r22, r22
     ad8:	71 f0       	breq	.+28     	; 0xaf6 <__floatsisf+0x74>
     ada:	96 e8       	ldi	r25, 0x86	; 134
     adc:	86 2f       	mov	r24, r22
     ade:	70 e0       	ldi	r23, 0x00	; 0
     ae0:	60 e0       	ldi	r22, 0x00	; 0
     ae2:	2a f0       	brmi	.+10     	; 0xaee <__floatsisf+0x6c>
     ae4:	9a 95       	dec	r25
     ae6:	66 0f       	add	r22, r22
     ae8:	77 1f       	adc	r23, r23
     aea:	88 1f       	adc	r24, r24
     aec:	da f7       	brpl	.-10     	; 0xae4 <__floatsisf+0x62>
     aee:	88 0f       	add	r24, r24
     af0:	96 95       	lsr	r25
     af2:	87 95       	ror	r24
     af4:	97 f9       	bld	r25, 7
     af6:	08 95       	ret

00000af8 <__fp_inf>:
     af8:	97 f9       	bld	r25, 7
     afa:	9f 67       	ori	r25, 0x7F	; 127
     afc:	80 e8       	ldi	r24, 0x80	; 128
     afe:	70 e0       	ldi	r23, 0x00	; 0
     b00:	60 e0       	ldi	r22, 0x00	; 0
     b02:	08 95       	ret

00000b04 <__fp_nan>:
     b04:	9f ef       	ldi	r25, 0xFF	; 255
     b06:	80 ec       	ldi	r24, 0xC0	; 192
     b08:	08 95       	ret

00000b0a <__fp_pscA>:
     b0a:	00 24       	eor	r0, r0
     b0c:	0a 94       	dec	r0
     b0e:	16 16       	cp	r1, r22
     b10:	17 06       	cpc	r1, r23
     b12:	18 06       	cpc	r1, r24
     b14:	09 06       	cpc	r0, r25
     b16:	08 95       	ret

00000b18 <__fp_pscB>:
     b18:	00 24       	eor	r0, r0
     b1a:	0a 94       	dec	r0
     b1c:	12 16       	cp	r1, r18
     b1e:	13 06       	cpc	r1, r19
     b20:	14 06       	cpc	r1, r20
     b22:	05 06       	cpc	r0, r21
     b24:	08 95       	ret

00000b26 <__fp_round>:
     b26:	09 2e       	mov	r0, r25
     b28:	03 94       	inc	r0
     b2a:	00 0c       	add	r0, r0
     b2c:	11 f4       	brne	.+4      	; 0xb32 <__fp_round+0xc>
     b2e:	88 23       	and	r24, r24
     b30:	52 f0       	brmi	.+20     	; 0xb46 <__fp_round+0x20>
     b32:	bb 0f       	add	r27, r27
     b34:	40 f4       	brcc	.+16     	; 0xb46 <__fp_round+0x20>
     b36:	bf 2b       	or	r27, r31
     b38:	11 f4       	brne	.+4      	; 0xb3e <__fp_round+0x18>
     b3a:	60 ff       	sbrs	r22, 0
     b3c:	04 c0       	rjmp	.+8      	; 0xb46 <__fp_round+0x20>
     b3e:	6f 5f       	subi	r22, 0xFF	; 255
     b40:	7f 4f       	sbci	r23, 0xFF	; 255
     b42:	8f 4f       	sbci	r24, 0xFF	; 255
     b44:	9f 4f       	sbci	r25, 0xFF	; 255
     b46:	08 95       	ret

00000b48 <__fp_split3>:
     b48:	57 fd       	sbrc	r21, 7
     b4a:	90 58       	subi	r25, 0x80	; 128
     b4c:	44 0f       	add	r20, r20
     b4e:	55 1f       	adc	r21, r21
     b50:	59 f0       	breq	.+22     	; 0xb68 <__fp_splitA+0x10>
     b52:	5f 3f       	cpi	r21, 0xFF	; 255
     b54:	71 f0       	breq	.+28     	; 0xb72 <__fp_splitA+0x1a>
     b56:	47 95       	ror	r20

00000b58 <__fp_splitA>:
     b58:	88 0f       	add	r24, r24
     b5a:	97 fb       	bst	r25, 7
     b5c:	99 1f       	adc	r25, r25
     b5e:	61 f0       	breq	.+24     	; 0xb78 <__fp_splitA+0x20>
     b60:	9f 3f       	cpi	r25, 0xFF	; 255
     b62:	79 f0       	breq	.+30     	; 0xb82 <__fp_splitA+0x2a>
     b64:	87 95       	ror	r24
     b66:	08 95       	ret
     b68:	12 16       	cp	r1, r18
     b6a:	13 06       	cpc	r1, r19
     b6c:	14 06       	cpc	r1, r20
     b6e:	55 1f       	adc	r21, r21
     b70:	f2 cf       	rjmp	.-28     	; 0xb56 <__fp_split3+0xe>
     b72:	46 95       	lsr	r20
     b74:	f1 df       	rcall	.-30     	; 0xb58 <__fp_splitA>
     b76:	08 c0       	rjmp	.+16     	; 0xb88 <__fp_splitA+0x30>
     b78:	16 16       	cp	r1, r22
     b7a:	17 06       	cpc	r1, r23
     b7c:	18 06       	cpc	r1, r24
     b7e:	99 1f       	adc	r25, r25
     b80:	f1 cf       	rjmp	.-30     	; 0xb64 <__fp_splitA+0xc>
     b82:	86 95       	lsr	r24
     b84:	71 05       	cpc	r23, r1
     b86:	61 05       	cpc	r22, r1
     b88:	08 94       	sec
     b8a:	08 95       	ret

00000b8c <__fp_zero>:
     b8c:	e8 94       	clt

00000b8e <__fp_szero>:
     b8e:	bb 27       	eor	r27, r27
     b90:	66 27       	eor	r22, r22
     b92:	77 27       	eor	r23, r23
     b94:	cb 01       	movw	r24, r22
     b96:	97 f9       	bld	r25, 7
     b98:	08 95       	ret

00000b9a <__mulsf3>:
     b9a:	0b d0       	rcall	.+22     	; 0xbb2 <__mulsf3x>
     b9c:	c4 cf       	rjmp	.-120    	; 0xb26 <__fp_round>
     b9e:	b5 df       	rcall	.-150    	; 0xb0a <__fp_pscA>
     ba0:	28 f0       	brcs	.+10     	; 0xbac <__mulsf3+0x12>
     ba2:	ba df       	rcall	.-140    	; 0xb18 <__fp_pscB>
     ba4:	18 f0       	brcs	.+6      	; 0xbac <__mulsf3+0x12>
     ba6:	95 23       	and	r25, r21
     ba8:	09 f0       	breq	.+2      	; 0xbac <__mulsf3+0x12>
     baa:	a6 cf       	rjmp	.-180    	; 0xaf8 <__fp_inf>
     bac:	ab cf       	rjmp	.-170    	; 0xb04 <__fp_nan>
     bae:	11 24       	eor	r1, r1
     bb0:	ee cf       	rjmp	.-36     	; 0xb8e <__fp_szero>

00000bb2 <__mulsf3x>:
     bb2:	ca df       	rcall	.-108    	; 0xb48 <__fp_split3>
     bb4:	a0 f3       	brcs	.-24     	; 0xb9e <__mulsf3+0x4>

00000bb6 <__mulsf3_pse>:
     bb6:	95 9f       	mul	r25, r21
     bb8:	d1 f3       	breq	.-12     	; 0xbae <__mulsf3+0x14>
     bba:	95 0f       	add	r25, r21
     bbc:	50 e0       	ldi	r21, 0x00	; 0
     bbe:	55 1f       	adc	r21, r21
     bc0:	62 9f       	mul	r22, r18
     bc2:	f0 01       	movw	r30, r0
     bc4:	72 9f       	mul	r23, r18
     bc6:	bb 27       	eor	r27, r27
     bc8:	f0 0d       	add	r31, r0
     bca:	b1 1d       	adc	r27, r1
     bcc:	63 9f       	mul	r22, r19
     bce:	aa 27       	eor	r26, r26
     bd0:	f0 0d       	add	r31, r0
     bd2:	b1 1d       	adc	r27, r1
     bd4:	aa 1f       	adc	r26, r26
     bd6:	64 9f       	mul	r22, r20
     bd8:	66 27       	eor	r22, r22
     bda:	b0 0d       	add	r27, r0
     bdc:	a1 1d       	adc	r26, r1
     bde:	66 1f       	adc	r22, r22
     be0:	82 9f       	mul	r24, r18
     be2:	22 27       	eor	r18, r18
     be4:	b0 0d       	add	r27, r0
     be6:	a1 1d       	adc	r26, r1
     be8:	62 1f       	adc	r22, r18
     bea:	73 9f       	mul	r23, r19
     bec:	b0 0d       	add	r27, r0
     bee:	a1 1d       	adc	r26, r1
     bf0:	62 1f       	adc	r22, r18
     bf2:	83 9f       	mul	r24, r19
     bf4:	a0 0d       	add	r26, r0
     bf6:	61 1d       	adc	r22, r1
     bf8:	22 1f       	adc	r18, r18
     bfa:	74 9f       	mul	r23, r20
     bfc:	33 27       	eor	r19, r19
     bfe:	a0 0d       	add	r26, r0
     c00:	61 1d       	adc	r22, r1
     c02:	23 1f       	adc	r18, r19
     c04:	84 9f       	mul	r24, r20
     c06:	60 0d       	add	r22, r0
     c08:	21 1d       	adc	r18, r1
     c0a:	82 2f       	mov	r24, r18
     c0c:	76 2f       	mov	r23, r22
     c0e:	6a 2f       	mov	r22, r26
     c10:	11 24       	eor	r1, r1
     c12:	9f 57       	subi	r25, 0x7F	; 127
     c14:	50 40       	sbci	r21, 0x00	; 0
     c16:	8a f0       	brmi	.+34     	; 0xc3a <__mulsf3_pse+0x84>
     c18:	e1 f0       	breq	.+56     	; 0xc52 <__mulsf3_pse+0x9c>
     c1a:	88 23       	and	r24, r24
     c1c:	4a f0       	brmi	.+18     	; 0xc30 <__mulsf3_pse+0x7a>
     c1e:	ee 0f       	add	r30, r30
     c20:	ff 1f       	adc	r31, r31
     c22:	bb 1f       	adc	r27, r27
     c24:	66 1f       	adc	r22, r22
     c26:	77 1f       	adc	r23, r23
     c28:	88 1f       	adc	r24, r24
     c2a:	91 50       	subi	r25, 0x01	; 1
     c2c:	50 40       	sbci	r21, 0x00	; 0
     c2e:	a9 f7       	brne	.-22     	; 0xc1a <__mulsf3_pse+0x64>
     c30:	9e 3f       	cpi	r25, 0xFE	; 254
     c32:	51 05       	cpc	r21, r1
     c34:	70 f0       	brcs	.+28     	; 0xc52 <__mulsf3_pse+0x9c>
     c36:	60 cf       	rjmp	.-320    	; 0xaf8 <__fp_inf>
     c38:	aa cf       	rjmp	.-172    	; 0xb8e <__fp_szero>
     c3a:	5f 3f       	cpi	r21, 0xFF	; 255
     c3c:	ec f3       	brlt	.-6      	; 0xc38 <__mulsf3_pse+0x82>
     c3e:	98 3e       	cpi	r25, 0xE8	; 232
     c40:	dc f3       	brlt	.-10     	; 0xc38 <__mulsf3_pse+0x82>
     c42:	86 95       	lsr	r24
     c44:	77 95       	ror	r23
     c46:	67 95       	ror	r22
     c48:	b7 95       	ror	r27
     c4a:	f7 95       	ror	r31
     c4c:	e7 95       	ror	r30
     c4e:	9f 5f       	subi	r25, 0xFF	; 255
     c50:	c1 f7       	brne	.-16     	; 0xc42 <__mulsf3_pse+0x8c>
     c52:	fe 2b       	or	r31, r30
     c54:	88 0f       	add	r24, r24
     c56:	91 1d       	adc	r25, r1
     c58:	96 95       	lsr	r25
     c5a:	87 95       	ror	r24
     c5c:	97 f9       	bld	r25, 7
     c5e:	08 95       	ret

00000c60 <__tablejump2__>:
     c60:	ee 0f       	add	r30, r30
     c62:	ff 1f       	adc	r31, r31

00000c64 <__tablejump__>:
     c64:	05 90       	lpm	r0, Z+
     c66:	f4 91       	lpm	r31, Z
     c68:	e0 2d       	mov	r30, r0
     c6a:	19 94       	eijmp

00000c6c <fdevopen>:
     c6c:	0f 93       	push	r16
     c6e:	1f 93       	push	r17
     c70:	cf 93       	push	r28
     c72:	df 93       	push	r29
     c74:	ec 01       	movw	r28, r24
     c76:	8b 01       	movw	r16, r22
     c78:	00 97       	sbiw	r24, 0x00	; 0
     c7a:	31 f4       	brne	.+12     	; 0xc88 <fdevopen+0x1c>
     c7c:	61 15       	cp	r22, r1
     c7e:	71 05       	cpc	r23, r1
     c80:	19 f4       	brne	.+6      	; 0xc88 <fdevopen+0x1c>
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	37 c0       	rjmp	.+110    	; 0xcf6 <fdevopen+0x8a>
     c88:	6e e0       	ldi	r22, 0x0E	; 14
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	63 d2       	rcall	.+1222   	; 0x1158 <calloc>
     c92:	fc 01       	movw	r30, r24
     c94:	00 97       	sbiw	r24, 0x00	; 0
     c96:	a9 f3       	breq	.-22     	; 0xc82 <fdevopen+0x16>
     c98:	80 e8       	ldi	r24, 0x80	; 128
     c9a:	83 83       	std	Z+3, r24	; 0x03
     c9c:	01 15       	cp	r16, r1
     c9e:	11 05       	cpc	r17, r1
     ca0:	71 f0       	breq	.+28     	; 0xcbe <fdevopen+0x52>
     ca2:	13 87       	std	Z+11, r17	; 0x0b
     ca4:	02 87       	std	Z+10, r16	; 0x0a
     ca6:	81 e8       	ldi	r24, 0x81	; 129
     ca8:	83 83       	std	Z+3, r24	; 0x03
     caa:	80 91 cf 02 	lds	r24, 0x02CF
     cae:	90 91 d0 02 	lds	r25, 0x02D0
     cb2:	89 2b       	or	r24, r25
     cb4:	21 f4       	brne	.+8      	; 0xcbe <fdevopen+0x52>
     cb6:	f0 93 d0 02 	sts	0x02D0, r31
     cba:	e0 93 cf 02 	sts	0x02CF, r30
     cbe:	20 97       	sbiw	r28, 0x00	; 0
     cc0:	c9 f0       	breq	.+50     	; 0xcf4 <fdevopen+0x88>
     cc2:	d1 87       	std	Z+9, r29	; 0x09
     cc4:	c0 87       	std	Z+8, r28	; 0x08
     cc6:	83 81       	ldd	r24, Z+3	; 0x03
     cc8:	82 60       	ori	r24, 0x02	; 2
     cca:	83 83       	std	Z+3, r24	; 0x03
     ccc:	80 91 d1 02 	lds	r24, 0x02D1
     cd0:	90 91 d2 02 	lds	r25, 0x02D2
     cd4:	89 2b       	or	r24, r25
     cd6:	71 f4       	brne	.+28     	; 0xcf4 <fdevopen+0x88>
     cd8:	f0 93 d2 02 	sts	0x02D2, r31
     cdc:	e0 93 d1 02 	sts	0x02D1, r30
     ce0:	80 91 d3 02 	lds	r24, 0x02D3
     ce4:	90 91 d4 02 	lds	r25, 0x02D4
     ce8:	89 2b       	or	r24, r25
     cea:	21 f4       	brne	.+8      	; 0xcf4 <fdevopen+0x88>
     cec:	f0 93 d4 02 	sts	0x02D4, r31
     cf0:	e0 93 d3 02 	sts	0x02D3, r30
     cf4:	cf 01       	movw	r24, r30
     cf6:	df 91       	pop	r29
     cf8:	cf 91       	pop	r28
     cfa:	1f 91       	pop	r17
     cfc:	0f 91       	pop	r16
     cfe:	08 95       	ret

00000d00 <printf>:
     d00:	cf 93       	push	r28
     d02:	df 93       	push	r29
     d04:	cd b7       	in	r28, 0x3d	; 61
     d06:	de b7       	in	r29, 0x3e	; 62
     d08:	fe 01       	movw	r30, r28
     d0a:	36 96       	adiw	r30, 0x06	; 6
     d0c:	61 91       	ld	r22, Z+
     d0e:	71 91       	ld	r23, Z+
     d10:	af 01       	movw	r20, r30
     d12:	80 91 d1 02 	lds	r24, 0x02D1
     d16:	90 91 d2 02 	lds	r25, 0x02D2
     d1a:	30 d0       	rcall	.+96     	; 0xd7c <vfprintf>
     d1c:	df 91       	pop	r29
     d1e:	cf 91       	pop	r28
     d20:	08 95       	ret

00000d22 <puts>:
     d22:	0f 93       	push	r16
     d24:	1f 93       	push	r17
     d26:	cf 93       	push	r28
     d28:	df 93       	push	r29
     d2a:	e0 91 d1 02 	lds	r30, 0x02D1
     d2e:	f0 91 d2 02 	lds	r31, 0x02D2
     d32:	23 81       	ldd	r18, Z+3	; 0x03
     d34:	21 ff       	sbrs	r18, 1
     d36:	1b c0       	rjmp	.+54     	; 0xd6e <puts+0x4c>
     d38:	ec 01       	movw	r28, r24
     d3a:	00 e0       	ldi	r16, 0x00	; 0
     d3c:	10 e0       	ldi	r17, 0x00	; 0
     d3e:	89 91       	ld	r24, Y+
     d40:	60 91 d1 02 	lds	r22, 0x02D1
     d44:	70 91 d2 02 	lds	r23, 0x02D2
     d48:	db 01       	movw	r26, r22
     d4a:	18 96       	adiw	r26, 0x08	; 8
     d4c:	ed 91       	ld	r30, X+
     d4e:	fc 91       	ld	r31, X
     d50:	19 97       	sbiw	r26, 0x09	; 9
     d52:	88 23       	and	r24, r24
     d54:	31 f0       	breq	.+12     	; 0xd62 <puts+0x40>
     d56:	19 95       	eicall
     d58:	89 2b       	or	r24, r25
     d5a:	89 f3       	breq	.-30     	; 0xd3e <puts+0x1c>
     d5c:	0f ef       	ldi	r16, 0xFF	; 255
     d5e:	1f ef       	ldi	r17, 0xFF	; 255
     d60:	ee cf       	rjmp	.-36     	; 0xd3e <puts+0x1c>
     d62:	8a e0       	ldi	r24, 0x0A	; 10
     d64:	19 95       	eicall
     d66:	89 2b       	or	r24, r25
     d68:	11 f4       	brne	.+4      	; 0xd6e <puts+0x4c>
     d6a:	c8 01       	movw	r24, r16
     d6c:	02 c0       	rjmp	.+4      	; 0xd72 <puts+0x50>
     d6e:	8f ef       	ldi	r24, 0xFF	; 255
     d70:	9f ef       	ldi	r25, 0xFF	; 255
     d72:	df 91       	pop	r29
     d74:	cf 91       	pop	r28
     d76:	1f 91       	pop	r17
     d78:	0f 91       	pop	r16
     d7a:	08 95       	ret

00000d7c <vfprintf>:
     d7c:	2f 92       	push	r2
     d7e:	3f 92       	push	r3
     d80:	4f 92       	push	r4
     d82:	5f 92       	push	r5
     d84:	6f 92       	push	r6
     d86:	7f 92       	push	r7
     d88:	8f 92       	push	r8
     d8a:	9f 92       	push	r9
     d8c:	af 92       	push	r10
     d8e:	bf 92       	push	r11
     d90:	cf 92       	push	r12
     d92:	df 92       	push	r13
     d94:	ef 92       	push	r14
     d96:	ff 92       	push	r15
     d98:	0f 93       	push	r16
     d9a:	1f 93       	push	r17
     d9c:	cf 93       	push	r28
     d9e:	df 93       	push	r29
     da0:	cd b7       	in	r28, 0x3d	; 61
     da2:	de b7       	in	r29, 0x3e	; 62
     da4:	2c 97       	sbiw	r28, 0x0c	; 12
     da6:	0f b6       	in	r0, 0x3f	; 63
     da8:	f8 94       	cli
     daa:	de bf       	out	0x3e, r29	; 62
     dac:	0f be       	out	0x3f, r0	; 63
     dae:	cd bf       	out	0x3d, r28	; 61
     db0:	7c 01       	movw	r14, r24
     db2:	6b 01       	movw	r12, r22
     db4:	8a 01       	movw	r16, r20
     db6:	fc 01       	movw	r30, r24
     db8:	17 82       	std	Z+7, r1	; 0x07
     dba:	16 82       	std	Z+6, r1	; 0x06
     dbc:	83 81       	ldd	r24, Z+3	; 0x03
     dbe:	81 ff       	sbrs	r24, 1
     dc0:	b0 c1       	rjmp	.+864    	; 0x1122 <vfprintf+0x3a6>
     dc2:	ce 01       	movw	r24, r28
     dc4:	01 96       	adiw	r24, 0x01	; 1
     dc6:	4c 01       	movw	r8, r24
     dc8:	f7 01       	movw	r30, r14
     dca:	93 81       	ldd	r25, Z+3	; 0x03
     dcc:	f6 01       	movw	r30, r12
     dce:	93 fd       	sbrc	r25, 3
     dd0:	85 91       	lpm	r24, Z+
     dd2:	93 ff       	sbrs	r25, 3
     dd4:	81 91       	ld	r24, Z+
     dd6:	6f 01       	movw	r12, r30
     dd8:	88 23       	and	r24, r24
     dda:	09 f4       	brne	.+2      	; 0xdde <vfprintf+0x62>
     ddc:	9e c1       	rjmp	.+828    	; 0x111a <vfprintf+0x39e>
     dde:	85 32       	cpi	r24, 0x25	; 37
     de0:	39 f4       	brne	.+14     	; 0xdf0 <vfprintf+0x74>
     de2:	93 fd       	sbrc	r25, 3
     de4:	85 91       	lpm	r24, Z+
     de6:	93 ff       	sbrs	r25, 3
     de8:	81 91       	ld	r24, Z+
     dea:	6f 01       	movw	r12, r30
     dec:	85 32       	cpi	r24, 0x25	; 37
     dee:	21 f4       	brne	.+8      	; 0xdf8 <vfprintf+0x7c>
     df0:	b7 01       	movw	r22, r14
     df2:	90 e0       	ldi	r25, 0x00	; 0
     df4:	0f d3       	rcall	.+1566   	; 0x1414 <fputc>
     df6:	e8 cf       	rjmp	.-48     	; 0xdc8 <vfprintf+0x4c>
     df8:	51 2c       	mov	r5, r1
     dfa:	31 2c       	mov	r3, r1
     dfc:	20 e0       	ldi	r18, 0x00	; 0
     dfe:	20 32       	cpi	r18, 0x20	; 32
     e00:	a0 f4       	brcc	.+40     	; 0xe2a <vfprintf+0xae>
     e02:	8b 32       	cpi	r24, 0x2B	; 43
     e04:	69 f0       	breq	.+26     	; 0xe20 <vfprintf+0xa4>
     e06:	30 f4       	brcc	.+12     	; 0xe14 <vfprintf+0x98>
     e08:	80 32       	cpi	r24, 0x20	; 32
     e0a:	59 f0       	breq	.+22     	; 0xe22 <vfprintf+0xa6>
     e0c:	83 32       	cpi	r24, 0x23	; 35
     e0e:	69 f4       	brne	.+26     	; 0xe2a <vfprintf+0xae>
     e10:	20 61       	ori	r18, 0x10	; 16
     e12:	2c c0       	rjmp	.+88     	; 0xe6c <vfprintf+0xf0>
     e14:	8d 32       	cpi	r24, 0x2D	; 45
     e16:	39 f0       	breq	.+14     	; 0xe26 <vfprintf+0xaa>
     e18:	80 33       	cpi	r24, 0x30	; 48
     e1a:	39 f4       	brne	.+14     	; 0xe2a <vfprintf+0xae>
     e1c:	21 60       	ori	r18, 0x01	; 1
     e1e:	26 c0       	rjmp	.+76     	; 0xe6c <vfprintf+0xf0>
     e20:	22 60       	ori	r18, 0x02	; 2
     e22:	24 60       	ori	r18, 0x04	; 4
     e24:	23 c0       	rjmp	.+70     	; 0xe6c <vfprintf+0xf0>
     e26:	28 60       	ori	r18, 0x08	; 8
     e28:	21 c0       	rjmp	.+66     	; 0xe6c <vfprintf+0xf0>
     e2a:	27 fd       	sbrc	r18, 7
     e2c:	27 c0       	rjmp	.+78     	; 0xe7c <vfprintf+0x100>
     e2e:	30 ed       	ldi	r19, 0xD0	; 208
     e30:	38 0f       	add	r19, r24
     e32:	3a 30       	cpi	r19, 0x0A	; 10
     e34:	78 f4       	brcc	.+30     	; 0xe54 <vfprintf+0xd8>
     e36:	26 ff       	sbrs	r18, 6
     e38:	06 c0       	rjmp	.+12     	; 0xe46 <vfprintf+0xca>
     e3a:	fa e0       	ldi	r31, 0x0A	; 10
     e3c:	5f 9e       	mul	r5, r31
     e3e:	30 0d       	add	r19, r0
     e40:	11 24       	eor	r1, r1
     e42:	53 2e       	mov	r5, r19
     e44:	13 c0       	rjmp	.+38     	; 0xe6c <vfprintf+0xf0>
     e46:	8a e0       	ldi	r24, 0x0A	; 10
     e48:	38 9e       	mul	r3, r24
     e4a:	30 0d       	add	r19, r0
     e4c:	11 24       	eor	r1, r1
     e4e:	33 2e       	mov	r3, r19
     e50:	20 62       	ori	r18, 0x20	; 32
     e52:	0c c0       	rjmp	.+24     	; 0xe6c <vfprintf+0xf0>
     e54:	8e 32       	cpi	r24, 0x2E	; 46
     e56:	21 f4       	brne	.+8      	; 0xe60 <vfprintf+0xe4>
     e58:	26 fd       	sbrc	r18, 6
     e5a:	5f c1       	rjmp	.+702    	; 0x111a <vfprintf+0x39e>
     e5c:	20 64       	ori	r18, 0x40	; 64
     e5e:	06 c0       	rjmp	.+12     	; 0xe6c <vfprintf+0xf0>
     e60:	8c 36       	cpi	r24, 0x6C	; 108
     e62:	11 f4       	brne	.+4      	; 0xe68 <vfprintf+0xec>
     e64:	20 68       	ori	r18, 0x80	; 128
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <vfprintf+0xf0>
     e68:	88 36       	cpi	r24, 0x68	; 104
     e6a:	41 f4       	brne	.+16     	; 0xe7c <vfprintf+0x100>
     e6c:	f6 01       	movw	r30, r12
     e6e:	93 fd       	sbrc	r25, 3
     e70:	85 91       	lpm	r24, Z+
     e72:	93 ff       	sbrs	r25, 3
     e74:	81 91       	ld	r24, Z+
     e76:	6f 01       	movw	r12, r30
     e78:	81 11       	cpse	r24, r1
     e7a:	c1 cf       	rjmp	.-126    	; 0xdfe <vfprintf+0x82>
     e7c:	98 2f       	mov	r25, r24
     e7e:	9f 7d       	andi	r25, 0xDF	; 223
     e80:	95 54       	subi	r25, 0x45	; 69
     e82:	93 30       	cpi	r25, 0x03	; 3
     e84:	28 f4       	brcc	.+10     	; 0xe90 <vfprintf+0x114>
     e86:	0c 5f       	subi	r16, 0xFC	; 252
     e88:	1f 4f       	sbci	r17, 0xFF	; 255
     e8a:	ff e3       	ldi	r31, 0x3F	; 63
     e8c:	f9 83       	std	Y+1, r31	; 0x01
     e8e:	0d c0       	rjmp	.+26     	; 0xeaa <vfprintf+0x12e>
     e90:	83 36       	cpi	r24, 0x63	; 99
     e92:	31 f0       	breq	.+12     	; 0xea0 <vfprintf+0x124>
     e94:	83 37       	cpi	r24, 0x73	; 115
     e96:	71 f0       	breq	.+28     	; 0xeb4 <vfprintf+0x138>
     e98:	83 35       	cpi	r24, 0x53	; 83
     e9a:	09 f0       	breq	.+2      	; 0xe9e <vfprintf+0x122>
     e9c:	57 c0       	rjmp	.+174    	; 0xf4c <vfprintf+0x1d0>
     e9e:	21 c0       	rjmp	.+66     	; 0xee2 <vfprintf+0x166>
     ea0:	f8 01       	movw	r30, r16
     ea2:	80 81       	ld	r24, Z
     ea4:	89 83       	std	Y+1, r24	; 0x01
     ea6:	0e 5f       	subi	r16, 0xFE	; 254
     ea8:	1f 4f       	sbci	r17, 0xFF	; 255
     eaa:	44 24       	eor	r4, r4
     eac:	43 94       	inc	r4
     eae:	51 2c       	mov	r5, r1
     eb0:	54 01       	movw	r10, r8
     eb2:	14 c0       	rjmp	.+40     	; 0xedc <vfprintf+0x160>
     eb4:	38 01       	movw	r6, r16
     eb6:	f2 e0       	ldi	r31, 0x02	; 2
     eb8:	6f 0e       	add	r6, r31
     eba:	71 1c       	adc	r7, r1
     ebc:	f8 01       	movw	r30, r16
     ebe:	a0 80       	ld	r10, Z
     ec0:	b1 80       	ldd	r11, Z+1	; 0x01
     ec2:	26 ff       	sbrs	r18, 6
     ec4:	03 c0       	rjmp	.+6      	; 0xecc <vfprintf+0x150>
     ec6:	65 2d       	mov	r22, r5
     ec8:	70 e0       	ldi	r23, 0x00	; 0
     eca:	02 c0       	rjmp	.+4      	; 0xed0 <vfprintf+0x154>
     ecc:	6f ef       	ldi	r22, 0xFF	; 255
     ece:	7f ef       	ldi	r23, 0xFF	; 255
     ed0:	c5 01       	movw	r24, r10
     ed2:	2c 87       	std	Y+12, r18	; 0x0c
     ed4:	94 d2       	rcall	.+1320   	; 0x13fe <strnlen>
     ed6:	2c 01       	movw	r4, r24
     ed8:	83 01       	movw	r16, r6
     eda:	2c 85       	ldd	r18, Y+12	; 0x0c
     edc:	2f 77       	andi	r18, 0x7F	; 127
     ede:	22 2e       	mov	r2, r18
     ee0:	16 c0       	rjmp	.+44     	; 0xf0e <vfprintf+0x192>
     ee2:	38 01       	movw	r6, r16
     ee4:	f2 e0       	ldi	r31, 0x02	; 2
     ee6:	6f 0e       	add	r6, r31
     ee8:	71 1c       	adc	r7, r1
     eea:	f8 01       	movw	r30, r16
     eec:	a0 80       	ld	r10, Z
     eee:	b1 80       	ldd	r11, Z+1	; 0x01
     ef0:	26 ff       	sbrs	r18, 6
     ef2:	03 c0       	rjmp	.+6      	; 0xefa <vfprintf+0x17e>
     ef4:	65 2d       	mov	r22, r5
     ef6:	70 e0       	ldi	r23, 0x00	; 0
     ef8:	02 c0       	rjmp	.+4      	; 0xefe <vfprintf+0x182>
     efa:	6f ef       	ldi	r22, 0xFF	; 255
     efc:	7f ef       	ldi	r23, 0xFF	; 255
     efe:	c5 01       	movw	r24, r10
     f00:	2c 87       	std	Y+12, r18	; 0x0c
     f02:	6b d2       	rcall	.+1238   	; 0x13da <strnlen_P>
     f04:	2c 01       	movw	r4, r24
     f06:	2c 85       	ldd	r18, Y+12	; 0x0c
     f08:	20 68       	ori	r18, 0x80	; 128
     f0a:	22 2e       	mov	r2, r18
     f0c:	83 01       	movw	r16, r6
     f0e:	23 fc       	sbrc	r2, 3
     f10:	19 c0       	rjmp	.+50     	; 0xf44 <vfprintf+0x1c8>
     f12:	83 2d       	mov	r24, r3
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	48 16       	cp	r4, r24
     f18:	59 06       	cpc	r5, r25
     f1a:	a0 f4       	brcc	.+40     	; 0xf44 <vfprintf+0x1c8>
     f1c:	b7 01       	movw	r22, r14
     f1e:	80 e2       	ldi	r24, 0x20	; 32
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	78 d2       	rcall	.+1264   	; 0x1414 <fputc>
     f24:	3a 94       	dec	r3
     f26:	f5 cf       	rjmp	.-22     	; 0xf12 <vfprintf+0x196>
     f28:	f5 01       	movw	r30, r10
     f2a:	27 fc       	sbrc	r2, 7
     f2c:	85 91       	lpm	r24, Z+
     f2e:	27 fe       	sbrs	r2, 7
     f30:	81 91       	ld	r24, Z+
     f32:	5f 01       	movw	r10, r30
     f34:	b7 01       	movw	r22, r14
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	6d d2       	rcall	.+1242   	; 0x1414 <fputc>
     f3a:	31 10       	cpse	r3, r1
     f3c:	3a 94       	dec	r3
     f3e:	f1 e0       	ldi	r31, 0x01	; 1
     f40:	4f 1a       	sub	r4, r31
     f42:	51 08       	sbc	r5, r1
     f44:	41 14       	cp	r4, r1
     f46:	51 04       	cpc	r5, r1
     f48:	79 f7       	brne	.-34     	; 0xf28 <vfprintf+0x1ac>
     f4a:	de c0       	rjmp	.+444    	; 0x1108 <vfprintf+0x38c>
     f4c:	84 36       	cpi	r24, 0x64	; 100
     f4e:	11 f0       	breq	.+4      	; 0xf54 <vfprintf+0x1d8>
     f50:	89 36       	cpi	r24, 0x69	; 105
     f52:	31 f5       	brne	.+76     	; 0xfa0 <vfprintf+0x224>
     f54:	f8 01       	movw	r30, r16
     f56:	27 ff       	sbrs	r18, 7
     f58:	07 c0       	rjmp	.+14     	; 0xf68 <vfprintf+0x1ec>
     f5a:	60 81       	ld	r22, Z
     f5c:	71 81       	ldd	r23, Z+1	; 0x01
     f5e:	82 81       	ldd	r24, Z+2	; 0x02
     f60:	93 81       	ldd	r25, Z+3	; 0x03
     f62:	0c 5f       	subi	r16, 0xFC	; 252
     f64:	1f 4f       	sbci	r17, 0xFF	; 255
     f66:	08 c0       	rjmp	.+16     	; 0xf78 <vfprintf+0x1fc>
     f68:	60 81       	ld	r22, Z
     f6a:	71 81       	ldd	r23, Z+1	; 0x01
     f6c:	88 27       	eor	r24, r24
     f6e:	77 fd       	sbrc	r23, 7
     f70:	80 95       	com	r24
     f72:	98 2f       	mov	r25, r24
     f74:	0e 5f       	subi	r16, 0xFE	; 254
     f76:	1f 4f       	sbci	r17, 0xFF	; 255
     f78:	2f 76       	andi	r18, 0x6F	; 111
     f7a:	b2 2e       	mov	r11, r18
     f7c:	97 ff       	sbrs	r25, 7
     f7e:	09 c0       	rjmp	.+18     	; 0xf92 <vfprintf+0x216>
     f80:	90 95       	com	r25
     f82:	80 95       	com	r24
     f84:	70 95       	com	r23
     f86:	61 95       	neg	r22
     f88:	7f 4f       	sbci	r23, 0xFF	; 255
     f8a:	8f 4f       	sbci	r24, 0xFF	; 255
     f8c:	9f 4f       	sbci	r25, 0xFF	; 255
     f8e:	20 68       	ori	r18, 0x80	; 128
     f90:	b2 2e       	mov	r11, r18
     f92:	2a e0       	ldi	r18, 0x0A	; 10
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	a4 01       	movw	r20, r8
     f98:	6f d2       	rcall	.+1246   	; 0x1478 <__ultoa_invert>
     f9a:	a8 2e       	mov	r10, r24
     f9c:	a8 18       	sub	r10, r8
     f9e:	43 c0       	rjmp	.+134    	; 0x1026 <vfprintf+0x2aa>
     fa0:	85 37       	cpi	r24, 0x75	; 117
     fa2:	29 f4       	brne	.+10     	; 0xfae <vfprintf+0x232>
     fa4:	2f 7e       	andi	r18, 0xEF	; 239
     fa6:	b2 2e       	mov	r11, r18
     fa8:	2a e0       	ldi	r18, 0x0A	; 10
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	25 c0       	rjmp	.+74     	; 0xff8 <vfprintf+0x27c>
     fae:	f2 2f       	mov	r31, r18
     fb0:	f9 7f       	andi	r31, 0xF9	; 249
     fb2:	bf 2e       	mov	r11, r31
     fb4:	8f 36       	cpi	r24, 0x6F	; 111
     fb6:	c1 f0       	breq	.+48     	; 0xfe8 <vfprintf+0x26c>
     fb8:	18 f4       	brcc	.+6      	; 0xfc0 <vfprintf+0x244>
     fba:	88 35       	cpi	r24, 0x58	; 88
     fbc:	79 f0       	breq	.+30     	; 0xfdc <vfprintf+0x260>
     fbe:	ad c0       	rjmp	.+346    	; 0x111a <vfprintf+0x39e>
     fc0:	80 37       	cpi	r24, 0x70	; 112
     fc2:	19 f0       	breq	.+6      	; 0xfca <vfprintf+0x24e>
     fc4:	88 37       	cpi	r24, 0x78	; 120
     fc6:	21 f0       	breq	.+8      	; 0xfd0 <vfprintf+0x254>
     fc8:	a8 c0       	rjmp	.+336    	; 0x111a <vfprintf+0x39e>
     fca:	2f 2f       	mov	r18, r31
     fcc:	20 61       	ori	r18, 0x10	; 16
     fce:	b2 2e       	mov	r11, r18
     fd0:	b4 fe       	sbrs	r11, 4
     fd2:	0d c0       	rjmp	.+26     	; 0xfee <vfprintf+0x272>
     fd4:	8b 2d       	mov	r24, r11
     fd6:	84 60       	ori	r24, 0x04	; 4
     fd8:	b8 2e       	mov	r11, r24
     fda:	09 c0       	rjmp	.+18     	; 0xfee <vfprintf+0x272>
     fdc:	24 ff       	sbrs	r18, 4
     fde:	0a c0       	rjmp	.+20     	; 0xff4 <vfprintf+0x278>
     fe0:	9f 2f       	mov	r25, r31
     fe2:	96 60       	ori	r25, 0x06	; 6
     fe4:	b9 2e       	mov	r11, r25
     fe6:	06 c0       	rjmp	.+12     	; 0xff4 <vfprintf+0x278>
     fe8:	28 e0       	ldi	r18, 0x08	; 8
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	05 c0       	rjmp	.+10     	; 0xff8 <vfprintf+0x27c>
     fee:	20 e1       	ldi	r18, 0x10	; 16
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	02 c0       	rjmp	.+4      	; 0xff8 <vfprintf+0x27c>
     ff4:	20 e1       	ldi	r18, 0x10	; 16
     ff6:	32 e0       	ldi	r19, 0x02	; 2
     ff8:	f8 01       	movw	r30, r16
     ffa:	b7 fe       	sbrs	r11, 7
     ffc:	07 c0       	rjmp	.+14     	; 0x100c <vfprintf+0x290>
     ffe:	60 81       	ld	r22, Z
    1000:	71 81       	ldd	r23, Z+1	; 0x01
    1002:	82 81       	ldd	r24, Z+2	; 0x02
    1004:	93 81       	ldd	r25, Z+3	; 0x03
    1006:	0c 5f       	subi	r16, 0xFC	; 252
    1008:	1f 4f       	sbci	r17, 0xFF	; 255
    100a:	06 c0       	rjmp	.+12     	; 0x1018 <vfprintf+0x29c>
    100c:	60 81       	ld	r22, Z
    100e:	71 81       	ldd	r23, Z+1	; 0x01
    1010:	80 e0       	ldi	r24, 0x00	; 0
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	0e 5f       	subi	r16, 0xFE	; 254
    1016:	1f 4f       	sbci	r17, 0xFF	; 255
    1018:	a4 01       	movw	r20, r8
    101a:	2e d2       	rcall	.+1116   	; 0x1478 <__ultoa_invert>
    101c:	a8 2e       	mov	r10, r24
    101e:	a8 18       	sub	r10, r8
    1020:	fb 2d       	mov	r31, r11
    1022:	ff 77       	andi	r31, 0x7F	; 127
    1024:	bf 2e       	mov	r11, r31
    1026:	b6 fe       	sbrs	r11, 6
    1028:	0b c0       	rjmp	.+22     	; 0x1040 <vfprintf+0x2c4>
    102a:	2b 2d       	mov	r18, r11
    102c:	2e 7f       	andi	r18, 0xFE	; 254
    102e:	a5 14       	cp	r10, r5
    1030:	50 f4       	brcc	.+20     	; 0x1046 <vfprintf+0x2ca>
    1032:	b4 fe       	sbrs	r11, 4
    1034:	0a c0       	rjmp	.+20     	; 0x104a <vfprintf+0x2ce>
    1036:	b2 fc       	sbrc	r11, 2
    1038:	08 c0       	rjmp	.+16     	; 0x104a <vfprintf+0x2ce>
    103a:	2b 2d       	mov	r18, r11
    103c:	2e 7e       	andi	r18, 0xEE	; 238
    103e:	05 c0       	rjmp	.+10     	; 0x104a <vfprintf+0x2ce>
    1040:	7a 2c       	mov	r7, r10
    1042:	2b 2d       	mov	r18, r11
    1044:	03 c0       	rjmp	.+6      	; 0x104c <vfprintf+0x2d0>
    1046:	7a 2c       	mov	r7, r10
    1048:	01 c0       	rjmp	.+2      	; 0x104c <vfprintf+0x2d0>
    104a:	75 2c       	mov	r7, r5
    104c:	24 ff       	sbrs	r18, 4
    104e:	0d c0       	rjmp	.+26     	; 0x106a <vfprintf+0x2ee>
    1050:	fe 01       	movw	r30, r28
    1052:	ea 0d       	add	r30, r10
    1054:	f1 1d       	adc	r31, r1
    1056:	80 81       	ld	r24, Z
    1058:	80 33       	cpi	r24, 0x30	; 48
    105a:	11 f4       	brne	.+4      	; 0x1060 <vfprintf+0x2e4>
    105c:	29 7e       	andi	r18, 0xE9	; 233
    105e:	09 c0       	rjmp	.+18     	; 0x1072 <vfprintf+0x2f6>
    1060:	22 ff       	sbrs	r18, 2
    1062:	06 c0       	rjmp	.+12     	; 0x1070 <vfprintf+0x2f4>
    1064:	73 94       	inc	r7
    1066:	73 94       	inc	r7
    1068:	04 c0       	rjmp	.+8      	; 0x1072 <vfprintf+0x2f6>
    106a:	82 2f       	mov	r24, r18
    106c:	86 78       	andi	r24, 0x86	; 134
    106e:	09 f0       	breq	.+2      	; 0x1072 <vfprintf+0x2f6>
    1070:	73 94       	inc	r7
    1072:	23 fd       	sbrc	r18, 3
    1074:	12 c0       	rjmp	.+36     	; 0x109a <vfprintf+0x31e>
    1076:	20 ff       	sbrs	r18, 0
    1078:	06 c0       	rjmp	.+12     	; 0x1086 <vfprintf+0x30a>
    107a:	5a 2c       	mov	r5, r10
    107c:	73 14       	cp	r7, r3
    107e:	18 f4       	brcc	.+6      	; 0x1086 <vfprintf+0x30a>
    1080:	53 0c       	add	r5, r3
    1082:	57 18       	sub	r5, r7
    1084:	73 2c       	mov	r7, r3
    1086:	73 14       	cp	r7, r3
    1088:	60 f4       	brcc	.+24     	; 0x10a2 <vfprintf+0x326>
    108a:	b7 01       	movw	r22, r14
    108c:	80 e2       	ldi	r24, 0x20	; 32
    108e:	90 e0       	ldi	r25, 0x00	; 0
    1090:	2c 87       	std	Y+12, r18	; 0x0c
    1092:	c0 d1       	rcall	.+896    	; 0x1414 <fputc>
    1094:	73 94       	inc	r7
    1096:	2c 85       	ldd	r18, Y+12	; 0x0c
    1098:	f6 cf       	rjmp	.-20     	; 0x1086 <vfprintf+0x30a>
    109a:	73 14       	cp	r7, r3
    109c:	10 f4       	brcc	.+4      	; 0x10a2 <vfprintf+0x326>
    109e:	37 18       	sub	r3, r7
    10a0:	01 c0       	rjmp	.+2      	; 0x10a4 <vfprintf+0x328>
    10a2:	31 2c       	mov	r3, r1
    10a4:	24 ff       	sbrs	r18, 4
    10a6:	11 c0       	rjmp	.+34     	; 0x10ca <vfprintf+0x34e>
    10a8:	b7 01       	movw	r22, r14
    10aa:	80 e3       	ldi	r24, 0x30	; 48
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	2c 87       	std	Y+12, r18	; 0x0c
    10b0:	b1 d1       	rcall	.+866    	; 0x1414 <fputc>
    10b2:	2c 85       	ldd	r18, Y+12	; 0x0c
    10b4:	22 ff       	sbrs	r18, 2
    10b6:	16 c0       	rjmp	.+44     	; 0x10e4 <vfprintf+0x368>
    10b8:	21 ff       	sbrs	r18, 1
    10ba:	03 c0       	rjmp	.+6      	; 0x10c2 <vfprintf+0x346>
    10bc:	88 e5       	ldi	r24, 0x58	; 88
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <vfprintf+0x34a>
    10c2:	88 e7       	ldi	r24, 0x78	; 120
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	b7 01       	movw	r22, r14
    10c8:	0c c0       	rjmp	.+24     	; 0x10e2 <vfprintf+0x366>
    10ca:	82 2f       	mov	r24, r18
    10cc:	86 78       	andi	r24, 0x86	; 134
    10ce:	51 f0       	breq	.+20     	; 0x10e4 <vfprintf+0x368>
    10d0:	21 fd       	sbrc	r18, 1
    10d2:	02 c0       	rjmp	.+4      	; 0x10d8 <vfprintf+0x35c>
    10d4:	80 e2       	ldi	r24, 0x20	; 32
    10d6:	01 c0       	rjmp	.+2      	; 0x10da <vfprintf+0x35e>
    10d8:	8b e2       	ldi	r24, 0x2B	; 43
    10da:	27 fd       	sbrc	r18, 7
    10dc:	8d e2       	ldi	r24, 0x2D	; 45
    10de:	b7 01       	movw	r22, r14
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	98 d1       	rcall	.+816    	; 0x1414 <fputc>
    10e4:	a5 14       	cp	r10, r5
    10e6:	30 f4       	brcc	.+12     	; 0x10f4 <vfprintf+0x378>
    10e8:	b7 01       	movw	r22, r14
    10ea:	80 e3       	ldi	r24, 0x30	; 48
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	92 d1       	rcall	.+804    	; 0x1414 <fputc>
    10f0:	5a 94       	dec	r5
    10f2:	f8 cf       	rjmp	.-16     	; 0x10e4 <vfprintf+0x368>
    10f4:	aa 94       	dec	r10
    10f6:	f4 01       	movw	r30, r8
    10f8:	ea 0d       	add	r30, r10
    10fa:	f1 1d       	adc	r31, r1
    10fc:	80 81       	ld	r24, Z
    10fe:	b7 01       	movw	r22, r14
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	88 d1       	rcall	.+784    	; 0x1414 <fputc>
    1104:	a1 10       	cpse	r10, r1
    1106:	f6 cf       	rjmp	.-20     	; 0x10f4 <vfprintf+0x378>
    1108:	33 20       	and	r3, r3
    110a:	09 f4       	brne	.+2      	; 0x110e <vfprintf+0x392>
    110c:	5d ce       	rjmp	.-838    	; 0xdc8 <vfprintf+0x4c>
    110e:	b7 01       	movw	r22, r14
    1110:	80 e2       	ldi	r24, 0x20	; 32
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	7f d1       	rcall	.+766    	; 0x1414 <fputc>
    1116:	3a 94       	dec	r3
    1118:	f7 cf       	rjmp	.-18     	; 0x1108 <vfprintf+0x38c>
    111a:	f7 01       	movw	r30, r14
    111c:	86 81       	ldd	r24, Z+6	; 0x06
    111e:	97 81       	ldd	r25, Z+7	; 0x07
    1120:	02 c0       	rjmp	.+4      	; 0x1126 <vfprintf+0x3aa>
    1122:	8f ef       	ldi	r24, 0xFF	; 255
    1124:	9f ef       	ldi	r25, 0xFF	; 255
    1126:	2c 96       	adiw	r28, 0x0c	; 12
    1128:	0f b6       	in	r0, 0x3f	; 63
    112a:	f8 94       	cli
    112c:	de bf       	out	0x3e, r29	; 62
    112e:	0f be       	out	0x3f, r0	; 63
    1130:	cd bf       	out	0x3d, r28	; 61
    1132:	df 91       	pop	r29
    1134:	cf 91       	pop	r28
    1136:	1f 91       	pop	r17
    1138:	0f 91       	pop	r16
    113a:	ff 90       	pop	r15
    113c:	ef 90       	pop	r14
    113e:	df 90       	pop	r13
    1140:	cf 90       	pop	r12
    1142:	bf 90       	pop	r11
    1144:	af 90       	pop	r10
    1146:	9f 90       	pop	r9
    1148:	8f 90       	pop	r8
    114a:	7f 90       	pop	r7
    114c:	6f 90       	pop	r6
    114e:	5f 90       	pop	r5
    1150:	4f 90       	pop	r4
    1152:	3f 90       	pop	r3
    1154:	2f 90       	pop	r2
    1156:	08 95       	ret

00001158 <calloc>:
    1158:	0f 93       	push	r16
    115a:	1f 93       	push	r17
    115c:	cf 93       	push	r28
    115e:	df 93       	push	r29
    1160:	86 9f       	mul	r24, r22
    1162:	80 01       	movw	r16, r0
    1164:	87 9f       	mul	r24, r23
    1166:	10 0d       	add	r17, r0
    1168:	96 9f       	mul	r25, r22
    116a:	10 0d       	add	r17, r0
    116c:	11 24       	eor	r1, r1
    116e:	c8 01       	movw	r24, r16
    1170:	0d d0       	rcall	.+26     	; 0x118c <malloc>
    1172:	ec 01       	movw	r28, r24
    1174:	00 97       	sbiw	r24, 0x00	; 0
    1176:	21 f0       	breq	.+8      	; 0x1180 <calloc+0x28>
    1178:	a8 01       	movw	r20, r16
    117a:	60 e0       	ldi	r22, 0x00	; 0
    117c:	70 e0       	ldi	r23, 0x00	; 0
    117e:	38 d1       	rcall	.+624    	; 0x13f0 <memset>
    1180:	ce 01       	movw	r24, r28
    1182:	df 91       	pop	r29
    1184:	cf 91       	pop	r28
    1186:	1f 91       	pop	r17
    1188:	0f 91       	pop	r16
    118a:	08 95       	ret

0000118c <malloc>:
    118c:	cf 93       	push	r28
    118e:	df 93       	push	r29
    1190:	82 30       	cpi	r24, 0x02	; 2
    1192:	91 05       	cpc	r25, r1
    1194:	10 f4       	brcc	.+4      	; 0x119a <malloc+0xe>
    1196:	82 e0       	ldi	r24, 0x02	; 2
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	e0 91 d7 02 	lds	r30, 0x02D7
    119e:	f0 91 d8 02 	lds	r31, 0x02D8
    11a2:	20 e0       	ldi	r18, 0x00	; 0
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	a0 e0       	ldi	r26, 0x00	; 0
    11a8:	b0 e0       	ldi	r27, 0x00	; 0
    11aa:	30 97       	sbiw	r30, 0x00	; 0
    11ac:	39 f1       	breq	.+78     	; 0x11fc <malloc+0x70>
    11ae:	40 81       	ld	r20, Z
    11b0:	51 81       	ldd	r21, Z+1	; 0x01
    11b2:	48 17       	cp	r20, r24
    11b4:	59 07       	cpc	r21, r25
    11b6:	b8 f0       	brcs	.+46     	; 0x11e6 <malloc+0x5a>
    11b8:	48 17       	cp	r20, r24
    11ba:	59 07       	cpc	r21, r25
    11bc:	71 f4       	brne	.+28     	; 0x11da <malloc+0x4e>
    11be:	82 81       	ldd	r24, Z+2	; 0x02
    11c0:	93 81       	ldd	r25, Z+3	; 0x03
    11c2:	10 97       	sbiw	r26, 0x00	; 0
    11c4:	29 f0       	breq	.+10     	; 0x11d0 <malloc+0x44>
    11c6:	13 96       	adiw	r26, 0x03	; 3
    11c8:	9c 93       	st	X, r25
    11ca:	8e 93       	st	-X, r24
    11cc:	12 97       	sbiw	r26, 0x02	; 2
    11ce:	2c c0       	rjmp	.+88     	; 0x1228 <malloc+0x9c>
    11d0:	90 93 d8 02 	sts	0x02D8, r25
    11d4:	80 93 d7 02 	sts	0x02D7, r24
    11d8:	27 c0       	rjmp	.+78     	; 0x1228 <malloc+0x9c>
    11da:	21 15       	cp	r18, r1
    11dc:	31 05       	cpc	r19, r1
    11de:	31 f0       	breq	.+12     	; 0x11ec <malloc+0x60>
    11e0:	42 17       	cp	r20, r18
    11e2:	53 07       	cpc	r21, r19
    11e4:	18 f0       	brcs	.+6      	; 0x11ec <malloc+0x60>
    11e6:	a9 01       	movw	r20, r18
    11e8:	db 01       	movw	r26, r22
    11ea:	01 c0       	rjmp	.+2      	; 0x11ee <malloc+0x62>
    11ec:	ef 01       	movw	r28, r30
    11ee:	9a 01       	movw	r18, r20
    11f0:	bd 01       	movw	r22, r26
    11f2:	df 01       	movw	r26, r30
    11f4:	02 80       	ldd	r0, Z+2	; 0x02
    11f6:	f3 81       	ldd	r31, Z+3	; 0x03
    11f8:	e0 2d       	mov	r30, r0
    11fa:	d7 cf       	rjmp	.-82     	; 0x11aa <malloc+0x1e>
    11fc:	21 15       	cp	r18, r1
    11fe:	31 05       	cpc	r19, r1
    1200:	f9 f0       	breq	.+62     	; 0x1240 <malloc+0xb4>
    1202:	28 1b       	sub	r18, r24
    1204:	39 0b       	sbc	r19, r25
    1206:	24 30       	cpi	r18, 0x04	; 4
    1208:	31 05       	cpc	r19, r1
    120a:	80 f4       	brcc	.+32     	; 0x122c <malloc+0xa0>
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	9b 81       	ldd	r25, Y+3	; 0x03
    1210:	61 15       	cp	r22, r1
    1212:	71 05       	cpc	r23, r1
    1214:	21 f0       	breq	.+8      	; 0x121e <malloc+0x92>
    1216:	fb 01       	movw	r30, r22
    1218:	93 83       	std	Z+3, r25	; 0x03
    121a:	82 83       	std	Z+2, r24	; 0x02
    121c:	04 c0       	rjmp	.+8      	; 0x1226 <malloc+0x9a>
    121e:	90 93 d8 02 	sts	0x02D8, r25
    1222:	80 93 d7 02 	sts	0x02D7, r24
    1226:	fe 01       	movw	r30, r28
    1228:	32 96       	adiw	r30, 0x02	; 2
    122a:	44 c0       	rjmp	.+136    	; 0x12b4 <malloc+0x128>
    122c:	fe 01       	movw	r30, r28
    122e:	e2 0f       	add	r30, r18
    1230:	f3 1f       	adc	r31, r19
    1232:	81 93       	st	Z+, r24
    1234:	91 93       	st	Z+, r25
    1236:	22 50       	subi	r18, 0x02	; 2
    1238:	31 09       	sbc	r19, r1
    123a:	39 83       	std	Y+1, r19	; 0x01
    123c:	28 83       	st	Y, r18
    123e:	3a c0       	rjmp	.+116    	; 0x12b4 <malloc+0x128>
    1240:	20 91 d5 02 	lds	r18, 0x02D5
    1244:	30 91 d6 02 	lds	r19, 0x02D6
    1248:	23 2b       	or	r18, r19
    124a:	41 f4       	brne	.+16     	; 0x125c <malloc+0xd0>
    124c:	20 91 02 02 	lds	r18, 0x0202
    1250:	30 91 03 02 	lds	r19, 0x0203
    1254:	30 93 d6 02 	sts	0x02D6, r19
    1258:	20 93 d5 02 	sts	0x02D5, r18
    125c:	20 91 00 02 	lds	r18, 0x0200
    1260:	30 91 01 02 	lds	r19, 0x0201
    1264:	21 15       	cp	r18, r1
    1266:	31 05       	cpc	r19, r1
    1268:	41 f4       	brne	.+16     	; 0x127a <malloc+0xee>
    126a:	2d b7       	in	r18, 0x3d	; 61
    126c:	3e b7       	in	r19, 0x3e	; 62
    126e:	40 91 04 02 	lds	r20, 0x0204
    1272:	50 91 05 02 	lds	r21, 0x0205
    1276:	24 1b       	sub	r18, r20
    1278:	35 0b       	sbc	r19, r21
    127a:	e0 91 d5 02 	lds	r30, 0x02D5
    127e:	f0 91 d6 02 	lds	r31, 0x02D6
    1282:	e2 17       	cp	r30, r18
    1284:	f3 07       	cpc	r31, r19
    1286:	a0 f4       	brcc	.+40     	; 0x12b0 <malloc+0x124>
    1288:	2e 1b       	sub	r18, r30
    128a:	3f 0b       	sbc	r19, r31
    128c:	28 17       	cp	r18, r24
    128e:	39 07       	cpc	r19, r25
    1290:	78 f0       	brcs	.+30     	; 0x12b0 <malloc+0x124>
    1292:	ac 01       	movw	r20, r24
    1294:	4e 5f       	subi	r20, 0xFE	; 254
    1296:	5f 4f       	sbci	r21, 0xFF	; 255
    1298:	24 17       	cp	r18, r20
    129a:	35 07       	cpc	r19, r21
    129c:	48 f0       	brcs	.+18     	; 0x12b0 <malloc+0x124>
    129e:	4e 0f       	add	r20, r30
    12a0:	5f 1f       	adc	r21, r31
    12a2:	50 93 d6 02 	sts	0x02D6, r21
    12a6:	40 93 d5 02 	sts	0x02D5, r20
    12aa:	81 93       	st	Z+, r24
    12ac:	91 93       	st	Z+, r25
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <malloc+0x128>
    12b0:	e0 e0       	ldi	r30, 0x00	; 0
    12b2:	f0 e0       	ldi	r31, 0x00	; 0
    12b4:	cf 01       	movw	r24, r30
    12b6:	df 91       	pop	r29
    12b8:	cf 91       	pop	r28
    12ba:	08 95       	ret

000012bc <free>:
    12bc:	cf 93       	push	r28
    12be:	df 93       	push	r29
    12c0:	00 97       	sbiw	r24, 0x00	; 0
    12c2:	09 f4       	brne	.+2      	; 0x12c6 <free+0xa>
    12c4:	87 c0       	rjmp	.+270    	; 0x13d4 <free+0x118>
    12c6:	fc 01       	movw	r30, r24
    12c8:	32 97       	sbiw	r30, 0x02	; 2
    12ca:	13 82       	std	Z+3, r1	; 0x03
    12cc:	12 82       	std	Z+2, r1	; 0x02
    12ce:	c0 91 d7 02 	lds	r28, 0x02D7
    12d2:	d0 91 d8 02 	lds	r29, 0x02D8
    12d6:	20 97       	sbiw	r28, 0x00	; 0
    12d8:	81 f4       	brne	.+32     	; 0x12fa <free+0x3e>
    12da:	20 81       	ld	r18, Z
    12dc:	31 81       	ldd	r19, Z+1	; 0x01
    12de:	28 0f       	add	r18, r24
    12e0:	39 1f       	adc	r19, r25
    12e2:	80 91 d5 02 	lds	r24, 0x02D5
    12e6:	90 91 d6 02 	lds	r25, 0x02D6
    12ea:	82 17       	cp	r24, r18
    12ec:	93 07       	cpc	r25, r19
    12ee:	79 f5       	brne	.+94     	; 0x134e <free+0x92>
    12f0:	f0 93 d6 02 	sts	0x02D6, r31
    12f4:	e0 93 d5 02 	sts	0x02D5, r30
    12f8:	6d c0       	rjmp	.+218    	; 0x13d4 <free+0x118>
    12fa:	de 01       	movw	r26, r28
    12fc:	20 e0       	ldi	r18, 0x00	; 0
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	ae 17       	cp	r26, r30
    1302:	bf 07       	cpc	r27, r31
    1304:	50 f4       	brcc	.+20     	; 0x131a <free+0x5e>
    1306:	12 96       	adiw	r26, 0x02	; 2
    1308:	4d 91       	ld	r20, X+
    130a:	5c 91       	ld	r21, X
    130c:	13 97       	sbiw	r26, 0x03	; 3
    130e:	9d 01       	movw	r18, r26
    1310:	41 15       	cp	r20, r1
    1312:	51 05       	cpc	r21, r1
    1314:	09 f1       	breq	.+66     	; 0x1358 <free+0x9c>
    1316:	da 01       	movw	r26, r20
    1318:	f3 cf       	rjmp	.-26     	; 0x1300 <free+0x44>
    131a:	b3 83       	std	Z+3, r27	; 0x03
    131c:	a2 83       	std	Z+2, r26	; 0x02
    131e:	40 81       	ld	r20, Z
    1320:	51 81       	ldd	r21, Z+1	; 0x01
    1322:	84 0f       	add	r24, r20
    1324:	95 1f       	adc	r25, r21
    1326:	8a 17       	cp	r24, r26
    1328:	9b 07       	cpc	r25, r27
    132a:	71 f4       	brne	.+28     	; 0x1348 <free+0x8c>
    132c:	8d 91       	ld	r24, X+
    132e:	9c 91       	ld	r25, X
    1330:	11 97       	sbiw	r26, 0x01	; 1
    1332:	84 0f       	add	r24, r20
    1334:	95 1f       	adc	r25, r21
    1336:	02 96       	adiw	r24, 0x02	; 2
    1338:	91 83       	std	Z+1, r25	; 0x01
    133a:	80 83       	st	Z, r24
    133c:	12 96       	adiw	r26, 0x02	; 2
    133e:	8d 91       	ld	r24, X+
    1340:	9c 91       	ld	r25, X
    1342:	13 97       	sbiw	r26, 0x03	; 3
    1344:	93 83       	std	Z+3, r25	; 0x03
    1346:	82 83       	std	Z+2, r24	; 0x02
    1348:	21 15       	cp	r18, r1
    134a:	31 05       	cpc	r19, r1
    134c:	29 f4       	brne	.+10     	; 0x1358 <free+0x9c>
    134e:	f0 93 d8 02 	sts	0x02D8, r31
    1352:	e0 93 d7 02 	sts	0x02D7, r30
    1356:	3e c0       	rjmp	.+124    	; 0x13d4 <free+0x118>
    1358:	d9 01       	movw	r26, r18
    135a:	13 96       	adiw	r26, 0x03	; 3
    135c:	fc 93       	st	X, r31
    135e:	ee 93       	st	-X, r30
    1360:	12 97       	sbiw	r26, 0x02	; 2
    1362:	4d 91       	ld	r20, X+
    1364:	5d 91       	ld	r21, X+
    1366:	a4 0f       	add	r26, r20
    1368:	b5 1f       	adc	r27, r21
    136a:	ea 17       	cp	r30, r26
    136c:	fb 07       	cpc	r31, r27
    136e:	79 f4       	brne	.+30     	; 0x138e <free+0xd2>
    1370:	80 81       	ld	r24, Z
    1372:	91 81       	ldd	r25, Z+1	; 0x01
    1374:	84 0f       	add	r24, r20
    1376:	95 1f       	adc	r25, r21
    1378:	02 96       	adiw	r24, 0x02	; 2
    137a:	d9 01       	movw	r26, r18
    137c:	11 96       	adiw	r26, 0x01	; 1
    137e:	9c 93       	st	X, r25
    1380:	8e 93       	st	-X, r24
    1382:	82 81       	ldd	r24, Z+2	; 0x02
    1384:	93 81       	ldd	r25, Z+3	; 0x03
    1386:	13 96       	adiw	r26, 0x03	; 3
    1388:	9c 93       	st	X, r25
    138a:	8e 93       	st	-X, r24
    138c:	12 97       	sbiw	r26, 0x02	; 2
    138e:	e0 e0       	ldi	r30, 0x00	; 0
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	8a 81       	ldd	r24, Y+2	; 0x02
    1394:	9b 81       	ldd	r25, Y+3	; 0x03
    1396:	00 97       	sbiw	r24, 0x00	; 0
    1398:	19 f0       	breq	.+6      	; 0x13a0 <free+0xe4>
    139a:	fe 01       	movw	r30, r28
    139c:	ec 01       	movw	r28, r24
    139e:	f9 cf       	rjmp	.-14     	; 0x1392 <free+0xd6>
    13a0:	ce 01       	movw	r24, r28
    13a2:	02 96       	adiw	r24, 0x02	; 2
    13a4:	28 81       	ld	r18, Y
    13a6:	39 81       	ldd	r19, Y+1	; 0x01
    13a8:	82 0f       	add	r24, r18
    13aa:	93 1f       	adc	r25, r19
    13ac:	20 91 d5 02 	lds	r18, 0x02D5
    13b0:	30 91 d6 02 	lds	r19, 0x02D6
    13b4:	28 17       	cp	r18, r24
    13b6:	39 07       	cpc	r19, r25
    13b8:	69 f4       	brne	.+26     	; 0x13d4 <free+0x118>
    13ba:	30 97       	sbiw	r30, 0x00	; 0
    13bc:	29 f4       	brne	.+10     	; 0x13c8 <free+0x10c>
    13be:	10 92 d8 02 	sts	0x02D8, r1
    13c2:	10 92 d7 02 	sts	0x02D7, r1
    13c6:	02 c0       	rjmp	.+4      	; 0x13cc <free+0x110>
    13c8:	13 82       	std	Z+3, r1	; 0x03
    13ca:	12 82       	std	Z+2, r1	; 0x02
    13cc:	d0 93 d6 02 	sts	0x02D6, r29
    13d0:	c0 93 d5 02 	sts	0x02D5, r28
    13d4:	df 91       	pop	r29
    13d6:	cf 91       	pop	r28
    13d8:	08 95       	ret

000013da <strnlen_P>:
    13da:	fc 01       	movw	r30, r24
    13dc:	05 90       	lpm	r0, Z+
    13de:	61 50       	subi	r22, 0x01	; 1
    13e0:	70 40       	sbci	r23, 0x00	; 0
    13e2:	01 10       	cpse	r0, r1
    13e4:	d8 f7       	brcc	.-10     	; 0x13dc <strnlen_P+0x2>
    13e6:	80 95       	com	r24
    13e8:	90 95       	com	r25
    13ea:	8e 0f       	add	r24, r30
    13ec:	9f 1f       	adc	r25, r31
    13ee:	08 95       	ret

000013f0 <memset>:
    13f0:	dc 01       	movw	r26, r24
    13f2:	01 c0       	rjmp	.+2      	; 0x13f6 <memset+0x6>
    13f4:	6d 93       	st	X+, r22
    13f6:	41 50       	subi	r20, 0x01	; 1
    13f8:	50 40       	sbci	r21, 0x00	; 0
    13fa:	e0 f7       	brcc	.-8      	; 0x13f4 <memset+0x4>
    13fc:	08 95       	ret

000013fe <strnlen>:
    13fe:	fc 01       	movw	r30, r24
    1400:	61 50       	subi	r22, 0x01	; 1
    1402:	70 40       	sbci	r23, 0x00	; 0
    1404:	01 90       	ld	r0, Z+
    1406:	01 10       	cpse	r0, r1
    1408:	d8 f7       	brcc	.-10     	; 0x1400 <strnlen+0x2>
    140a:	80 95       	com	r24
    140c:	90 95       	com	r25
    140e:	8e 0f       	add	r24, r30
    1410:	9f 1f       	adc	r25, r31
    1412:	08 95       	ret

00001414 <fputc>:
    1414:	0f 93       	push	r16
    1416:	1f 93       	push	r17
    1418:	cf 93       	push	r28
    141a:	df 93       	push	r29
    141c:	18 2f       	mov	r17, r24
    141e:	09 2f       	mov	r16, r25
    1420:	eb 01       	movw	r28, r22
    1422:	8b 81       	ldd	r24, Y+3	; 0x03
    1424:	81 fd       	sbrc	r24, 1
    1426:	03 c0       	rjmp	.+6      	; 0x142e <fputc+0x1a>
    1428:	8f ef       	ldi	r24, 0xFF	; 255
    142a:	9f ef       	ldi	r25, 0xFF	; 255
    142c:	20 c0       	rjmp	.+64     	; 0x146e <fputc+0x5a>
    142e:	82 ff       	sbrs	r24, 2
    1430:	10 c0       	rjmp	.+32     	; 0x1452 <fputc+0x3e>
    1432:	4e 81       	ldd	r20, Y+6	; 0x06
    1434:	5f 81       	ldd	r21, Y+7	; 0x07
    1436:	2c 81       	ldd	r18, Y+4	; 0x04
    1438:	3d 81       	ldd	r19, Y+5	; 0x05
    143a:	42 17       	cp	r20, r18
    143c:	53 07       	cpc	r21, r19
    143e:	7c f4       	brge	.+30     	; 0x145e <fputc+0x4a>
    1440:	e8 81       	ld	r30, Y
    1442:	f9 81       	ldd	r31, Y+1	; 0x01
    1444:	9f 01       	movw	r18, r30
    1446:	2f 5f       	subi	r18, 0xFF	; 255
    1448:	3f 4f       	sbci	r19, 0xFF	; 255
    144a:	39 83       	std	Y+1, r19	; 0x01
    144c:	28 83       	st	Y, r18
    144e:	10 83       	st	Z, r17
    1450:	06 c0       	rjmp	.+12     	; 0x145e <fputc+0x4a>
    1452:	e8 85       	ldd	r30, Y+8	; 0x08
    1454:	f9 85       	ldd	r31, Y+9	; 0x09
    1456:	81 2f       	mov	r24, r17
    1458:	19 95       	eicall
    145a:	89 2b       	or	r24, r25
    145c:	29 f7       	brne	.-54     	; 0x1428 <fputc+0x14>
    145e:	2e 81       	ldd	r18, Y+6	; 0x06
    1460:	3f 81       	ldd	r19, Y+7	; 0x07
    1462:	2f 5f       	subi	r18, 0xFF	; 255
    1464:	3f 4f       	sbci	r19, 0xFF	; 255
    1466:	3f 83       	std	Y+7, r19	; 0x07
    1468:	2e 83       	std	Y+6, r18	; 0x06
    146a:	81 2f       	mov	r24, r17
    146c:	90 2f       	mov	r25, r16
    146e:	df 91       	pop	r29
    1470:	cf 91       	pop	r28
    1472:	1f 91       	pop	r17
    1474:	0f 91       	pop	r16
    1476:	08 95       	ret

00001478 <__ultoa_invert>:
    1478:	fa 01       	movw	r30, r20
    147a:	aa 27       	eor	r26, r26
    147c:	28 30       	cpi	r18, 0x08	; 8
    147e:	51 f1       	breq	.+84     	; 0x14d4 <__ultoa_invert+0x5c>
    1480:	20 31       	cpi	r18, 0x10	; 16
    1482:	81 f1       	breq	.+96     	; 0x14e4 <__ultoa_invert+0x6c>
    1484:	e8 94       	clt
    1486:	6f 93       	push	r22
    1488:	6e 7f       	andi	r22, 0xFE	; 254
    148a:	6e 5f       	subi	r22, 0xFE	; 254
    148c:	7f 4f       	sbci	r23, 0xFF	; 255
    148e:	8f 4f       	sbci	r24, 0xFF	; 255
    1490:	9f 4f       	sbci	r25, 0xFF	; 255
    1492:	af 4f       	sbci	r26, 0xFF	; 255
    1494:	b1 e0       	ldi	r27, 0x01	; 1
    1496:	3e d0       	rcall	.+124    	; 0x1514 <__ultoa_invert+0x9c>
    1498:	b4 e0       	ldi	r27, 0x04	; 4
    149a:	3c d0       	rcall	.+120    	; 0x1514 <__ultoa_invert+0x9c>
    149c:	67 0f       	add	r22, r23
    149e:	78 1f       	adc	r23, r24
    14a0:	89 1f       	adc	r24, r25
    14a2:	9a 1f       	adc	r25, r26
    14a4:	a1 1d       	adc	r26, r1
    14a6:	68 0f       	add	r22, r24
    14a8:	79 1f       	adc	r23, r25
    14aa:	8a 1f       	adc	r24, r26
    14ac:	91 1d       	adc	r25, r1
    14ae:	a1 1d       	adc	r26, r1
    14b0:	6a 0f       	add	r22, r26
    14b2:	71 1d       	adc	r23, r1
    14b4:	81 1d       	adc	r24, r1
    14b6:	91 1d       	adc	r25, r1
    14b8:	a1 1d       	adc	r26, r1
    14ba:	20 d0       	rcall	.+64     	; 0x14fc <__ultoa_invert+0x84>
    14bc:	09 f4       	brne	.+2      	; 0x14c0 <__ultoa_invert+0x48>
    14be:	68 94       	set
    14c0:	3f 91       	pop	r19
    14c2:	2a e0       	ldi	r18, 0x0A	; 10
    14c4:	26 9f       	mul	r18, r22
    14c6:	11 24       	eor	r1, r1
    14c8:	30 19       	sub	r19, r0
    14ca:	30 5d       	subi	r19, 0xD0	; 208
    14cc:	31 93       	st	Z+, r19
    14ce:	de f6       	brtc	.-74     	; 0x1486 <__ultoa_invert+0xe>
    14d0:	cf 01       	movw	r24, r30
    14d2:	08 95       	ret
    14d4:	46 2f       	mov	r20, r22
    14d6:	47 70       	andi	r20, 0x07	; 7
    14d8:	40 5d       	subi	r20, 0xD0	; 208
    14da:	41 93       	st	Z+, r20
    14dc:	b3 e0       	ldi	r27, 0x03	; 3
    14de:	0f d0       	rcall	.+30     	; 0x14fe <__ultoa_invert+0x86>
    14e0:	c9 f7       	brne	.-14     	; 0x14d4 <__ultoa_invert+0x5c>
    14e2:	f6 cf       	rjmp	.-20     	; 0x14d0 <__ultoa_invert+0x58>
    14e4:	46 2f       	mov	r20, r22
    14e6:	4f 70       	andi	r20, 0x0F	; 15
    14e8:	40 5d       	subi	r20, 0xD0	; 208
    14ea:	4a 33       	cpi	r20, 0x3A	; 58
    14ec:	18 f0       	brcs	.+6      	; 0x14f4 <__ultoa_invert+0x7c>
    14ee:	49 5d       	subi	r20, 0xD9	; 217
    14f0:	31 fd       	sbrc	r19, 1
    14f2:	40 52       	subi	r20, 0x20	; 32
    14f4:	41 93       	st	Z+, r20
    14f6:	02 d0       	rcall	.+4      	; 0x14fc <__ultoa_invert+0x84>
    14f8:	a9 f7       	brne	.-22     	; 0x14e4 <__ultoa_invert+0x6c>
    14fa:	ea cf       	rjmp	.-44     	; 0x14d0 <__ultoa_invert+0x58>
    14fc:	b4 e0       	ldi	r27, 0x04	; 4
    14fe:	a6 95       	lsr	r26
    1500:	97 95       	ror	r25
    1502:	87 95       	ror	r24
    1504:	77 95       	ror	r23
    1506:	67 95       	ror	r22
    1508:	ba 95       	dec	r27
    150a:	c9 f7       	brne	.-14     	; 0x14fe <__ultoa_invert+0x86>
    150c:	00 97       	sbiw	r24, 0x00	; 0
    150e:	61 05       	cpc	r22, r1
    1510:	71 05       	cpc	r23, r1
    1512:	08 95       	ret
    1514:	9b 01       	movw	r18, r22
    1516:	ac 01       	movw	r20, r24
    1518:	0a 2e       	mov	r0, r26
    151a:	06 94       	lsr	r0
    151c:	57 95       	ror	r21
    151e:	47 95       	ror	r20
    1520:	37 95       	ror	r19
    1522:	27 95       	ror	r18
    1524:	ba 95       	dec	r27
    1526:	c9 f7       	brne	.-14     	; 0x151a <__ultoa_invert+0xa2>
    1528:	62 0f       	add	r22, r18
    152a:	73 1f       	adc	r23, r19
    152c:	84 1f       	adc	r24, r20
    152e:	95 1f       	adc	r25, r21
    1530:	a0 1d       	adc	r26, r0
    1532:	08 95       	ret

00001534 <_exit>:
    1534:	f8 94       	cli

00001536 <__stop_program>:
    1536:	ff cf       	rjmp	.-2      	; 0x1536 <__stop_program>
