// Seed: 1623238514
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  wire id_4;
  assign id_2 = id_3[1];
  assign module_1.id_11 = 0;
  generate
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    input tri0 id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15
  );
  wire id_16 = 1;
  id_17(
      .id_0(id_5), .id_1(id_0), .id_2(), .id_3(1), .id_4((id_0))
  );
  wire id_18;
endmodule
