{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750767251153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750767251154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 19:14:10 2025 " "Processing started: Tue Jun 24 19:14:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750767251154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767251154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FP_VHDL -c FP_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off FP_VHDL -c FP_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767251154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750767251476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750767251476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/UART_TX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262891 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FP_VHDL.vhd 4 2 " "Found 4 design units, including 2 entities, in source file FP_VHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter-rtl " "Found design unit 1: fir_filter-rtl" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FP_VHDL-rtl " "Found design unit 2: FP_VHDL-rtl" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 247 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262893 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262893 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_VHDL " "Found entity 2: FP_VHDL" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/adc_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/adc_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ip " "Found entity 1: adc_ip" {  } { { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750767262902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_ip/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_ip/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ip_adc_mega_0 " "Found entity 1: adc_ip_adc_mega_0" {  } { { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767262916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767262916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FP_VHDL " "Elaborating entity \"FP_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750767263115 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex0 FP_VHDL.vhd(240) " "VHDL Signal Declaration warning at FP_VHDL.vhd(240): used implicit default value for signal \"hex0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750767263117 "|FP_VHDL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex1 FP_VHDL.vhd(241) " "VHDL Signal Declaration warning at FP_VHDL.vhd(241): used implicit default value for signal \"hex1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750767263117 "|FP_VHDL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex2 FP_VHDL.vhd(242) " "VHDL Signal Declaration warning at FP_VHDL.vhd(242): used implicit default value for signal \"hex2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750767263117 "|FP_VHDL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex3 FP_VHDL.vhd(243) " "VHDL Signal Declaration warning at FP_VHDL.vhd(243): used implicit default value for signal \"hex3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1 FP_VHDL.vhd(284) " "Verilog HDL or VHDL warning at FP_VHDL.vhd(284): object \"ch1\" assigned a value but never read" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch2 FP_VHDL.vhd(284) " "Verilog HDL or VHDL warning at FP_VHDL.vhd(284): object \"ch2\" assigned a value but never read" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch3 FP_VHDL.vhd(284) " "Verilog HDL or VHDL warning at FP_VHDL.vhd(284): object \"ch3\" assigned a value but never read" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch4 FP_VHDL.vhd(284) " "Verilog HDL or VHDL warning at FP_VHDL.vhd(284): object \"ch4\" assigned a value but never read" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch5 FP_VHDL.vhd(284) " "Verilog HDL or VHDL warning at FP_VHDL.vhd(284): object \"ch5\" assigned a value but never read" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch6 FP_VHDL.vhd(284) " "Verilog HDL or VHDL warning at FP_VHDL.vhd(284): object \"ch6\" assigned a value but never read" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch7 FP_VHDL.vhd(284) " "Verilog HDL or VHDL warning at FP_VHDL.vhd(284): object \"ch7\" assigned a value but never read" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263118 "|FP_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ip adc_ip:adc_inst " "Elaborating entity \"adc_ip\" for hierarchy \"adc_ip:adc_inst\"" {  } { { "FP_VHDL.vhd" "adc_inst" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ip_adc_mega_0 adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_ip_adc_mega_0\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\"" {  } { { "adc_ip/synthesis/adc_ip.v" "adc_mega_0" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "ADC_CTRL" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263206 ""}  } { { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767263206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/MAX10_ADC_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/MAX10_ADC_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/MAX10_ADC_PLL_altpll.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/MAX10_ADC_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750767263272 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263278 ""}  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767263278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263508 ""}  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767263508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767263787 ""}  } { { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767263787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767263846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767263846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:uart_tx_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:uart_tx_inst\"" {  } { { "FP_VHDL.vhd" "uart_tx_inst" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter fir_filter:fir_inst " "Elaborating entity \"fir_filter\" for hierarchy \"fir_filter:fir_inst\"" {  } { { "FP_VHDL.vhd" "fir_inst" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767263853 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1750767264080 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264202 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264202 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264202 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264202 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750767264202 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750767264202 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767264616 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750767264616 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750767264616 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_ip:adc_inst\|adc_ip_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v" 58 0 0 } } { "adc_ip/synthesis/adc_ip.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v" 41 0 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767265133 "|FP_VHDL|adc_ip:adc_inst|adc_ip_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750767265133 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750767265133 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "37 " "Inferred 37 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult36\"" {  } { { "FP_VHDL.vhd" "Mult36" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult35\"" {  } { { "FP_VHDL.vhd" "Mult35" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult33\"" {  } { { "FP_VHDL.vhd" "Mult33" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult34\"" {  } { { "FP_VHDL.vhd" "Mult34" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 207 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult32\"" {  } { { "FP_VHDL.vhd" "Mult32" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult31\"" {  } { { "FP_VHDL.vhd" "Mult31" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult21\"" {  } { { "FP_VHDL.vhd" "Mult21" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult22\"" {  } { { "FP_VHDL.vhd" "Mult22" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult19\"" {  } { { "FP_VHDL.vhd" "Mult19" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult20\"" {  } { { "FP_VHDL.vhd" "Mult20" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult15\"" {  } { { "FP_VHDL.vhd" "Mult15" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult16\"" {  } { { "FP_VHDL.vhd" "Mult16" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult18\"" {  } { { "FP_VHDL.vhd" "Mult18" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult17\"" {  } { { "FP_VHDL.vhd" "Mult17" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult6\"" {  } { { "FP_VHDL.vhd" "Mult6" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult28\"" {  } { { "FP_VHDL.vhd" "Mult28" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult27\"" {  } { { "FP_VHDL.vhd" "Mult27" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult29\"" {  } { { "FP_VHDL.vhd" "Mult29" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult30\"" {  } { { "FP_VHDL.vhd" "Mult30" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult26\"" {  } { { "FP_VHDL.vhd" "Mult26" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult25\"" {  } { { "FP_VHDL.vhd" "Mult25" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult24\"" {  } { { "FP_VHDL.vhd" "Mult24" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult23\"" {  } { { "FP_VHDL.vhd" "Mult23" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult11\"" {  } { { "FP_VHDL.vhd" "Mult11" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult12\"" {  } { { "FP_VHDL.vhd" "Mult12" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult14\"" {  } { { "FP_VHDL.vhd" "Mult14" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult13\"" {  } { { "FP_VHDL.vhd" "Mult13" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult10\"" {  } { { "FP_VHDL.vhd" "Mult10" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult9\"" {  } { { "FP_VHDL.vhd" "Mult9" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult8\"" {  } { { "FP_VHDL.vhd" "Mult8" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult7\"" {  } { { "FP_VHDL.vhd" "Mult7" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult5\"" {  } { { "FP_VHDL.vhd" "Mult5" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult4\"" {  } { { "FP_VHDL.vhd" "Mult4" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult3\"" {  } { { "FP_VHDL.vhd" "Mult3" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult2\"" {  } { { "FP_VHDL.vhd" "Mult2" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult1\"" {  } { { "FP_VHDL.vhd" "Mult1" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter:fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter:fir_inst\|Mult0\"" {  } { { "FP_VHDL.vhd" "Mult0" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750767266076 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750767266076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult36 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266105 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266105 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uig " "Found entity 1: add_sub_uig" {  } { { "db/add_sub_uig.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_uig.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_evg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_evg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_evg " "Found entity 1: add_sub_evg" {  } { { "db/add_sub_evg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_evg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult36\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult36\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 212 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult35 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266267 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6kg " "Found entity 1: add_sub_6kg" {  } { { "db/add_sub_6kg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_6kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fvg " "Found entity 1: add_sub_fvg" {  } { { "db/add_sub_fvg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_fvg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult35\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult35\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult33 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266397 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akg " "Found entity 1: add_sub_akg" {  } { { "db/add_sub_akg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_akg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9vg " "Found entity 1: add_sub_9vg" {  } { { "db/add_sub_9vg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_9vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult33\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult34\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult34 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266530 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult32\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult32 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266550 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult31 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266570 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266576 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kg " "Found entity 1: add_sub_7kg" {  } { { "db/add_sub_7kg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_7kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8vg " "Found entity 1: add_sub_8vg" {  } { { "db/add_sub_8vg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_8vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult31\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult31\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult21 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266704 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkg " "Found entity 1: add_sub_jkg" {  } { { "db/add_sub_jkg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_jkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266794 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2vg " "Found entity 1: add_sub_2vg" {  } { { "db/add_sub_2vg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_2vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult21\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult21\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult22 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767266891 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767266891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikg " "Found entity 1: add_sub_ikg" {  } { { "db/add_sub_ikg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_ikg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767266953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767266953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266957 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767266963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1vg " "Found entity 1: add_sub_1vg" {  } { { "db/add_sub_1vg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_1vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult22\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult22\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult19\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult19 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267046 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult20\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult20 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267075 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult18 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267144 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkg " "Found entity 1: add_sub_hkg" {  } { { "db/add_sub_hkg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_hkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dvg " "Found entity 1: add_sub_dvg" {  } { { "db/add_sub_dvg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_dvg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult18\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 187 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult6 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267303 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267306 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkg " "Found entity 1: add_sub_bkg" {  } { { "db/add_sub_bkg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_bkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_avg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_avg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_avg " "Found entity 1: add_sub_avg" {  } { { "db/add_sub_avg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_avg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult6\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult28 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267479 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267479 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckg " "Found entity 1: add_sub_ckg" {  } { { "db/add_sub_ckg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_ckg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bvg " "Found entity 1: add_sub_bvg" {  } { { "db/add_sub_bvg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_bvg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult28\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult28\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult27 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267636 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core fir_filter:fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder fir_filter:fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\"" {  } { { "multcore.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkg " "Found entity 1: add_sub_dkg" {  } { { "db/add_sub_dkg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_dkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_filter:fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_filter:fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cvg " "Found entity 1: add_sub_cvg" {  } { { "db/add_sub_cvg.tdf" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/db/add_sub_cvg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750767267752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767267752 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter:fir_inst\|lpm_mult:Mult27\|altshift:external_latency_ffs fir_filter:fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult27\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult29\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult29 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267764 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult26 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult26\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult26 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267799 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult25\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult25 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267826 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult24 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult24\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult24 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267865 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"fir_filter:fir_inst\|lpm_mult:Mult23\"" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767267892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:fir_inst\|lpm_mult:Mult23 " "Instantiated megafunction \"fir_filter:fir_inst\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750767267893 ""}  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750767267893 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1750767270797 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1750767270798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "FP_VHDL.vhd" "" { Text "/home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750767273555 "|FP_VHDL|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750767273555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750767273808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750767276041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kohigashi/kulyah/pkt/FP_VHDL/output_files/FP_VHDL.map.smsg " "Generated suppressed messages file /home/kohigashi/kulyah/pkt/FP_VHDL/output_files/FP_VHDL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767276207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750767276641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750767276641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4395 " "Implemented 4395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750767277007 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750767277007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4340 " "Implemented 4340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750767277007 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750767277007 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1750767277007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750767277007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750767277065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 19:14:37 2025 " "Processing ended: Tue Jun 24 19:14:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750767277065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750767277065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750767277065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750767277065 ""}
