

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_517_10'
================================================================
* Date:           Thu Dec 29 13:28:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_517_10  |      384|      384|         3|          3|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4563|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       47|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       47|     4687|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln517_fu_157_p2   |         +|   0|  0|    15|           8|           1|
    |add_ln522_fu_224_p2   |         +|   0|  0|    19|          12|           1|
    |add_ln523_fu_286_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln525_fu_325_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln526_fu_345_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln527_fu_245_p2   |         +|   0|  0|    39|          32|           3|
    |t_2_fu_280_p2         |         -|   0|  0|    28|          21|          20|
    |t_fu_189_p2           |         -|   0|  0|    31|          20|          24|
    |icmp_ln517_fu_151_p2  |      icmp|   0|  0|    11|           8|           9|
    |lshr_ln519_fu_179_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln520_fu_271_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln520_fu_262_p2    |        or|   0|  0|    13|          13|           6|
    |or_ln524_fu_308_p2    |        or|   0|  0|     8|           8|           8|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  4563|       16542|       16463|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_30  |   9|          2|    8|         16|
    |i_fu_84                |   9|          2|    8|         16|
    |ptr_o                  |   9|          2|   32|         64|
    |sk_address0            |  20|          4|   12|         48|
    |sk_address1            |  14|          3|   12|         36|
    |sk_d0                  |  20|          4|    8|         32|
    |sk_d1                  |  14|          3|    8|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 124|         26|   90|        242|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_84                |   8|   0|    8|          0|
    |shl_ln_reg_370         |   7|   0|   13|          6|
    |trunc_ln3_reg_382      |   8|   0|    8|          0|
    |trunc_ln521_1_reg_375  |  12|   0|   12|          0|
    |trunc_ln5_reg_387      |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  47|   0|   53|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+---------------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+-----------------+-----+------+------------+---------------------------------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_517_10|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_517_10|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_517_10|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_517_10|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_517_10|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_517_10|  return value|
|this_5_9_reload  |   in|  8192|     ap_none|                        this_5_9_reload|        scalar|
|sk_address0      |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce0           |  out|     1|   ap_memory|                                     sk|         array|
|sk_we0           |  out|     1|   ap_memory|                                     sk|         array|
|sk_d0            |  out|     8|   ap_memory|                                     sk|         array|
|sk_address1      |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce1           |  out|     1|   ap_memory|                                     sk|         array|
|sk_we1           |  out|     1|   ap_memory|                                     sk|         array|
|sk_d1            |  out|     8|   ap_memory|                                     sk|         array|
|ptr_i            |   in|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|                                    ptr|       pointer|
+-----------------+-----+------+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_9_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_9_reload"   --->   Operation 8 'read' 'this_5_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc645"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_30 = load i8 %i" [HLS_Final_vitis_src/dpu.cpp:519]   --->   Operation 11 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln517 = icmp_eq  i8 %i_30, i8 128" [HLS_Final_vitis_src/dpu.cpp:517]   --->   Operation 13 'icmp' 'icmp_ln517' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "%add_ln517 = add i8 %i_30, i8 1" [HLS_Final_vitis_src/dpu.cpp:517]   --->   Operation 15 'add' 'add_ln517' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln517 = br i1 %icmp_ln517, void %for.inc645.split, void %for.inc648.exitStub" [HLS_Final_vitis_src/dpu.cpp:517]   --->   Operation 16 'br' 'br_ln517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i8 %i_30" [HLS_Final_vitis_src/dpu.cpp:519]   --->   Operation 17 'trunc' 'trunc_ln519' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln519, i6 0" [HLS_Final_vitis_src/dpu.cpp:519]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln519 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:519]   --->   Operation 19 'zext' 'zext_ln519' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%lshr_ln519 = lshr i8192 %this_5_9_reload_read, i8192 %zext_ln519" [HLS_Final_vitis_src/dpu.cpp:519]   --->   Operation 20 'lshr' 'lshr_ln519' <Predicate = (!icmp_ln517)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln519_1 = trunc i8192 %lshr_ln519" [HLS_Final_vitis_src/dpu.cpp:519]   --->   Operation 21 'trunc' 'trunc_ln519_1' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.72ns) (out node of the LUT)   --->   "%t = sub i24 524288, i24 %trunc_ln519_1" [HLS_Final_vitis_src/dpu.cpp:519]   --->   Operation 22 'sub' 't' <Predicate = (!icmp_ln517)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i24 %t" [HLS_Final_vitis_src/dpu.cpp:521]   --->   Operation 23 'trunc' 'trunc_ln521' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:521]   --->   Operation 24 'load' 'ptr_load' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln521_1 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:521]   --->   Operation 25 'trunc' 'trunc_ln521_1' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:521]   --->   Operation 26 'zext' 'zext_ln521' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln521" [HLS_Final_vitis_src/dpu.cpp:521]   --->   Operation 27 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln521 = store i8 %trunc_ln521, i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:521]   --->   Operation 28 'store' 'store_ln521' <Predicate = (!icmp_ln517)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %t, i32 8, i32 15" [HLS_Final_vitis_src/dpu.cpp:522]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%add_ln522 = add i12 %trunc_ln521_1, i12 1" [HLS_Final_vitis_src/dpu.cpp:522]   --->   Operation 30 'add' 'add_ln522' <Predicate = (!icmp_ln517)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i12 %add_ln522" [HLS_Final_vitis_src/dpu.cpp:522]   --->   Operation 31 'zext' 'zext_ln522' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sk_addr_5 = getelementptr i8 %sk, i64 0, i64 %zext_ln522" [HLS_Final_vitis_src/dpu.cpp:522]   --->   Operation 32 'getelementptr' 'sk_addr_5' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln522 = store i8 %trunc_ln, i12 %sk_addr_5" [HLS_Final_vitis_src/dpu.cpp:522]   --->   Operation 33 'store' 'store_ln522' <Predicate = (!icmp_ln517)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %t, i32 16, i32 23" [HLS_Final_vitis_src/dpu.cpp:523]   --->   Operation 34 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln527 = add i32 %ptr_load, i32 5" [HLS_Final_vitis_src/dpu.cpp:527]   --->   Operation 35 'add' 'add_ln527' <Predicate = (!icmp_ln517)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln527 = store i32 %add_ln527, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:527]   --->   Operation 36 'store' 'store_ln527' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln517 = store i8 %add_ln517, i8 %i" [HLS_Final_vitis_src/dpu.cpp:517]   --->   Operation 37 'store' 'store_ln517' <Predicate = (!icmp_ln517)> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln517)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%or_ln520 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:520]   --->   Operation 38 'or' 'or_ln520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%zext_ln520 = zext i13 %or_ln520" [HLS_Final_vitis_src/dpu.cpp:520]   --->   Operation 39 'zext' 'zext_ln520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%lshr_ln520 = lshr i8192 %this_5_9_reload_read, i8192 %zext_ln520" [HLS_Final_vitis_src/dpu.cpp:520]   --->   Operation 40 'lshr' 'lshr_ln520' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%trunc_ln520 = trunc i8192 %lshr_ln520" [HLS_Final_vitis_src/dpu.cpp:520]   --->   Operation 41 'trunc' 'trunc_ln520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_2 = sub i20 524288, i20 %trunc_ln520" [HLS_Final_vitis_src/dpu.cpp:520]   --->   Operation 42 'sub' 't_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%add_ln523 = add i12 %trunc_ln521_1, i12 2" [HLS_Final_vitis_src/dpu.cpp:523]   --->   Operation 43 'add' 'add_ln523' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i12 %add_ln523" [HLS_Final_vitis_src/dpu.cpp:523]   --->   Operation 44 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sk_addr_6 = getelementptr i8 %sk, i64 0, i64 %zext_ln523" [HLS_Final_vitis_src/dpu.cpp:523]   --->   Operation 45 'getelementptr' 'sk_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln524 = trunc i20 %t_2" [HLS_Final_vitis_src/dpu.cpp:524]   --->   Operation 46 'trunc' 'trunc_ln524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln524, i4 0" [HLS_Final_vitis_src/dpu.cpp:524]   --->   Operation 47 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.28ns)   --->   "%or_ln524 = or i8 %shl_ln5, i8 %trunc_ln3" [HLS_Final_vitis_src/dpu.cpp:524]   --->   Operation 48 'or' 'or_ln524' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln524 = store i8 %or_ln524, i12 %sk_addr_6" [HLS_Final_vitis_src/dpu.cpp:524]   --->   Operation 49 'store' 'store_ln524' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_2, i32 4, i32 11" [HLS_Final_vitis_src/dpu.cpp:525]   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%add_ln525 = add i12 %trunc_ln521_1, i12 3" [HLS_Final_vitis_src/dpu.cpp:525]   --->   Operation 51 'add' 'add_ln525' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i12 %add_ln525" [HLS_Final_vitis_src/dpu.cpp:525]   --->   Operation 52 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sk_addr_7 = getelementptr i8 %sk, i64 0, i64 %zext_ln525" [HLS_Final_vitis_src/dpu.cpp:525]   --->   Operation 53 'getelementptr' 'sk_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln525 = store i8 %trunc_ln4, i12 %sk_addr_7" [HLS_Final_vitis_src/dpu.cpp:525]   --->   Operation 54 'store' 'store_ln525' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_2, i32 12, i32 19" [HLS_Final_vitis_src/dpu.cpp:526]   --->   Operation 55 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS_Final_vitis_src/dpu.cpp:517]   --->   Operation 56 'specloopname' 'specloopname_ln517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.99ns)   --->   "%add_ln526 = add i12 %trunc_ln521_1, i12 4" [HLS_Final_vitis_src/dpu.cpp:526]   --->   Operation 57 'add' 'add_ln526' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i12 %add_ln526" [HLS_Final_vitis_src/dpu.cpp:526]   --->   Operation 58 'zext' 'zext_ln526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sk_addr_8 = getelementptr i8 %sk, i64 0, i64 %zext_ln526" [HLS_Final_vitis_src/dpu.cpp:526]   --->   Operation 59 'getelementptr' 'sk_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln526 = store i8 %trunc_ln5, i12 %sk_addr_8" [HLS_Final_vitis_src/dpu.cpp:526]   --->   Operation 60 'store' 'store_ln526' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln517 = br void %for.inc645" [HLS_Final_vitis_src/dpu.cpp:517]   --->   Operation 61 'br' 'br_ln517' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_5_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
this_5_9_reload_read  (read             ) [ 0010]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_30                  (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln517            (icmp             ) [ 0100]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln517             (add              ) [ 0000]
br_ln517              (br               ) [ 0000]
trunc_ln519           (trunc            ) [ 0000]
shl_ln                (bitconcatenate   ) [ 0010]
zext_ln519            (zext             ) [ 0000]
lshr_ln519            (lshr             ) [ 0000]
trunc_ln519_1         (trunc            ) [ 0000]
t                     (sub              ) [ 0000]
trunc_ln521           (trunc            ) [ 0000]
ptr_load              (load             ) [ 0000]
trunc_ln521_1         (trunc            ) [ 0011]
zext_ln521            (zext             ) [ 0000]
sk_addr               (getelementptr    ) [ 0000]
store_ln521           (store            ) [ 0000]
trunc_ln              (partselect       ) [ 0000]
add_ln522             (add              ) [ 0000]
zext_ln522            (zext             ) [ 0000]
sk_addr_5             (getelementptr    ) [ 0000]
store_ln522           (store            ) [ 0000]
trunc_ln3             (partselect       ) [ 0010]
add_ln527             (add              ) [ 0000]
store_ln527           (store            ) [ 0000]
store_ln517           (store            ) [ 0000]
or_ln520              (or               ) [ 0000]
zext_ln520            (zext             ) [ 0000]
lshr_ln520            (lshr             ) [ 0000]
trunc_ln520           (trunc            ) [ 0000]
t_2                   (sub              ) [ 0000]
add_ln523             (add              ) [ 0000]
zext_ln523            (zext             ) [ 0000]
sk_addr_6             (getelementptr    ) [ 0000]
trunc_ln524           (trunc            ) [ 0000]
shl_ln5               (bitconcatenate   ) [ 0000]
or_ln524              (or               ) [ 0000]
store_ln524           (store            ) [ 0000]
trunc_ln4             (partselect       ) [ 0000]
add_ln525             (add              ) [ 0000]
zext_ln525            (zext             ) [ 0000]
sk_addr_7             (getelementptr    ) [ 0000]
store_ln525           (store            ) [ 0000]
trunc_ln5             (partselect       ) [ 0001]
specloopname_ln517    (specloopname     ) [ 0000]
add_ln526             (add              ) [ 0000]
zext_ln526            (zext             ) [ 0000]
sk_addr_8             (getelementptr    ) [ 0000]
store_ln526           (store            ) [ 0000]
br_ln517              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_5_9_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_9_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="this_5_9_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8192" slack="0"/>
<pin id="90" dir="0" index="1" bw="8192" slack="0"/>
<pin id="91" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_5_9_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sk_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="12" slack="0"/>
<pin id="107" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln521/1 store_ln522/1 store_ln524/2 store_ln525/2 store_ln526/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sk_addr_5_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="12" slack="0"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_5/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sk_addr_6_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_6/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sk_addr_7_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_7/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sk_addr_8_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="12" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_8/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_30_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_30/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln517_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln517/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln517_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln517/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln519_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln519/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln519_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="0"/>
<pin id="177" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="lshr_ln519_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8192" slack="0"/>
<pin id="181" dir="0" index="1" bw="13" slack="0"/>
<pin id="182" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln519/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln519_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8192" slack="0"/>
<pin id="187" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln519_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="t_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="21" slack="0"/>
<pin id="191" dir="0" index="1" bw="24" slack="0"/>
<pin id="192" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln521_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln521/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="ptr_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ptr_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln521_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln521_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln521_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln521/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="24" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="0" index="3" bw="5" slack="0"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln522_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln522/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln522_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="24" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln527_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln527/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln527_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln517_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln520_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="1"/>
<pin id="264" dir="0" index="1" bw="13" slack="0"/>
<pin id="265" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln520/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln520_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln520/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="lshr_ln520_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8192" slack="1"/>
<pin id="273" dir="0" index="1" bw="13" slack="0"/>
<pin id="274" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln520/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln520_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8192" slack="0"/>
<pin id="278" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln520/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="t_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="20" slack="0"/>
<pin id="282" dir="0" index="1" bw="20" slack="0"/>
<pin id="283" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln523_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="1"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln523/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln523_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln523/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln524_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln524/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln524_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="1"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln524/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="20" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="0" index="3" bw="5" slack="0"/>
<pin id="319" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln525_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="1"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln525_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln525/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="20" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="0" index="3" bw="6" slack="0"/>
<pin id="340" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln526_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="2"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln526/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln526_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln526/3 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="362" class="1005" name="this_5_9_reload_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8192" slack="1"/>
<pin id="364" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_9_reload_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="shl_ln_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="1"/>
<pin id="372" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln521_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln521_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="trunc_ln3_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="387" class="1005" name="trunc_ln5_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="148" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="88" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="189" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="223"><net_src comp="213" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="228"><net_src comp="204" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="189" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="249"><net_src comp="200" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="157" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="299"><net_src comp="280" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="308" pin="2"/><net_sink comp="101" pin=4"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="280" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="324"><net_src comp="314" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="280" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="74" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="76" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="358"><net_src comp="84" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="365"><net_src comp="88" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="373"><net_src comp="167" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="378"><net_src comp="204" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="385"><net_src comp="235" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="390"><net_src comp="335" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sk | {1 2 3 }
	Port: ptr | {1 }
 - Input state : 
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_517_10 : this_5_9_reload | {1 }
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_517_10 : sk | {}
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_517_10 : ptr | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_30 : 1
		icmp_ln517 : 2
		add_ln517 : 2
		br_ln517 : 3
		trunc_ln519 : 2
		shl_ln : 3
		zext_ln519 : 4
		lshr_ln519 : 5
		trunc_ln519_1 : 6
		t : 7
		trunc_ln521 : 8
		trunc_ln521_1 : 1
		zext_ln521 : 1
		sk_addr : 2
		store_ln521 : 9
		trunc_ln : 8
		add_ln522 : 2
		zext_ln522 : 3
		sk_addr_5 : 4
		store_ln522 : 9
		trunc_ln3 : 8
		add_ln527 : 1
		store_ln527 : 2
		store_ln517 : 3
	State 2
		lshr_ln520 : 1
		trunc_ln520 : 2
		t_2 : 3
		zext_ln523 : 1
		sk_addr_6 : 2
		trunc_ln524 : 4
		shl_ln5 : 5
		or_ln524 : 6
		store_ln524 : 6
		trunc_ln4 : 4
		zext_ln525 : 1
		sk_addr_7 : 2
		store_ln525 : 5
		trunc_ln5 : 4
	State 3
		zext_ln526 : 1
		sk_addr_8 : 2
		store_ln526 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   lshr   |        lshr_ln519_fu_179        |    0    |   2171  |
|          |        lshr_ln520_fu_271        |    0    |   2171  |
|----------|---------------------------------|---------|---------|
|          |         add_ln517_fu_157        |    0    |    15   |
|          |         add_ln522_fu_224        |    0    |    19   |
|    add   |         add_ln527_fu_245        |    0    |    39   |
|          |         add_ln523_fu_286        |    0    |    19   |
|          |         add_ln525_fu_325        |    0    |    19   |
|          |         add_ln526_fu_345        |    0    |    19   |
|----------|---------------------------------|---------|---------|
|    sub   |             t_fu_189            |    0    |    31   |
|          |            t_2_fu_280           |    0    |    27   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln517_fu_151        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    or    |         or_ln520_fu_262         |    0    |    0    |
|          |         or_ln524_fu_308         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|   read   | this_5_9_reload_read_read_fu_88 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln519_fu_163       |    0    |    0    |
|          |       trunc_ln519_1_fu_185      |    0    |    0    |
|   trunc  |        trunc_ln521_fu_195       |    0    |    0    |
|          |       trunc_ln521_1_fu_204      |    0    |    0    |
|          |        trunc_ln520_fu_276       |    0    |    0    |
|          |        trunc_ln524_fu_296       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_167          |    0    |    0    |
|          |          shl_ln5_fu_300         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln519_fu_175        |    0    |    0    |
|          |        zext_ln521_fu_208        |    0    |    0    |
|          |        zext_ln522_fu_230        |    0    |    0    |
|   zext   |        zext_ln520_fu_267        |    0    |    0    |
|          |        zext_ln523_fu_291        |    0    |    0    |
|          |        zext_ln525_fu_330        |    0    |    0    |
|          |        zext_ln526_fu_350        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         trunc_ln_fu_213         |    0    |    0    |
|partselect|         trunc_ln3_fu_235        |    0    |    0    |
|          |         trunc_ln4_fu_314        |    0    |    0    |
|          |         trunc_ln5_fu_335        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   4549  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          i_reg_355         |    8   |
|       shl_ln_reg_370       |   13   |
|this_5_9_reload_read_reg_362|  8192  |
|      trunc_ln3_reg_382     |    8   |
|    trunc_ln521_1_reg_375   |   12   |
|      trunc_ln5_reg_387     |    8   |
+----------------------------+--------+
|            Total           |  8241  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   3  |  12  |   36   ||    14   |
| grp_access_fu_101 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_101 |  p4  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   || 1.92429 ||    46   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  4549  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   46   |
|  Register |    -   |  8241  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  8241  |  4595  |
+-----------+--------+--------+--------+
