#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Aug 28 14:55:02 2025
# Process ID         : 13932
# Current directory  : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent164 C:\Users\Varada Govind\Documents\Coding\Verilog\Combinational Logic\1-Bit Full Adder\1-Bit Full Adder.xpr
# Log file           : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/vivado.log
# Journal file       : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder\vivado.jou
# Running On         : AsusTuf-A16
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16366 MB
# Swap memory        : 10200 MB
# Total Virtual      : 26567 MB
# Available Virtual  : 16495 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.258 ; gain = 104.078
update_compile_order -fileset sources_1
create_project {Experiment 2} {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2} -part xc7a15tcpg236-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Full_Adder.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Full_Adder.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Half_Adder.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Half_Adder.v}}
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project {1-Bit Full Adder}
close_project
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Gate.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Gate.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Data.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Data.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Beh.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Beh.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new/Test_Bench.v} w ]
add_files -fileset sim_1 {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new/Test_Bench.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
create_project {Experiment 2a} {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a} -part xc7a15tcpg236-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Gate.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Gate.v}}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Data.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Data.v}}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Beh.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Beh.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v} w ]
add_files -fileset sim_1 {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\FA_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Full_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sources_1\new\Half_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2\Experiment 2.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sim_1\new\Test_Bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\Coding\Verilog\Embedded System Design\Experiment 2a\Experiment 2a.srcs\sources_1\new\FS_Beh.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_Bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FS_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FS_Data
Compiling module xil_defaultlib.Test_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1309.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v" Line 54
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.531 ; gain = 19.082
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1328.531 ; gain = 19.082
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-1
Top: FS_Beh
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.578 ; gain = 467.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FS_Beh' [C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Beh.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FS_Beh' (0#1) [C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Beh.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2070.727 ; gain = 576.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2070.727 ; gain = 576.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2070.727 ; gain = 576.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2130.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3398.070 ; gain = 1903.488
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 3398.070 ; gain = 2069.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 28 16:14:32 2025...
