Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 26 18:37:50 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingF4P_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingF4P_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingF4P_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingF4P_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.330        0.000                      0                  434        0.160        0.000                      0                  434        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               4.330        0.000                      0                  434        0.160        0.000                      0                  434        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[0]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_157
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[10]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_147
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[11]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_146
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[12]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_145
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[13]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_144
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[14]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_143
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[15]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_142
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[16]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_141
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[17]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_140
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.867     5.110    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     9.316 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/PCOUT[18]
                         net (fo=1, routed)           0.002     9.318    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2_n_139
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.688    14.590    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism              0.494    15.083    
                         clock uncertainty           -0.035    15.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.648    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.470    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X103Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[3]/Q
                         net (fo=1, routed)           0.117     1.727    firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379[3]
    SLICE_X104Y66        FDSE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.872     1.987    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X104Y66        FDSE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[3]/C
                         clock pessimism             -0.483     1.505    
    SLICE_X104Y66        FDSE (Hold_fdse_C_D)         0.063     1.568    firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.173%)  route 0.123ns (42.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.470    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X102Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[8]/Q
                         net (fo=5, routed)           0.123     1.756    firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_state9
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.961     2.076    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
                         clock pessimism             -0.503     1.573    
    DSP48_X4Y26          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     1.591    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.631     1.498    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y65        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[3]/Q
                         net (fo=1, routed)           0.115     1.753    firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356[3]
    SLICE_X106Y66        FDSE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     2.013    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y66        FDSE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[3]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X106Y66        FDSE (Hold_fdse_C_D)         0.070     1.581    firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.631     1.498    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y65        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[4]/Q
                         net (fo=1, routed)           0.118     1.756    firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356[4]
    SLICE_X106Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     2.013    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[4]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X106Y66        FDRE (Hold_fdre_C_D)         0.072     1.583    firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.631     1.498    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y65        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[2]/Q
                         net (fo=1, routed)           0.114     1.752    firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356[2]
    SLICE_X106Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     2.013    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[2]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X106Y66        FDRE (Hold_fdre_C_D)         0.066     1.577    firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.631     1.498    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y65        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356_reg[1]/Q
                         net (fo=1, routed)           0.121     1.760    firConvolutionLoopUnrollingF4P_IP/U0/i_2_3_reg_356[1]
    SLICE_X106Y66        FDSE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     2.013    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X106Y66        FDSE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[1]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X106Y66        FDSE (Hold_fdse_C_D)         0.070     1.581    firConvolutionLoopUnrollingF4P_IP/U0/i_reg_143_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CEP
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.221%)  route 0.118ns (41.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.470    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X102Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[9]/Q
                         net (fo=19, routed)          0.118     1.751    firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_state10
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CEP
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.959     2.074    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
                         clock pessimism             -0.503     1.571    
    DSP48_X4Y27          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     1.567    firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.803%)  route 0.174ns (55.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.470    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X103Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[0]/Q
                         net (fo=1, routed)           0.174     1.784    firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379[0]
    SLICE_X105Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.872     1.987    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X105Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[0]/C
                         clock pessimism             -0.483     1.505    
    SLICE_X105Y66        FDRE (Hold_fdre_C_D)         0.070     1.575    firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.470    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X103Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDRE (Prop_fdre_C_Q)         0.128     1.598 r  firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379_reg[2]/Q
                         net (fo=1, routed)           0.117     1.714    firConvolutionLoopUnrollingF4P_IP/U0/i_3_reg_379[2]
    SLICE_X104Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.872     1.987    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X104Y66        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[2]/C
                         clock pessimism             -0.483     1.505    
    SLICE_X104Y66        FDRE (Hold_fdre_C_D)        -0.002     1.503    firConvolutionLoopUnrollingF4P_IP/U0/i_1_reg_168_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4P_IP/U0/tmp_s_reg_343_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.534%)  route 0.161ns (46.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.631     1.498    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X107Y64        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_s_reg_343_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopUnrollingF4P_IP/U0/tmp_s_reg_343_reg[0]/Q
                         net (fo=5, routed)           0.161     1.800    firConvolutionLoopUnrollingF4P_IP/U0/tmp_s_reg_343
    SLICE_X108Y65        LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm[5]_i_1_n_4
    SLICE_X108Y65        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.899     2.014    firConvolutionLoopUnrollingF4P_IP/U0/ap_clk
    SLICE_X108Y65        FDRE                                         r  firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[5]/C
                         clock pessimism             -0.503     1.512    
    SLICE_X108Y65        FDRE (Hold_fdre_C_D)         0.121     1.633    firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y27     firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y13    firConvolutionLoopUnrollingF4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y13    firConvolutionLoopUnrollingF4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y26     firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_fu_304_p2/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y67   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y67   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y62   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y62   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y62   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y62   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y67   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y67   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y67   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y65   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y65   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y65   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y65   firConvolutionLoopUnrollingF4P_IP/U0/accumulator_reg_155_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y65   firConvolutionLoopUnrollingF4P_IP/U0/tmp_6_reg_394_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y67   firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y67   firConvolutionLoopUnrollingF4P_IP/U0/ap_CS_fsm_reg[1]/C



