# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assignment_3.srcs/sources_1/new/decoder1to2.vhd" \
"../../../../assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd" \

# Do not sort compile order
nosort
