Loading plugins phase: Elapsed time ==> 0s.199ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj -d CY8C5888LTI-LP097 -s C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.046ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.045ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  dmc-psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj -dcpsoc3 dmc-psoc.v -verilog
======================================================================

======================================================================
Compiling:  dmc-psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj -dcpsoc3 dmc-psoc.v -verilog
======================================================================

======================================================================
Compiling:  dmc-psoc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj -dcpsoc3 -verilog dmc-psoc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 14 22:12:12 2023


======================================================================
Compiling:  dmc-psoc.v
Program  :   vpp
Options  :    -yv2 -q10 dmc-psoc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 14 22:12:12 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'dmc-psoc.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  dmc-psoc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj -dcpsoc3 -verilog dmc-psoc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 14 22:12:12 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\codegentemp\dmc-psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\codegentemp\dmc-psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  dmc-psoc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj -dcpsoc3 -verilog dmc-psoc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 14 22:12:13 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\codegentemp\dmc-psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\codegentemp\dmc-psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\pump_timer_1:Net_260\
	Net_175
	\pump_timer_1:Net_53\
	\pump_timer_1:TimerUDB:ctrl_ten\
	\pump_timer_1:TimerUDB:ctrl_cmode_0\
	\pump_timer_1:TimerUDB:ctrl_tmode_1\
	\pump_timer_1:TimerUDB:ctrl_tmode_0\
	\pump_timer_1:TimerUDB:ctrl_ic_1\
	\pump_timer_1:TimerUDB:ctrl_ic_0\
	Net_173
	\pump_timer_1:TimerUDB:zeros_3\
	\pump_timer_1:Net_102\
	\pump_timer_1:Net_266\
	\pump_timer_2:Net_260\
	Net_219
	\pump_timer_2:Net_53\
	\pump_timer_2:TimerUDB:ctrl_ten\
	\pump_timer_2:TimerUDB:ctrl_cmode_0\
	\pump_timer_2:TimerUDB:ctrl_tmode_1\
	\pump_timer_2:TimerUDB:ctrl_tmode_0\
	\pump_timer_2:TimerUDB:ctrl_ic_1\
	\pump_timer_2:TimerUDB:ctrl_ic_0\
	Net_216
	\pump_timer_2:TimerUDB:zeros_3\
	\pump_timer_2:Net_102\
	\pump_timer_2:Net_266\
	\pump_timer_3:Net_260\
	Net_241
	\pump_timer_3:Net_53\
	\pump_timer_3:TimerUDB:ctrl_ten\
	\pump_timer_3:TimerUDB:ctrl_cmode_0\
	\pump_timer_3:TimerUDB:ctrl_tmode_1\
	\pump_timer_3:TimerUDB:ctrl_tmode_0\
	\pump_timer_3:TimerUDB:ctrl_ic_1\
	\pump_timer_3:TimerUDB:ctrl_ic_0\
	Net_238
	\pump_timer_3:TimerUDB:zeros_3\
	\pump_timer_3:Net_102\
	\pump_timer_3:Net_266\
	Net_314
	\uart_rpi:BUART:reset_sr\
	Net_303
	\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_294
	\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:xeq\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:xlt\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:xlte\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:xgt\
	\uart_rpi:BUART:sRX:MODULE_5:g1:a0:xgte\
	\uart_rpi:BUART:sRX:MODULE_5:lt\
	\uart_rpi:BUART:sRX:MODULE_5:eq\
	\uart_rpi:BUART:sRX:MODULE_5:gt\
	\uart_rpi:BUART:sRX:MODULE_5:gte\
	\uart_rpi:BUART:sRX:MODULE_5:lte\


Deleted 66 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_12
Aliasing \pump_timer_1:TimerUDB:ctrl_cmode_1\ to Net_12
Aliasing \pump_timer_1:TimerUDB:trigger_enable\ to one
Aliasing \pump_timer_1:TimerUDB:status_6\ to Net_12
Aliasing \pump_timer_1:TimerUDB:status_5\ to Net_12
Aliasing \pump_timer_1:TimerUDB:status_4\ to Net_12
Aliasing \pump_timer_1:TimerUDB:status_0\ to \pump_timer_1:TimerUDB:tc_i\
Aliasing Net_214 to Net_12
Aliasing \pump_timer_2:TimerUDB:ctrl_cmode_1\ to Net_12
Aliasing \pump_timer_2:TimerUDB:trigger_enable\ to one
Aliasing \pump_timer_2:TimerUDB:status_6\ to Net_12
Aliasing \pump_timer_2:TimerUDB:status_5\ to Net_12
Aliasing \pump_timer_2:TimerUDB:status_4\ to Net_12
Aliasing \pump_timer_2:TimerUDB:status_0\ to \pump_timer_2:TimerUDB:tc_i\
Aliasing Net_236 to Net_12
Aliasing \pump_timer_3:TimerUDB:ctrl_cmode_1\ to Net_12
Aliasing \pump_timer_3:TimerUDB:trigger_enable\ to one
Aliasing \pump_timer_3:TimerUDB:status_6\ to Net_12
Aliasing \pump_timer_3:TimerUDB:status_5\ to Net_12
Aliasing \pump_timer_3:TimerUDB:status_4\ to Net_12
Aliasing \pump_timer_3:TimerUDB:status_0\ to \pump_timer_3:TimerUDB:tc_i\
Aliasing Net_249 to Net_12
Aliasing \check_weight_timer:Net_260\ to Net_12
Aliasing \check_weight_timer:Net_102\ to one
Aliasing \weight_adc:vp_ctl_0\ to Net_12
Aliasing \weight_adc:vp_ctl_2\ to Net_12
Aliasing \weight_adc:vn_ctl_1\ to Net_12
Aliasing \weight_adc:vn_ctl_3\ to Net_12
Aliasing \weight_adc:vp_ctl_1\ to Net_12
Aliasing \weight_adc:vp_ctl_3\ to Net_12
Aliasing \weight_adc:vn_ctl_0\ to Net_12
Aliasing \weight_adc:vn_ctl_2\ to Net_12
Aliasing \weight_adc:soc\ to Net_12
Aliasing \weight_adc:tmpOE__ExtVref_net_0\ to one
Aliasing \weight_adc:Net_383\ to Net_12
Aliasing tmpOE__weight_1_net_0 to one
Aliasing tmpOE__weight_2_net_0 to one
Aliasing tmpOE__weight_3_net_0 to one
Aliasing \uart_rpi:BUART:tx_hd_send_break\ to Net_12
Aliasing \uart_rpi:BUART:HalfDuplexSend\ to Net_12
Aliasing \uart_rpi:BUART:FinalParityType_1\ to Net_12
Aliasing \uart_rpi:BUART:FinalParityType_0\ to Net_12
Aliasing \uart_rpi:BUART:FinalAddrMode_2\ to Net_12
Aliasing \uart_rpi:BUART:FinalAddrMode_1\ to Net_12
Aliasing \uart_rpi:BUART:FinalAddrMode_0\ to Net_12
Aliasing \uart_rpi:BUART:tx_ctrl_mark\ to Net_12
Aliasing \uart_rpi:BUART:tx_status_6\ to Net_12
Aliasing \uart_rpi:BUART:tx_status_5\ to Net_12
Aliasing \uart_rpi:BUART:tx_status_4\ to Net_12
Aliasing \uart_rpi:BUART:rx_count7_bit8_wire\ to Net_12
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODIN2_1\ to \uart_rpi:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODIN2_0\ to \uart_rpi:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_12
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODIN3_1\ to \uart_rpi:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODIN3_0\ to \uart_rpi:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_12
Aliasing \uart_rpi:BUART:rx_status_1\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_12
Aliasing \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__rx_rpi_net_0 to one
Aliasing tmpOE__tx_rpi_net_0 to one
Aliasing tmpOE__pump_3_net_0 to one
Aliasing tmpOE__pump_1_net_0 to one
Aliasing tmpOE__pump_2_net_0 to one
Aliasing \pump_timer_1:TimerUDB:capture_last\\D\ to Net_12
Aliasing \pump_timer_1:TimerUDB:hwEnable_reg\\D\ to \pump_timer_1:TimerUDB:run_mode\
Aliasing \pump_timer_1:TimerUDB:capture_out_reg_i\\D\ to \pump_timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \pump_timer_2:TimerUDB:capture_last\\D\ to Net_12
Aliasing \pump_timer_2:TimerUDB:hwEnable_reg\\D\ to \pump_timer_2:TimerUDB:run_mode\
Aliasing \pump_timer_2:TimerUDB:capture_out_reg_i\\D\ to \pump_timer_2:TimerUDB:capt_fifo_load_int\
Aliasing \pump_timer_3:TimerUDB:capture_last\\D\ to Net_12
Aliasing \pump_timer_3:TimerUDB:hwEnable_reg\\D\ to \pump_timer_3:TimerUDB:run_mode\
Aliasing \pump_timer_3:TimerUDB:capture_out_reg_i\\D\ to \pump_timer_3:TimerUDB:capt_fifo_load_int\
Aliasing \uart_rpi:BUART:reset_reg\\D\ to Net_12
Aliasing \uart_rpi:BUART:rx_break_status\\D\ to Net_12
Removing Rhs of wire Net_155[4] = \pump_timer_1:Net_55\[5]
Removing Lhs of wire zero[14] = Net_12[2]
Removing Lhs of wire \pump_timer_1:TimerUDB:ctrl_enable\[23] = \pump_timer_1:TimerUDB:control_7\[15]
Removing Lhs of wire \pump_timer_1:TimerUDB:ctrl_cmode_1\[25] = Net_12[2]
Removing Rhs of wire \pump_timer_1:TimerUDB:timer_enable\[34] = \pump_timer_1:TimerUDB:runmode_enable\[46]
Removing Rhs of wire \pump_timer_1:TimerUDB:run_mode\[35] = \pump_timer_1:TimerUDB:hwEnable\[36]
Removing Lhs of wire \pump_timer_1:TimerUDB:run_mode\[35] = \pump_timer_1:TimerUDB:control_7\[15]
Removing Lhs of wire \pump_timer_1:TimerUDB:trigger_enable\[38] = one[9]
Removing Lhs of wire \pump_timer_1:TimerUDB:tc_i\[40] = \pump_timer_1:TimerUDB:status_tc\[37]
Removing Lhs of wire \pump_timer_1:TimerUDB:capt_fifo_load_int\[45] = \pump_timer_1:TimerUDB:capt_fifo_load\[33]
Removing Lhs of wire \pump_timer_1:TimerUDB:status_6\[48] = Net_12[2]
Removing Lhs of wire \pump_timer_1:TimerUDB:status_5\[49] = Net_12[2]
Removing Lhs of wire \pump_timer_1:TimerUDB:status_4\[50] = Net_12[2]
Removing Lhs of wire \pump_timer_1:TimerUDB:status_0\[51] = \pump_timer_1:TimerUDB:status_tc\[37]
Removing Lhs of wire \pump_timer_1:TimerUDB:status_1\[52] = \pump_timer_1:TimerUDB:capt_fifo_load\[33]
Removing Rhs of wire \pump_timer_1:TimerUDB:status_2\[53] = \pump_timer_1:TimerUDB:fifo_full\[54]
Removing Rhs of wire \pump_timer_1:TimerUDB:status_3\[55] = \pump_timer_1:TimerUDB:fifo_nempty\[56]
Removing Lhs of wire \pump_timer_1:TimerUDB:cs_addr_2\[58] = Net_12[2]
Removing Lhs of wire \pump_timer_1:TimerUDB:cs_addr_1\[59] = \pump_timer_1:TimerUDB:trig_reg\[47]
Removing Lhs of wire \pump_timer_1:TimerUDB:cs_addr_0\[60] = \pump_timer_1:TimerUDB:per_zero\[39]
Removing Lhs of wire Net_214[190] = Net_12[2]
Removing Rhs of wire Net_218[194] = \pump_timer_2:Net_55\[198]
Removing Lhs of wire \pump_timer_2:TimerUDB:ctrl_enable\[214] = \pump_timer_2:TimerUDB:control_7\[206]
Removing Lhs of wire \pump_timer_2:TimerUDB:ctrl_cmode_1\[216] = Net_12[2]
Removing Rhs of wire \pump_timer_2:TimerUDB:timer_enable\[225] = \pump_timer_2:TimerUDB:runmode_enable\[237]
Removing Rhs of wire \pump_timer_2:TimerUDB:run_mode\[226] = \pump_timer_2:TimerUDB:hwEnable\[227]
Removing Lhs of wire \pump_timer_2:TimerUDB:run_mode\[226] = \pump_timer_2:TimerUDB:control_7\[206]
Removing Lhs of wire \pump_timer_2:TimerUDB:trigger_enable\[229] = one[9]
Removing Lhs of wire \pump_timer_2:TimerUDB:tc_i\[231] = \pump_timer_2:TimerUDB:status_tc\[228]
Removing Lhs of wire \pump_timer_2:TimerUDB:capt_fifo_load_int\[236] = \pump_timer_2:TimerUDB:capt_fifo_load\[224]
Removing Lhs of wire \pump_timer_2:TimerUDB:status_6\[239] = Net_12[2]
Removing Lhs of wire \pump_timer_2:TimerUDB:status_5\[240] = Net_12[2]
Removing Lhs of wire \pump_timer_2:TimerUDB:status_4\[241] = Net_12[2]
Removing Lhs of wire \pump_timer_2:TimerUDB:status_0\[242] = \pump_timer_2:TimerUDB:status_tc\[228]
Removing Lhs of wire \pump_timer_2:TimerUDB:status_1\[243] = \pump_timer_2:TimerUDB:capt_fifo_load\[224]
Removing Rhs of wire \pump_timer_2:TimerUDB:status_2\[244] = \pump_timer_2:TimerUDB:fifo_full\[245]
Removing Rhs of wire \pump_timer_2:TimerUDB:status_3\[246] = \pump_timer_2:TimerUDB:fifo_nempty\[247]
Removing Lhs of wire \pump_timer_2:TimerUDB:cs_addr_2\[249] = Net_12[2]
Removing Lhs of wire \pump_timer_2:TimerUDB:cs_addr_1\[250] = \pump_timer_2:TimerUDB:trig_reg\[238]
Removing Lhs of wire \pump_timer_2:TimerUDB:cs_addr_0\[251] = \pump_timer_2:TimerUDB:per_zero\[230]
Removing Lhs of wire Net_236[382] = Net_12[2]
Removing Rhs of wire Net_240[384] = \pump_timer_3:Net_55\[385]
Removing Lhs of wire \pump_timer_3:TimerUDB:ctrl_enable\[401] = \pump_timer_3:TimerUDB:control_7\[393]
Removing Lhs of wire \pump_timer_3:TimerUDB:ctrl_cmode_1\[403] = Net_12[2]
Removing Rhs of wire \pump_timer_3:TimerUDB:timer_enable\[412] = \pump_timer_3:TimerUDB:runmode_enable\[424]
Removing Rhs of wire \pump_timer_3:TimerUDB:run_mode\[413] = \pump_timer_3:TimerUDB:hwEnable\[414]
Removing Lhs of wire \pump_timer_3:TimerUDB:run_mode\[413] = \pump_timer_3:TimerUDB:control_7\[393]
Removing Lhs of wire \pump_timer_3:TimerUDB:trigger_enable\[416] = one[9]
Removing Lhs of wire \pump_timer_3:TimerUDB:tc_i\[418] = \pump_timer_3:TimerUDB:status_tc\[415]
Removing Lhs of wire \pump_timer_3:TimerUDB:capt_fifo_load_int\[423] = \pump_timer_3:TimerUDB:capt_fifo_load\[411]
Removing Lhs of wire \pump_timer_3:TimerUDB:status_6\[426] = Net_12[2]
Removing Lhs of wire \pump_timer_3:TimerUDB:status_5\[427] = Net_12[2]
Removing Lhs of wire \pump_timer_3:TimerUDB:status_4\[428] = Net_12[2]
Removing Lhs of wire \pump_timer_3:TimerUDB:status_0\[429] = \pump_timer_3:TimerUDB:status_tc\[415]
Removing Lhs of wire \pump_timer_3:TimerUDB:status_1\[430] = \pump_timer_3:TimerUDB:capt_fifo_load\[411]
Removing Rhs of wire \pump_timer_3:TimerUDB:status_2\[431] = \pump_timer_3:TimerUDB:fifo_full\[432]
Removing Rhs of wire \pump_timer_3:TimerUDB:status_3\[433] = \pump_timer_3:TimerUDB:fifo_nempty\[434]
Removing Lhs of wire \pump_timer_3:TimerUDB:cs_addr_2\[436] = Net_12[2]
Removing Lhs of wire \pump_timer_3:TimerUDB:cs_addr_1\[437] = \pump_timer_3:TimerUDB:trig_reg\[425]
Removing Lhs of wire \pump_timer_3:TimerUDB:cs_addr_0\[438] = \pump_timer_3:TimerUDB:per_zero\[417]
Removing Lhs of wire Net_249[571] = Net_12[2]
Removing Lhs of wire \check_weight_timer:Net_260\[573] = Net_12[2]
Removing Lhs of wire \check_weight_timer:Net_266\[574] = one[9]
Removing Rhs of wire Net_310[578] = \check_weight_timer:Net_57\[577]
Removing Lhs of wire \check_weight_timer:Net_102\[580] = one[9]
Removing Lhs of wire \weight_adc:vp_ctl_0\[587] = Net_12[2]
Removing Lhs of wire \weight_adc:vp_ctl_2\[588] = Net_12[2]
Removing Lhs of wire \weight_adc:vn_ctl_1\[589] = Net_12[2]
Removing Lhs of wire \weight_adc:vn_ctl_3\[590] = Net_12[2]
Removing Lhs of wire \weight_adc:vp_ctl_1\[591] = Net_12[2]
Removing Lhs of wire \weight_adc:vp_ctl_3\[592] = Net_12[2]
Removing Lhs of wire \weight_adc:vn_ctl_0\[593] = Net_12[2]
Removing Lhs of wire \weight_adc:vn_ctl_2\[594] = Net_12[2]
Removing Rhs of wire \weight_adc:Net_188\[598] = \weight_adc:Net_221\[599]
Removing Lhs of wire \weight_adc:soc\[605] = Net_12[2]
Removing Lhs of wire \weight_adc:tmpOE__ExtVref_net_0\[630] = one[9]
Removing Lhs of wire \weight_adc:Net_383\[636] = Net_12[2]
Removing Lhs of wire tmpOE__weight_1_net_0[642] = one[9]
Removing Lhs of wire tmpOE__weight_2_net_0[648] = one[9]
Removing Lhs of wire tmpOE__weight_3_net_0[654] = one[9]
Removing Lhs of wire \uart_rpi:Net_61\[661] = \uart_rpi:Net_9\[660]
Removing Lhs of wire \uart_rpi:BUART:tx_hd_send_break\[665] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:HalfDuplexSend\[666] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:FinalParityType_1\[667] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:FinalParityType_0\[668] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:FinalAddrMode_2\[669] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:FinalAddrMode_1\[670] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:FinalAddrMode_0\[671] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:tx_ctrl_mark\[672] = Net_12[2]
Removing Rhs of wire Net_298[679] = \uart_rpi:BUART:rx_interrupt_out\[680]
Removing Rhs of wire \uart_rpi:BUART:tx_bitclk_enable_pre\[684] = \uart_rpi:BUART:tx_bitclk_dp\[720]
Removing Lhs of wire \uart_rpi:BUART:tx_counter_tc\[730] = \uart_rpi:BUART:tx_counter_dp\[721]
Removing Lhs of wire \uart_rpi:BUART:tx_status_6\[731] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:tx_status_5\[732] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:tx_status_4\[733] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:tx_status_1\[735] = \uart_rpi:BUART:tx_fifo_empty\[698]
Removing Lhs of wire \uart_rpi:BUART:tx_status_3\[737] = \uart_rpi:BUART:tx_fifo_notfull\[697]
Removing Lhs of wire \uart_rpi:BUART:rx_count7_bit8_wire\[797] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[805] = \uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[816]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[807] = \uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[817]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[808] = \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[833]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[809] = \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[847]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[810] = \uart_rpi:BUART:sRX:s23Poll:MODIN1_1\[811]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODIN1_1\[811] = \uart_rpi:BUART:pollcount_1\[803]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[812] = \uart_rpi:BUART:sRX:s23Poll:MODIN1_0\[813]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODIN1_0\[813] = \uart_rpi:BUART:pollcount_0\[806]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[819] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[820] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[821] = \uart_rpi:BUART:pollcount_1\[803]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODIN2_1\[822] = \uart_rpi:BUART:pollcount_1\[803]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[823] = \uart_rpi:BUART:pollcount_0\[806]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODIN2_0\[824] = \uart_rpi:BUART:pollcount_0\[806]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[825] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[826] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[827] = \uart_rpi:BUART:pollcount_1\[803]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[828] = \uart_rpi:BUART:pollcount_0\[806]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[829] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[830] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[835] = \uart_rpi:BUART:pollcount_1\[803]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODIN3_1\[836] = \uart_rpi:BUART:pollcount_1\[803]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[837] = \uart_rpi:BUART:pollcount_0\[806]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODIN3_0\[838] = \uart_rpi:BUART:pollcount_0\[806]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[839] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[840] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[841] = \uart_rpi:BUART:pollcount_1\[803]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[842] = \uart_rpi:BUART:pollcount_0\[806]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[843] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[844] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:rx_status_1\[851] = Net_12[2]
Removing Rhs of wire \uart_rpi:BUART:rx_status_2\[852] = \uart_rpi:BUART:rx_parity_error_status\[853]
Removing Rhs of wire \uart_rpi:BUART:rx_status_3\[854] = \uart_rpi:BUART:rx_stop_bit_error\[855]
Removing Lhs of wire \uart_rpi:BUART:sRX:cmp_vv_vv_MODGEN_4\[865] = \uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_0\[914]
Removing Lhs of wire \uart_rpi:BUART:sRX:cmp_vv_vv_MODGEN_5\[869] = \uart_rpi:BUART:sRX:MODULE_5:g1:a0:xneq\[936]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_6\[870] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_5\[871] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_4\[872] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_3\[873] = \uart_rpi:BUART:sRX:MODIN4_6\[874]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODIN4_6\[874] = \uart_rpi:BUART:rx_count_6\[792]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_2\[875] = \uart_rpi:BUART:sRX:MODIN4_5\[876]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODIN4_5\[876] = \uart_rpi:BUART:rx_count_5\[793]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_1\[877] = \uart_rpi:BUART:sRX:MODIN4_4\[878]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODIN4_4\[878] = \uart_rpi:BUART:rx_count_4\[794]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newa_0\[879] = \uart_rpi:BUART:sRX:MODIN4_3\[880]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODIN4_3\[880] = \uart_rpi:BUART:rx_count_3\[795]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_6\[881] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_5\[882] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_4\[883] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_3\[884] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_2\[885] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_1\[886] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:newb_0\[887] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:dataa_6\[888] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:dataa_5\[889] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:dataa_4\[890] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:dataa_3\[891] = \uart_rpi:BUART:rx_count_6\[792]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:dataa_2\[892] = \uart_rpi:BUART:rx_count_5\[793]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:dataa_1\[893] = \uart_rpi:BUART:rx_count_4\[794]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:dataa_0\[894] = \uart_rpi:BUART:rx_count_3\[795]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:datab_6\[895] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:datab_5\[896] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:datab_4\[897] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:datab_3\[898] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:datab_2\[899] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:datab_1\[900] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_4:g2:a0:datab_0\[901] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:newa_0\[916] = \uart_rpi:BUART:rx_postpoll\[751]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:newb_0\[917] = \uart_rpi:BUART:rx_parity_bit\[868]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:dataa_0\[918] = \uart_rpi:BUART:rx_postpoll\[751]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:datab_0\[919] = \uart_rpi:BUART:rx_parity_bit\[868]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[920] = \uart_rpi:BUART:rx_postpoll\[751]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[921] = \uart_rpi:BUART:rx_parity_bit\[868]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[923] = one[9]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[924] = \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[922]
Removing Lhs of wire \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[925] = \uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[922]
Removing Lhs of wire tmpOE__rx_rpi_net_0[947] = one[9]
Removing Lhs of wire tmpOE__tx_rpi_net_0[952] = one[9]
Removing Lhs of wire tmpOE__pump_3_net_0[959] = one[9]
Removing Lhs of wire tmpOE__pump_1_net_0[965] = one[9]
Removing Lhs of wire tmpOE__pump_2_net_0[971] = one[9]
Removing Lhs of wire \pump_timer_1:TimerUDB:capture_last\\D\[976] = Net_12[2]
Removing Lhs of wire \pump_timer_1:TimerUDB:tc_reg_i\\D\[977] = \pump_timer_1:TimerUDB:status_tc\[37]
Removing Lhs of wire \pump_timer_1:TimerUDB:hwEnable_reg\\D\[978] = \pump_timer_1:TimerUDB:control_7\[15]
Removing Lhs of wire \pump_timer_1:TimerUDB:capture_out_reg_i\\D\[979] = \pump_timer_1:TimerUDB:capt_fifo_load\[33]
Removing Lhs of wire \pump_timer_2:TimerUDB:capture_last\\D\[980] = Net_12[2]
Removing Lhs of wire \pump_timer_2:TimerUDB:tc_reg_i\\D\[981] = \pump_timer_2:TimerUDB:status_tc\[228]
Removing Lhs of wire \pump_timer_2:TimerUDB:hwEnable_reg\\D\[982] = \pump_timer_2:TimerUDB:control_7\[206]
Removing Lhs of wire \pump_timer_2:TimerUDB:capture_out_reg_i\\D\[983] = \pump_timer_2:TimerUDB:capt_fifo_load\[224]
Removing Lhs of wire \pump_timer_3:TimerUDB:capture_last\\D\[984] = Net_12[2]
Removing Lhs of wire \pump_timer_3:TimerUDB:tc_reg_i\\D\[985] = \pump_timer_3:TimerUDB:status_tc\[415]
Removing Lhs of wire \pump_timer_3:TimerUDB:hwEnable_reg\\D\[986] = \pump_timer_3:TimerUDB:control_7\[393]
Removing Lhs of wire \pump_timer_3:TimerUDB:capture_out_reg_i\\D\[987] = \pump_timer_3:TimerUDB:capt_fifo_load\[411]
Removing Lhs of wire \uart_rpi:BUART:reset_reg\\D\[988] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:rx_bitclk\\D\[1003] = \uart_rpi:BUART:rx_bitclk_pre\[786]
Removing Lhs of wire \uart_rpi:BUART:rx_parity_error_pre\\D\[1012] = \uart_rpi:BUART:rx_parity_error_pre\[863]
Removing Lhs of wire \uart_rpi:BUART:rx_break_status\\D\[1013] = Net_12[2]

------------------------------------------------------
Aliased 0 equations, 195 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_12' (cost = 0):
Net_12 <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\pump_timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\pump_timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\pump_timer_1:TimerUDB:timer_enable\' (cost = 0):
\pump_timer_1:TimerUDB:timer_enable\ <= (\pump_timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\pump_timer_2:TimerUDB:fifo_load_polarized\' (cost = 0):
\pump_timer_2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\pump_timer_2:TimerUDB:timer_enable\' (cost = 0):
\pump_timer_2:TimerUDB:timer_enable\ <= (\pump_timer_2:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\pump_timer_3:TimerUDB:fifo_load_polarized\' (cost = 0):
\pump_timer_3:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\pump_timer_3:TimerUDB:timer_enable\' (cost = 0):
\pump_timer_3:TimerUDB:timer_enable\ <= (\pump_timer_3:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:rx_addressmatch\' (cost = 0):
\uart_rpi:BUART:rx_addressmatch\ <= (\uart_rpi:BUART:rx_addressmatch2\
	OR \uart_rpi:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:rx_bitclk_pre\' (cost = 1):
\uart_rpi:BUART:rx_bitclk_pre\ <= ((not \uart_rpi:BUART:rx_count_2\ and not \uart_rpi:BUART:rx_count_1\ and not \uart_rpi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart_rpi:BUART:rx_bitclk_pre16x\ <= ((not \uart_rpi:BUART:rx_count_2\ and \uart_rpi:BUART:rx_count_1\ and \uart_rpi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:rx_poll_bit1\' (cost = 1):
\uart_rpi:BUART:rx_poll_bit1\ <= ((not \uart_rpi:BUART:rx_count_2\ and not \uart_rpi:BUART:rx_count_1\ and \uart_rpi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:rx_poll_bit2\' (cost = 1):
\uart_rpi:BUART:rx_poll_bit2\ <= ((not \uart_rpi:BUART:rx_count_2\ and not \uart_rpi:BUART:rx_count_1\ and not \uart_rpi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:pollingrange\' (cost = 4):
\uart_rpi:BUART:pollingrange\ <= ((not \uart_rpi:BUART:rx_count_2\ and not \uart_rpi:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\uart_rpi:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \uart_rpi:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\uart_rpi:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \uart_rpi:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\uart_rpi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \uart_rpi:BUART:rx_count_6\ and not \uart_rpi:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\uart_rpi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \uart_rpi:BUART:rx_count_6\ and not \uart_rpi:BUART:rx_count_4\)
	OR (not \uart_rpi:BUART:rx_count_6\ and not \uart_rpi:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\uart_rpi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\uart_rpi:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \uart_rpi:BUART:rx_count_6\ and not \uart_rpi:BUART:rx_count_4\)
	OR (not \uart_rpi:BUART:rx_count_6\ and not \uart_rpi:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\uart_rpi:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \uart_rpi:BUART:pollcount_1\ and not \uart_rpi:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\uart_rpi:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \uart_rpi:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\uart_rpi:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \uart_rpi:BUART:pollcount_0\ and \uart_rpi:BUART:pollcount_1\)
	OR (not \uart_rpi:BUART:pollcount_1\ and \uart_rpi:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\uart_rpi:BUART:rx_postpoll\' (cost = 72):
\uart_rpi:BUART:rx_postpoll\ <= (\uart_rpi:BUART:pollcount_1\
	OR (Net_295 and \uart_rpi:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \uart_rpi:BUART:pollcount_1\ and not Net_295 and not \uart_rpi:BUART:rx_parity_bit\)
	OR (not \uart_rpi:BUART:pollcount_1\ and not \uart_rpi:BUART:pollcount_0\ and not \uart_rpi:BUART:rx_parity_bit\)
	OR (\uart_rpi:BUART:pollcount_1\ and \uart_rpi:BUART:rx_parity_bit\)
	OR (Net_295 and \uart_rpi:BUART:pollcount_0\ and \uart_rpi:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\uart_rpi:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \uart_rpi:BUART:pollcount_1\ and not Net_295 and not \uart_rpi:BUART:rx_parity_bit\)
	OR (not \uart_rpi:BUART:pollcount_1\ and not \uart_rpi:BUART:pollcount_0\ and not \uart_rpi:BUART:rx_parity_bit\)
	OR (\uart_rpi:BUART:pollcount_1\ and \uart_rpi:BUART:rx_parity_bit\)
	OR (Net_295 and \uart_rpi:BUART:pollcount_0\ and \uart_rpi:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \pump_timer_1:TimerUDB:capt_fifo_load\ to Net_12
Aliasing \pump_timer_2:TimerUDB:capt_fifo_load\ to Net_12
Aliasing \pump_timer_3:TimerUDB:capt_fifo_load\ to Net_12
Aliasing \uart_rpi:BUART:rx_status_0\ to Net_12
Aliasing \uart_rpi:BUART:rx_status_6\ to Net_12
Aliasing \uart_rpi:BUART:rx_markspace_status\\D\ to Net_12
Aliasing \uart_rpi:BUART:rx_parity_error_status\\D\ to Net_12
Aliasing \uart_rpi:BUART:rx_addr_match_status\\D\ to Net_12
Removing Lhs of wire \pump_timer_1:TimerUDB:capt_fifo_load\[33] = Net_12[2]
Removing Lhs of wire \pump_timer_1:TimerUDB:trig_reg\[47] = \pump_timer_1:TimerUDB:control_7\[15]
Removing Lhs of wire \pump_timer_2:TimerUDB:capt_fifo_load\[224] = Net_12[2]
Removing Lhs of wire \pump_timer_2:TimerUDB:trig_reg\[238] = \pump_timer_2:TimerUDB:control_7\[206]
Removing Lhs of wire \pump_timer_3:TimerUDB:capt_fifo_load\[411] = Net_12[2]
Removing Lhs of wire \pump_timer_3:TimerUDB:trig_reg\[425] = \pump_timer_3:TimerUDB:control_7\[393]
Removing Lhs of wire \weight_adc:Net_188\[598] = \weight_adc:Net_385\[596]
Removing Rhs of wire \uart_rpi:BUART:rx_bitclk_enable\[750] = \uart_rpi:BUART:rx_bitclk\[798]
Removing Lhs of wire \uart_rpi:BUART:rx_status_0\[849] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:rx_status_6\[858] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:tx_ctrl_mark_last\\D\[995] = \uart_rpi:BUART:tx_ctrl_mark_last\[741]
Removing Lhs of wire \uart_rpi:BUART:rx_markspace_status\\D\[1007] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:rx_parity_error_status\\D\[1008] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:rx_addr_match_status\\D\[1010] = Net_12[2]
Removing Lhs of wire \uart_rpi:BUART:rx_markspace_pre\\D\[1011] = \uart_rpi:BUART:rx_markspace_pre\[862]
Removing Lhs of wire \uart_rpi:BUART:rx_parity_bit\\D\[1016] = \uart_rpi:BUART:rx_parity_bit\[868]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\uart_rpi:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \uart_rpi:BUART:rx_parity_bit\ and Net_295 and \uart_rpi:BUART:pollcount_0\)
	OR (not \uart_rpi:BUART:pollcount_1\ and not \uart_rpi:BUART:pollcount_0\ and \uart_rpi:BUART:rx_parity_bit\)
	OR (not \uart_rpi:BUART:pollcount_1\ and not Net_295 and \uart_rpi:BUART:rx_parity_bit\)
	OR (not \uart_rpi:BUART:rx_parity_bit\ and \uart_rpi:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj" -dcpsoc3 dmc-psoc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.018ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 14 December 2023 22:12:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\kode til PRJ3\semesterproject3\source\psoc\dmc-psoc\dmc-psoc.cydsn\dmc-psoc.cyprj -d CY8C5888LTI-LP097 dmc-psoc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \pump_timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \pump_timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \pump_timer_2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \pump_timer_2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \pump_timer_3:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \pump_timer_3:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \uart_rpi:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart_rpi:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_rpi:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \uart_rpi:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_rpi:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'check_weight_timer_clock'. Fanout=1, Signal=Net_257
    Digital Clock 1: Automatic-assigning  clock 'pump_timer_clock_3'. Fanout=2, Signal=Net_234
    Digital Clock 2: Automatic-assigning  clock 'pump_timer_clock_1'. Fanout=2, Signal=Net_10
    Digital Clock 3: Automatic-assigning  clock 'pump_timer_clock_2'. Fanout=2, Signal=Net_212
    Analog  Clock 0: Automatic-assigning  clock 'weight_adc_theACLK'. Fanout=2, Signal=\weight_adc:Net_385\
    Digital Clock 4: Automatic-assigning  clock 'uart_rpi_IntClock'. Fanout=1, Signal=\uart_rpi:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \pump_timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pump_timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pump_timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pump_timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pump_timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \pump_timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pump_timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pump_timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pump_timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pump_timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \pump_timer_3:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pump_timer_clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pump_timer_clock_3, EnableOut: Constant 1
    UDB Clk/Enable \pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pump_timer_clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pump_timer_clock_3, EnableOut: Constant 1
    UDB Clk/Enable \uart_rpi:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_rpi_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_rpi_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \uart_rpi:BUART:rx_parity_bit\, Duplicate of \uart_rpi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart_rpi:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:rx_parity_bit\ (fanout=0)

    Removing \uart_rpi:BUART:rx_address_detected\, Duplicate of \uart_rpi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart_rpi:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:rx_address_detected\ (fanout=0)

    Removing \uart_rpi:BUART:rx_parity_error_pre\, Duplicate of \uart_rpi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart_rpi:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart_rpi:BUART:rx_markspace_pre\, Duplicate of \uart_rpi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart_rpi:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:rx_markspace_pre\ (fanout=0)

    Removing \uart_rpi:BUART:rx_state_1\, Duplicate of \uart_rpi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart_rpi:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:rx_state_1\ (fanout=8)

    Removing \uart_rpi:BUART:tx_parity_bit\, Duplicate of \uart_rpi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart_rpi:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart_rpi:BUART:tx_mark\, Duplicate of \uart_rpi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart_rpi:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \weight_adc:ExtVref(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \weight_adc:ExtVref(0)\__PA ,
            analog_term => \weight_adc:Net_215\ ,
            pad => \weight_adc:ExtVref(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = weight_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => weight_1(0)__PA ,
            analog_term => Net_265 ,
            pad => weight_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = weight_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => weight_2(0)__PA ,
            analog_term => Net_266 ,
            pad => weight_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = weight_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => weight_3(0)__PA ,
            analog_term => Net_267 ,
            pad => weight_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rx_rpi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rx_rpi(0)__PA ,
            fb => Net_295 ,
            pad => rx_rpi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = tx_rpi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => tx_rpi(0)__PA ,
            pin_input => Net_299 ,
            pad => tx_rpi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pump_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pump_3(0)__PA ,
            pad => pump_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pump_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pump_1(0)__PA ,
            pad => pump_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pump_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pump_2(0)__PA ,
            pad => pump_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\pump_timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pump_timer_1:TimerUDB:control_7\ * 
              \pump_timer_1:TimerUDB:per_zero\
        );
        Output = \pump_timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\pump_timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pump_timer_2:TimerUDB:control_7\ * 
              \pump_timer_2:TimerUDB:per_zero\
        );
        Output = \pump_timer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\pump_timer_3:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pump_timer_3:TimerUDB:control_7\ * 
              \pump_timer_3:TimerUDB:per_zero\
        );
        Output = \pump_timer_3:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_299, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:txn\
        );
        Output = Net_299 (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\
            + !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_state_2\
        );
        Output = \uart_rpi:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_fifo_empty\ * \uart_rpi:BUART:tx_state_2\
        );
        Output = \uart_rpi:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:tx_fifo_notfull\
        );
        Output = \uart_rpi:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\
        );
        Output = \uart_rpi:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_rpi:BUART:pollcount_1\
            + Net_295 * \uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_rpi:BUART:rx_load_fifo\ * \uart_rpi:BUART:rx_fifofull\
        );
        Output = \uart_rpi:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_rpi:BUART:rx_fifonotempty\ * 
              \uart_rpi:BUART:rx_state_stop1_reg\
        );
        Output = \uart_rpi:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_rpi:BUART:txn\ * \uart_rpi:BUART:tx_state_1\ * 
              !\uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:txn\ * \uart_rpi:BUART:tx_state_2\
            + !\uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_shift_out\ * !\uart_rpi:BUART:tx_state_2\
            + !\uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_state_2\ * !\uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_shift_out\ * !\uart_rpi:BUART:tx_state_2\ * 
              !\uart_rpi:BUART:tx_counter_dp\ * \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:txn\ (fanout=2)

    MacroCell: Name=\uart_rpi:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_counter_dp\ * \uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:tx_state_0\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\uart_rpi:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              !\uart_rpi:BUART:tx_fifo_empty\
            + !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_fifo_empty\ * !\uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_fifo_empty\ * \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_0\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\uart_rpi:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_state_2\ * \uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_counter_dp\ * \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\uart_rpi:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_state_2\
            + !\uart_rpi:BUART:tx_bitclk_enable_pre\
        );
        Output = \uart_rpi:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\uart_rpi:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\uart_rpi:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * 
              !\uart_rpi:BUART:rx_state_3\ * \uart_rpi:BUART:rx_state_2\ * 
              !\uart_rpi:BUART:pollcount_1\ * !Net_295
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * 
              !\uart_rpi:BUART:rx_state_3\ * \uart_rpi:BUART:rx_state_2\ * 
              !\uart_rpi:BUART:pollcount_1\ * !\uart_rpi:BUART:pollcount_0\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\uart_rpi:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart_rpi:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\uart_rpi:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_2\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !Net_295 * 
              \uart_rpi:BUART:rx_last\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\uart_rpi:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              !\uart_rpi:BUART:rx_count_0\
        );
        Output = \uart_rpi:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\uart_rpi:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\
        );
        Output = \uart_rpi:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              !\uart_rpi:BUART:pollcount_1\ * Net_295 * 
              \uart_rpi:BUART:pollcount_0\
            + !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              \uart_rpi:BUART:pollcount_1\ * !Net_295
            + !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              \uart_rpi:BUART:pollcount_1\ * !\uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\uart_rpi:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              !Net_295 * \uart_rpi:BUART:pollcount_0\
            + !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              Net_295 * !\uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\uart_rpi:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:pollcount_1\ * 
              !Net_295
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:pollcount_1\ * 
              !\uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart_rpi:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \uart_rpi:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\pump_timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \pump_timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_1:TimerUDB:per_zero\ ,
            chain_out => \pump_timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\pump_timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \pump_timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_1:TimerUDB:per_zero\ ,
            chain_in => \pump_timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \pump_timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\pump_timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \pump_timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_1:TimerUDB:per_zero\ ,
            z0_comb => \pump_timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \pump_timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \pump_timer_1:TimerUDB:status_2\ ,
            chain_in => \pump_timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\pump_timer_2:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_212 ,
            cs_addr_1 => \pump_timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_2:TimerUDB:per_zero\ ,
            chain_out => \pump_timer_2:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\pump_timer_2:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_212 ,
            cs_addr_1 => \pump_timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_2:TimerUDB:per_zero\ ,
            chain_in => \pump_timer_2:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \pump_timer_2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u0\
        Next in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\pump_timer_2:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_212 ,
            cs_addr_1 => \pump_timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_2:TimerUDB:per_zero\ ,
            z0_comb => \pump_timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \pump_timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \pump_timer_2:TimerUDB:status_2\ ,
            chain_in => \pump_timer_2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\pump_timer_3:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_234 ,
            cs_addr_1 => \pump_timer_3:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_3:TimerUDB:per_zero\ ,
            chain_out => \pump_timer_3:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\pump_timer_3:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_234 ,
            cs_addr_1 => \pump_timer_3:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_3:TimerUDB:per_zero\ ,
            chain_in => \pump_timer_3:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \pump_timer_3:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u0\
        Next in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\pump_timer_3:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_234 ,
            cs_addr_1 => \pump_timer_3:TimerUDB:control_7\ ,
            cs_addr_0 => \pump_timer_3:TimerUDB:per_zero\ ,
            z0_comb => \pump_timer_3:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \pump_timer_3:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \pump_timer_3:TimerUDB:status_2\ ,
            chain_in => \pump_timer_3:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\uart_rpi:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart_rpi:Net_9\ ,
            cs_addr_2 => \uart_rpi:BUART:tx_state_1\ ,
            cs_addr_1 => \uart_rpi:BUART:tx_state_0\ ,
            cs_addr_0 => \uart_rpi:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart_rpi:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart_rpi:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart_rpi:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart_rpi:Net_9\ ,
            cs_addr_0 => \uart_rpi:BUART:counter_load_not\ ,
            ce0_reg => \uart_rpi:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \uart_rpi:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_rpi:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart_rpi:Net_9\ ,
            cs_addr_2 => \uart_rpi:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \uart_rpi:BUART:rx_state_0\ ,
            cs_addr_0 => \uart_rpi:BUART:rx_bitclk_enable\ ,
            route_si => \uart_rpi:BUART:rx_postpoll\ ,
            f0_load => \uart_rpi:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart_rpi:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart_rpi:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\pump_timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \pump_timer_1:TimerUDB:status_3\ ,
            status_2 => \pump_timer_1:TimerUDB:status_2\ ,
            status_0 => \pump_timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_155 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pump_timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_212 ,
            status_3 => \pump_timer_2:TimerUDB:status_3\ ,
            status_2 => \pump_timer_2:TimerUDB:status_2\ ,
            status_0 => \pump_timer_2:TimerUDB:status_tc\ ,
            interrupt => Net_218 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pump_timer_3:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_234 ,
            status_3 => \pump_timer_3:TimerUDB:status_3\ ,
            status_2 => \pump_timer_3:TimerUDB:status_2\ ,
            status_0 => \pump_timer_3:TimerUDB:status_tc\ ,
            interrupt => Net_240 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_rpi:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart_rpi:Net_9\ ,
            status_3 => \uart_rpi:BUART:tx_fifo_notfull\ ,
            status_2 => \uart_rpi:BUART:tx_status_2\ ,
            status_1 => \uart_rpi:BUART:tx_fifo_empty\ ,
            status_0 => \uart_rpi:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_rpi:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart_rpi:Net_9\ ,
            status_5 => \uart_rpi:BUART:rx_status_5\ ,
            status_4 => \uart_rpi:BUART:rx_status_4\ ,
            status_3 => \uart_rpi:BUART:rx_status_3\ ,
            interrupt => Net_298 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \pump_timer_1:TimerUDB:control_7\ ,
            control_6 => \pump_timer_1:TimerUDB:control_6\ ,
            control_5 => \pump_timer_1:TimerUDB:control_5\ ,
            control_4 => \pump_timer_1:TimerUDB:control_4\ ,
            control_3 => \pump_timer_1:TimerUDB:control_3\ ,
            control_2 => \pump_timer_1:TimerUDB:control_2\ ,
            control_1 => \pump_timer_1:TimerUDB:control_1\ ,
            control_0 => \pump_timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_212 ,
            control_7 => \pump_timer_2:TimerUDB:control_7\ ,
            control_6 => \pump_timer_2:TimerUDB:control_6\ ,
            control_5 => \pump_timer_2:TimerUDB:control_5\ ,
            control_4 => \pump_timer_2:TimerUDB:control_4\ ,
            control_3 => \pump_timer_2:TimerUDB:control_3\ ,
            control_2 => \pump_timer_2:TimerUDB:control_2\ ,
            control_1 => \pump_timer_2:TimerUDB:control_1\ ,
            control_0 => \pump_timer_2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_234 ,
            control_7 => \pump_timer_3:TimerUDB:control_7\ ,
            control_6 => \pump_timer_3:TimerUDB:control_6\ ,
            control_5 => \pump_timer_3:TimerUDB:control_5\ ,
            control_4 => \pump_timer_3:TimerUDB:control_4\ ,
            control_3 => \pump_timer_3:TimerUDB:control_3\ ,
            control_2 => \pump_timer_3:TimerUDB:control_2\ ,
            control_1 => \pump_timer_3:TimerUDB:control_1\ ,
            control_0 => \pump_timer_3:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\uart_rpi:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart_rpi:Net_9\ ,
            load => \uart_rpi:BUART:rx_counter_load\ ,
            count_6 => \uart_rpi:BUART:rx_count_6\ ,
            count_5 => \uart_rpi:BUART:rx_count_5\ ,
            count_4 => \uart_rpi:BUART:rx_count_4\ ,
            count_3 => \uart_rpi:BUART:rx_count_3\ ,
            count_2 => \uart_rpi:BUART:rx_count_2\ ,
            count_1 => \uart_rpi:BUART:rx_count_1\ ,
            count_0 => \uart_rpi:BUART:rx_count_0\ ,
            tc => \uart_rpi:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_pump_timer_2
        PORT MAP (
            interrupt => Net_218 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_pump_timer_1
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_pump_timer_3
        PORT MAP (
            interrupt => Net_240 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_check_weight_timer
        PORT MAP (
            interrupt => Net_310 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\weight_adc:IRQ\
        PORT MAP (
            interrupt => Net_390 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_uart_rpi_rx
        PORT MAP (
            interrupt => Net_298 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   28 :  164 :  192 : 14.58 %
  Unique P-terms              :   47 :  337 :  384 : 12.24 %
  Total P-terms               :   56 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.104ms
Tech Mapping phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : \weight_adc:ExtVref(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(3)][IoId=(0)] : pump_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : pump_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pump_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : rx_rpi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : tx_rpi(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : weight_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : weight_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : weight_3(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \weight_adc:ADC_SAR\ (fixed, SAR-ExtVref)
Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : \weight_adc:ExtVref(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(3)][IoId=(0)] : pump_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : pump_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pump_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : rx_rpi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : tx_rpi(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : weight_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : weight_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : weight_3(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \weight_adc:ADC_SAR\ (fixed, SAR-ExtVref)

Analog Placement phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "AmuxEye::weight_selector" overuses wire "GPIO P2[1] Sw__1b"
Net "AmuxEye::weight_selector" overuses wire "GPIO P2[1] Wire"
Net "AmuxNose::weight_selector" overuses wire "GPIO P2[1] Sw__1b"
Net "AmuxNose::weight_selector" overuses wire "GPIO P2[1] Wire"
Analog Routing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_258 {
    sar_1_vplus
  }
  Net: Net_265 {
    p2_0
  }
  Net: Net_266 {
    p2_1
  }
  Net: Net_267 {
    p2_2
  }
  Net: \weight_adc:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \weight_adc:Net_215\ {
    p0_2
    p0_2_exvref
  }
  Net: \weight_adc:Net_248\ {
  }
  Net: AmuxNet::weight_selector {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p2_1
    agr2_x_sar_1_vplus
    agr2
    agl2_x_agr2
    agl2
    agl2_x_p2_2
    agl1_x_dsm_0_vplus
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_p2_0
    p2_1
    p2_2
    p2_0
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \weight_adc:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \weight_adc:Net_126\
  sar_1_vminus                                     -> \weight_adc:Net_126\
  p0_2                                             -> \weight_adc:Net_215\
  p0_2_exvref                                      -> \weight_adc:Net_215\
  sar_1_vplus                                      -> Net_258
  p2_0                                             -> Net_265
  p2_1                                             -> Net_266
  p2_2                                             -> Net_267
  agr1_x_sar_1_vplus                               -> AmuxNet::weight_selector
  agr1                                             -> AmuxNet::weight_selector
  agl1_x_agr1                                      -> AmuxNet::weight_selector
  agl1                                             -> AmuxNet::weight_selector
  agl1_x_p2_1                                      -> AmuxNet::weight_selector
  agr2_x_sar_1_vplus                               -> AmuxNet::weight_selector
  agr2                                             -> AmuxNet::weight_selector
  agl2_x_agr2                                      -> AmuxNet::weight_selector
  agl2                                             -> AmuxNet::weight_selector
  agl2_x_p2_2                                      -> AmuxNet::weight_selector
  agl1_x_dsm_0_vplus                               -> AmuxNet::weight_selector
  dsm_0_vplus                                      -> AmuxNet::weight_selector
  agl0_x_dsm_0_vplus                               -> AmuxNet::weight_selector
  agl0                                             -> AmuxNet::weight_selector
  agl0_x_p2_0                                      -> AmuxNet::weight_selector
}
Mux Info {
  Mux: weight_selector {
     Mouth: Net_258
     Guts:  AmuxNet::weight_selector
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_265
      Outer: agl0_x_p2_0
      Inner: agl1_x_dsm_0_vplus
      Path {
        p2_0
        agl0_x_p2_0
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
        agl1_x_dsm_0_vplus
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_266
      Outer: agl1_x_p2_1
      Inner: __open__
      Path {
        p2_1
        agl1_x_p2_1
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_267
      Outer: agl2_x_p2_2
      Inner: agr2_x_sar_1_vplus
      Path {
        p2_2
        agl2_x_p2_2
        agl2
        agl2_x_agr2
        agr2
        agr2_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.79
                   Pterms :            3.71
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       4.38 :       2.15
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\pump_timer_2:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_212 ,
        cs_addr_1 => \pump_timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_2:TimerUDB:per_zero\ ,
        chain_out => \pump_timer_2:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_rpi:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\
            + !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_state_2\
        );
        Output = \uart_rpi:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart_rpi:Net_9\ ,
        cs_addr_0 => \uart_rpi:BUART:counter_load_not\ ,
        ce0_reg => \uart_rpi:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \uart_rpi:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_state_2\ * \uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_counter_dp\ * \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\pump_timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pump_timer_1:TimerUDB:control_7\ * 
              \pump_timer_1:TimerUDB:per_zero\
        );
        Output = \pump_timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_rpi:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_counter_dp\ * \uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:tx_state_0\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pump_timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \pump_timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_1:TimerUDB:per_zero\ ,
        z0_comb => \pump_timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \pump_timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \pump_timer_1:TimerUDB:status_2\ ,
        chain_in => \pump_timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\pump_timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \pump_timer_1:TimerUDB:status_3\ ,
        status_2 => \pump_timer_1:TimerUDB:status_2\ ,
        status_0 => \pump_timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_155 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pump_timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \pump_timer_1:TimerUDB:control_7\ ,
        control_6 => \pump_timer_1:TimerUDB:control_6\ ,
        control_5 => \pump_timer_1:TimerUDB:control_5\ ,
        control_4 => \pump_timer_1:TimerUDB:control_4\ ,
        control_3 => \pump_timer_1:TimerUDB:control_3\ ,
        control_2 => \pump_timer_1:TimerUDB:control_2\ ,
        control_1 => \pump_timer_1:TimerUDB:control_1\ ,
        control_0 => \pump_timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_rpi:BUART:txn\ * \uart_rpi:BUART:tx_state_1\ * 
              !\uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:txn\ * \uart_rpi:BUART:tx_state_2\
            + !\uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_shift_out\ * !\uart_rpi:BUART:tx_state_2\
            + !\uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_state_2\ * !\uart_rpi:BUART:tx_bitclk\
            + \uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_shift_out\ * !\uart_rpi:BUART:tx_state_2\ * 
              !\uart_rpi:BUART:tx_counter_dp\ * \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_rpi:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_state_2\
            + !\uart_rpi:BUART:tx_bitclk_enable_pre\
        );
        Output = \uart_rpi:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              !\uart_rpi:BUART:tx_fifo_empty\
            + !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              !\uart_rpi:BUART:tx_fifo_empty\ * !\uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_1\ * \uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_fifo_empty\ * \uart_rpi:BUART:tx_state_2\
            + \uart_rpi:BUART:tx_state_0\ * !\uart_rpi:BUART:tx_state_2\ * 
              \uart_rpi:BUART:tx_bitclk\
        );
        Output = \uart_rpi:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_rpi:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:tx_state_1\ * !\uart_rpi:BUART:tx_state_0\ * 
              \uart_rpi:BUART:tx_bitclk_enable_pre\ * 
              \uart_rpi:BUART:tx_fifo_empty\ * \uart_rpi:BUART:tx_state_2\
        );
        Output = \uart_rpi:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_rpi:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:tx_fifo_notfull\
        );
        Output = \uart_rpi:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\pump_timer_3:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_234 ,
        cs_addr_1 => \pump_timer_3:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_3:TimerUDB:per_zero\ ,
        z0_comb => \pump_timer_3:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \pump_timer_3:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \pump_timer_3:TimerUDB:status_2\ ,
        chain_in => \pump_timer_3:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\uart_rpi:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart_rpi:Net_9\ ,
        status_3 => \uart_rpi:BUART:tx_fifo_notfull\ ,
        status_2 => \uart_rpi:BUART:tx_status_2\ ,
        status_1 => \uart_rpi:BUART:tx_fifo_empty\ ,
        status_0 => \uart_rpi:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pump_timer_3:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pump_timer_3:TimerUDB:control_7\ * 
              \pump_timer_3:TimerUDB:per_zero\
        );
        Output = \pump_timer_3:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pump_timer_3:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_234 ,
        cs_addr_1 => \pump_timer_3:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_3:TimerUDB:per_zero\ ,
        chain_in => \pump_timer_3:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \pump_timer_3:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u0\
    Next in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\pump_timer_3:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_234 ,
        status_3 => \pump_timer_3:TimerUDB:status_3\ ,
        status_2 => \pump_timer_3:TimerUDB:status_2\ ,
        status_0 => \pump_timer_3:TimerUDB:status_tc\ ,
        interrupt => Net_240 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
datapathcell: Name =\uart_rpi:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart_rpi:Net_9\ ,
        cs_addr_2 => \uart_rpi:BUART:tx_state_1\ ,
        cs_addr_1 => \uart_rpi:BUART:tx_state_0\ ,
        cs_addr_0 => \uart_rpi:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart_rpi:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart_rpi:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart_rpi:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
datapathcell: Name =\pump_timer_2:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_212 ,
        cs_addr_1 => \pump_timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_2:TimerUDB:per_zero\ ,
        chain_in => \pump_timer_2:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \pump_timer_2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u0\
    Next in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\pump_timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_212 ,
        control_7 => \pump_timer_2:TimerUDB:control_7\ ,
        control_6 => \pump_timer_2:TimerUDB:control_6\ ,
        control_5 => \pump_timer_2:TimerUDB:control_5\ ,
        control_4 => \pump_timer_2:TimerUDB:control_4\ ,
        control_3 => \pump_timer_2:TimerUDB:control_3\ ,
        control_2 => \pump_timer_2:TimerUDB:control_2\ ,
        control_1 => \pump_timer_2:TimerUDB:control_1\ ,
        control_0 => \pump_timer_2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pump_timer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pump_timer_2:TimerUDB:control_7\ * 
              \pump_timer_2:TimerUDB:per_zero\
        );
        Output = \pump_timer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pump_timer_2:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_212 ,
        cs_addr_1 => \pump_timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_2:TimerUDB:per_zero\ ,
        z0_comb => \pump_timer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \pump_timer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \pump_timer_2:TimerUDB:status_2\ ,
        chain_in => \pump_timer_2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pump_timer_2:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\pump_timer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_212 ,
        status_3 => \pump_timer_2:TimerUDB:status_3\ ,
        status_2 => \pump_timer_2:TimerUDB:status_2\ ,
        status_0 => \pump_timer_2:TimerUDB:status_tc\ ,
        interrupt => Net_218 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
datapathcell: Name =\pump_timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \pump_timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_1:TimerUDB:per_zero\ ,
        chain_in => \pump_timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \pump_timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              !\uart_rpi:BUART:pollcount_1\ * Net_295 * 
              \uart_rpi:BUART:pollcount_0\
            + !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              \uart_rpi:BUART:pollcount_1\ * !Net_295
            + !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              \uart_rpi:BUART:pollcount_1\ * !\uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_rpi:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \uart_rpi:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_rpi:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              !Net_295 * \uart_rpi:BUART:pollcount_0\
            + !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              Net_295 * !\uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_rpi:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:rx_count_2\ * !\uart_rpi:BUART:rx_count_1\ * 
              !\uart_rpi:BUART:rx_count_0\
        );
        Output = \uart_rpi:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_299, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:txn\
        );
        Output = Net_299 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pump_timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \pump_timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_1:TimerUDB:per_zero\ ,
        chain_out => \pump_timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pump_timer_1:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\pump_timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_234 ,
        control_7 => \pump_timer_3:TimerUDB:control_7\ ,
        control_6 => \pump_timer_3:TimerUDB:control_6\ ,
        control_5 => \pump_timer_3:TimerUDB:control_5\ ,
        control_4 => \pump_timer_3:TimerUDB:control_4\ ,
        control_3 => \pump_timer_3:TimerUDB:control_3\ ,
        control_2 => \pump_timer_3:TimerUDB:control_2\ ,
        control_1 => \pump_timer_3:TimerUDB:control_1\ ,
        control_0 => \pump_timer_3:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * 
              !\uart_rpi:BUART:rx_state_3\ * \uart_rpi:BUART:rx_state_2\ * 
              !\uart_rpi:BUART:pollcount_1\ * !Net_295
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * 
              !\uart_rpi:BUART:rx_state_3\ * \uart_rpi:BUART:rx_state_2\ * 
              !\uart_rpi:BUART:pollcount_1\ * !\uart_rpi:BUART:pollcount_0\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_rpi:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_2\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !Net_295 * 
              \uart_rpi:BUART:rx_last\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_rpi:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_5\
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              \uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:rx_count_6\ * 
              !\uart_rpi:BUART:rx_count_4\
        );
        Output = \uart_rpi:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_rpi:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * !\uart_rpi:BUART:rx_state_3\ * 
              !\uart_rpi:BUART:rx_state_2\
        );
        Output = \uart_rpi:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\pump_timer_3:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_234 ,
        cs_addr_1 => \pump_timer_3:TimerUDB:control_7\ ,
        cs_addr_0 => \pump_timer_3:TimerUDB:per_zero\ ,
        chain_out => \pump_timer_3:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pump_timer_3:TimerUDB:sT24:timerdp:u1\

count7cell: Name =\uart_rpi:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart_rpi:Net_9\ ,
        load => \uart_rpi:BUART:rx_counter_load\ ,
        count_6 => \uart_rpi:BUART:rx_count_6\ ,
        count_5 => \uart_rpi:BUART:rx_count_5\ ,
        count_4 => \uart_rpi:BUART:rx_count_4\ ,
        count_3 => \uart_rpi:BUART:rx_count_3\ ,
        count_2 => \uart_rpi:BUART:rx_count_2\ ,
        count_1 => \uart_rpi:BUART:rx_count_1\ ,
        count_0 => \uart_rpi:BUART:rx_count_0\ ,
        tc => \uart_rpi:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_rpi:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_rpi:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\
        );
        Output = \uart_rpi:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_rpi:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_rpi:BUART:rx_fifonotempty\ * 
              \uart_rpi:BUART:rx_state_stop1_reg\
        );
        Output = \uart_rpi:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart_rpi:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_rpi:BUART:rx_load_fifo\ * \uart_rpi:BUART:rx_fifofull\
        );
        Output = \uart_rpi:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_rpi:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_rpi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:pollcount_1\ * 
              !Net_295
            + !\uart_rpi:BUART:tx_ctrl_mark_last\ * 
              !\uart_rpi:BUART:rx_state_0\ * 
              \uart_rpi:BUART:rx_bitclk_enable\ * \uart_rpi:BUART:rx_state_3\ * 
              \uart_rpi:BUART:rx_state_2\ * !\uart_rpi:BUART:pollcount_1\ * 
              !\uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_rpi:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_rpi:BUART:pollcount_1\
            + Net_295 * \uart_rpi:BUART:pollcount_0\
        );
        Output = \uart_rpi:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart_rpi:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart_rpi:Net_9\ ,
        cs_addr_2 => \uart_rpi:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \uart_rpi:BUART:rx_state_0\ ,
        cs_addr_0 => \uart_rpi:BUART:rx_bitclk_enable\ ,
        route_si => \uart_rpi:BUART:rx_postpoll\ ,
        f0_load => \uart_rpi:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart_rpi:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart_rpi:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart_rpi:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart_rpi:Net_9\ ,
        status_5 => \uart_rpi:BUART:rx_status_5\ ,
        status_4 => \uart_rpi:BUART:rx_status_4\ ,
        status_3 => \uart_rpi:BUART:rx_status_3\ ,
        interrupt => Net_298 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\weight_adc:IRQ\
        PORT MAP (
            interrupt => Net_390 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_pump_timer_1
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_pump_timer_2
        PORT MAP (
            interrupt => Net_218 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_pump_timer_3
        PORT MAP (
            interrupt => Net_240 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_uart_rpi_rx
        PORT MAP (
            interrupt => Net_298 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_check_weight_timer
        PORT MAP (
            interrupt => Net_310 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \weight_adc:ExtVref(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \weight_adc:ExtVref(0)\__PA ,
        analog_term => \weight_adc:Net_215\ ,
        pad => \weight_adc:ExtVref(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = weight_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => weight_1(0)__PA ,
        analog_term => Net_265 ,
        pad => weight_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = weight_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => weight_2(0)__PA ,
        analog_term => Net_266 ,
        pad => weight_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = weight_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => weight_3(0)__PA ,
        analog_term => Net_267 ,
        pad => weight_3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = pump_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pump_1(0)__PA ,
        pad => pump_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pump_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pump_2(0)__PA ,
        pad => pump_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pump_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pump_3(0)__PA ,
        pad => pump_3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = tx_rpi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => tx_rpi(0)__PA ,
        pin_input => Net_299 ,
        pad => tx_rpi(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = rx_rpi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rx_rpi(0)__PA ,
        fb => Net_295 ,
        pad => rx_rpi(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_257 ,
            dclk_0 => Net_257_local ,
            dclk_glb_1 => Net_234 ,
            dclk_1 => Net_234_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local ,
            dclk_glb_3 => Net_212 ,
            dclk_3 => Net_212_local ,
            aclk_glb_0 => \weight_adc:Net_385\ ,
            aclk_0 => \weight_adc:Net_385_local\ ,
            clk_a_dig_glb_0 => \weight_adc:Net_381\ ,
            clk_a_dig_0 => \weight_adc:Net_381_local\ ,
            dclk_glb_4 => \uart_rpi:Net_9\ ,
            dclk_4 => \uart_rpi:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\check_weight_timer:TimerHW\
        PORT MAP (
            clock => Net_257 ,
            enable => __ONE__ ,
            tc => \check_weight_timer:Net_51\ ,
            cmp => \check_weight_timer:Net_261\ ,
            irq => Net_310 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\weight_adc:ADC_SAR\
        PORT MAP (
            vplus => Net_258 ,
            vminus => \weight_adc:Net_126\ ,
            ext_pin => \weight_adc:Net_215\ ,
            vrefhi_out => \weight_adc:Net_126\ ,
            vref => \weight_adc:Net_248\ ,
            clock => \weight_adc:Net_385\ ,
            pump_clock => \weight_adc:Net_385\ ,
            irq => \weight_adc:Net_252\ ,
            next => Net_391 ,
            data_out_udb_11 => \weight_adc:Net_207_11\ ,
            data_out_udb_10 => \weight_adc:Net_207_10\ ,
            data_out_udb_9 => \weight_adc:Net_207_9\ ,
            data_out_udb_8 => \weight_adc:Net_207_8\ ,
            data_out_udb_7 => \weight_adc:Net_207_7\ ,
            data_out_udb_6 => \weight_adc:Net_207_6\ ,
            data_out_udb_5 => \weight_adc:Net_207_5\ ,
            data_out_udb_4 => \weight_adc:Net_207_4\ ,
            data_out_udb_3 => \weight_adc:Net_207_3\ ,
            data_out_udb_2 => \weight_adc:Net_207_2\ ,
            data_out_udb_1 => \weight_adc:Net_207_1\ ,
            data_out_udb_0 => \weight_adc:Net_207_0\ ,
            eof_udb => Net_390 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =weight_selector
        PORT MAP (
            muxin_2 => Net_267 ,
            muxin_1 => Net_266 ,
            muxin_0 => Net_265 ,
            vout => Net_258 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG | \weight_adc:ExtVref(0)\ | Analog(\weight_adc:Net_215\)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |             weight_1(0) | Analog(Net_265)
     |   1 |     * |      NONE |      HI_Z_ANALOG |             weight_2(0) | Analog(Net_266)
     |   2 |     * |      NONE |      HI_Z_ANALOG |             weight_3(0) | Analog(Net_267)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |               pump_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |               pump_2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |               pump_3(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |               tx_rpi(0) | In(Net_299)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |               rx_rpi(0) | FB(Net_295)
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.050ms
Digital Placement phase: Elapsed time ==> 1s.302ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "dmc-psoc_r.vh2" --pcf-path "dmc-psoc.pco" --des-name "dmc-psoc" --dsf-path "dmc-psoc.dsf" --sdc-path "dmc-psoc.sdc" --lib-path "dmc-psoc_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.476ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in dmc-psoc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.387ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.205ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.137ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.137ms
API generation phase: Elapsed time ==> 1s.225ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
