#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14c104820 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x14afdebb0_0 .var "clk", 0 0;
v0x14afdec40_0 .var "debug", 0 0;
v0x14afdecd0_0 .var "rst", 0 0;
S_0x14c104990 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x14c104820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x14afde490_0 .net "clk", 0 0, v0x14afdebb0_0;  1 drivers
v0x14afde520_0 .net "debug", 0 0, v0x14afdec40_0;  1 drivers
v0x14afde5b0_0 .net "instr", 31 0, L_0x14afe5f70;  1 drivers
v0x14afde6c0_0 .net "instr_addr", 31 0, L_0x14afdef30;  1 drivers
v0x14afde750_0 .net "mem_addr", 31 0, L_0x14afe3070;  1 drivers
v0x14afde7e0_0 .net "mem_read_data", 31 0, L_0x14afe6710;  1 drivers
v0x14afde870_0 .net "mem_write_data", 31 0, L_0x14afdefa0;  1 drivers
v0x14afde900_0 .net "ram_write", 0 0, L_0x14afe3fd0;  1 drivers
v0x14afde990_0 .net "rst", 0 0, v0x14afdecd0_0;  1 drivers
v0x14afdeb20_0 .net "write_type", 2 0, L_0x14afe40c0;  1 drivers
S_0x14c104ba0 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x14c104990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x14c104d60 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x14afe5f70 .functor BUFZ 32, L_0x14afe60d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14c104ef0_0 .net *"_ivl_0", 31 0, L_0x14afe60d0;  1 drivers
v0x14afaf060_0 .net *"_ivl_2", 31 0, L_0x14afe6290;  1 drivers
v0x14afb4530_0 .net *"_ivl_4", 29 0, L_0x14afe6170;  1 drivers
L_0x150040f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14af691f0_0 .net *"_ivl_6", 1 0, L_0x150040f40;  1 drivers
v0x14af6b7d0_0 .net "addr", 31 0, L_0x14afdef30;  alias, 1 drivers
v0x14af81cb0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af90ae0_0 .net "data_out", 31 0, L_0x14afe5f70;  alias, 1 drivers
v0x14af8fa40_0 .var/i "i", 31 0;
v0x14af8e9a0 .array "mem_core", 65535 0, 31 0;
L_0x14afe60d0 .array/port v0x14af8e9a0, L_0x14afe6290;
L_0x14afe6170 .part L_0x14afdef30, 2, 30;
L_0x14afe6290 .concat [ 30 2 0 0], L_0x14afe6170, L_0x150040f40;
S_0x14afac680 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x14c104990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x14af68500 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x14afe6710 .functor BUFZ 32, L_0x14afe6630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14af89450_0 .net *"_ivl_10", 31 0, L_0x14afe6630;  1 drivers
v0x14afaa850_0 .net *"_ivl_2", 29 0, L_0x14afe6330;  1 drivers
L_0x150040f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14afa3350_0 .net *"_ivl_4", 1 0, L_0x150040f88;  1 drivers
v0x14afa22c0_0 .net "addr", 31 0, L_0x14afe3070;  alias, 1 drivers
v0x14af05c70_0 .net "base_index", 31 0, L_0x14afe63d0;  1 drivers
v0x14af9c110_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afbf3d0_0 .net "data_in", 31 0, L_0x14afdefa0;  alias, 1 drivers
v0x14afb3410_0 .net "data_out", 31 0, L_0x14afe6710;  alias, 1 drivers
v0x14afb0110_0 .net "debug", 0 0, v0x14afdec40_0;  alias, 1 drivers
v0x14afb2310_0 .var/i "i", 31 0;
v0x14afb1210 .array "mem_core", 65535 0, 31 0;
v0x14af6c910_0 .var/i "out_file", 31 0;
v0x14af8d880_0 .var/i "ram_index", 31 0;
v0x14af8c780_0 .net "sb_offset", 1 0, L_0x14afe64f0;  1 drivers
v0x14af95da0_0 .net "sh_offset", 0 0, L_0x14afe6590;  1 drivers
v0x14af93c80_0 .net "write_enable", 0 0, L_0x14afe3fd0;  alias, 1 drivers
v0x14af8a580_0 .net "write_type", 2 0, L_0x14afe40c0;  alias, 1 drivers
E_0x14afb4fb0 .event posedge, v0x14af81cb0_0;
L_0x14afe6330 .part L_0x14afe3070, 2, 30;
L_0x14afe63d0 .concat [ 30 2 0 0], L_0x14afe6330, L_0x150040f88;
L_0x14afe64f0 .part L_0x14afe3070, 0, 2;
L_0x14afe6590 .part L_0x14afe3070, 1, 1;
L_0x14afe6630 .array/port v0x14afb1210, L_0x14afe63d0;
S_0x14afb4af0 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x14c104990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x14afdef30 .functor BUFZ 32, v0x14afd3800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14afdefa0 .functor BUFZ 32, L_0x14afe3610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14afe3070 .functor BUFZ 32, L_0x14afe31f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14afe3fd0 .functor BUFZ 1, L_0x14afe37b0, C4<0>, C4<0>, C4<0>;
L_0x14afe40c0 .functor BUFZ 3, L_0x14afe3bd0, C4<000>, C4<000>, C4<000>;
L_0x14afe4230 .functor BUFZ 3, L_0x14afe3bd0, C4<000>, C4<000>, C4<000>;
L_0x150040058 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x14afda6b0_0 .net/2u *"_ivl_0", 31 0, L_0x150040058;  1 drivers
v0x14afda750_0 .net "alu_result_ex", 31 0, v0x14afaaa20_0;  1 drivers
v0x14afda870_0 .net "alu_result_mem", 31 0, L_0x14afe31f0;  1 drivers
v0x14afda980_0 .net "alu_result_wb", 31 0, L_0x14afe4610;  1 drivers
v0x14afdaa10_0 .net "alu_src1_ex", 0 0, L_0x14afe2860;  1 drivers
v0x14afdab20_0 .net "alu_src1_id", 0 0, v0x14afc90b0_0;  1 drivers
v0x14afdac30_0 .net "alu_src2_ex", 0 0, L_0x14afe2ca0;  1 drivers
v0x14afdad40_0 .net "alu_src2_id", 0 0, v0x14afc9140_0;  1 drivers
v0x14afdae50_0 .net "alu_type_ex", 3 0, L_0x14afe2000;  1 drivers
v0x14afdafe0_0 .net "alu_type_id", 3 0, v0x14afc91d0_0;  1 drivers
v0x14afdb0f0_0 .net "branch_id", 0 0, L_0x14afe1090;  1 drivers
v0x14afdb180_0 .net "bubble_ex", 0 0, L_0x14afe5e00;  1 drivers
v0x14afdb210_0 .net "bubble_id", 0 0, L_0x14afe5d90;  1 drivers
v0x14afdb2a0_0 .net "bubble_if", 0 0, L_0x14afe5c40;  1 drivers
v0x14afdb330_0 .net "bubble_mem", 0 0, L_0x14afdeaa0;  1 drivers
v0x14afdb3c0_0 .net "bubble_wb", 0 0, L_0x14afe5fe0;  1 drivers
v0x14afdb450_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afdb5e0_0 .net "imm_ex", 31 0, L_0x14afdfd70;  1 drivers
v0x14afdb670_0 .net "imm_id", 31 0, v0x14afcbda0_0;  1 drivers
v0x14afdb700_0 .net "imm_mem", 31 0, L_0x14afe34b0;  1 drivers
v0x14afdb790_0 .net "imm_wb", 31 0, L_0x14afe47b0;  1 drivers
v0x14afdb820_0 .net "instr", 31 0, L_0x14afe5f70;  alias, 1 drivers
v0x14afdb8b0_0 .net "instr_addr", 31 0, L_0x14afdef30;  alias, 1 drivers
v0x14afdb940_0 .net "instr_funct3_ex", 2 0, L_0x14afe2160;  1 drivers
v0x14afdba50_0 .net "instr_funct3_id", 2 0, L_0x14afe11e0;  1 drivers
v0x14afdbae0_0 .net "instr_funct3_mem", 2 0, L_0x14afe3bd0;  1 drivers
v0x14afdbb70_0 .net "instr_id", 31 0, L_0x14afdf120;  1 drivers
v0x14afdbc00_0 .net "instr_if", 31 0, L_0x14afdee50;  1 drivers
v0x14afdbc90_0 .net "jal_id", 0 0, L_0x14afe1100;  1 drivers
v0x14afdbd20_0 .net "jalr_id", 0 0, L_0x14afe1170;  1 drivers
v0x14afdbdb0_0 .net "load_type_mem", 2 0, L_0x14afe4230;  1 drivers
v0x14afdbe40_0 .net "mem2reg_data", 31 0, v0x14afd4780_0;  1 drivers
v0x14afdbed0_0 .net "mem2reg_data_wb", 31 0, L_0x14afe4470;  1 drivers
v0x14afdb4e0_0 .net "mem_addr", 31 0, L_0x14afe3070;  alias, 1 drivers
v0x14afdc160_0 .net "mem_read_data", 31 0, L_0x14afe6710;  alias, 1 drivers
v0x14afdc1f0_0 .net "mem_read_ex", 0 0, L_0x14afe2b40;  1 drivers
v0x14afdc280_0 .net "mem_read_id", 0 0, v0x14afc9ff0_0;  1 drivers
v0x14afdc390_0 .net "mem_read_mem", 0 0, L_0x14afe3a70;  1 drivers
v0x14afdc4a0_0 .net "mem_write_data", 31 0, L_0x14afdefa0;  alias, 1 drivers
v0x14afdc530_0 .net "mem_write_ex", 0 0, L_0x14afe2420;  1 drivers
v0x14afdc640_0 .net "mem_write_id", 0 0, v0x14afca100_0;  1 drivers
v0x14afdc750_0 .net "mem_write_mem", 0 0, L_0x14afe37b0;  1 drivers
v0x14afdc7e0_0 .net "new_pc", 31 0, v0x14afccaa0_0;  1 drivers
o0x140021640 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14afdc8f0_0 .net "nxpc_wb", 31 0, o0x140021640;  0 drivers
v0x14afdc980_0 .net "pc_ex", 31 0, L_0x14afe1480;  1 drivers
v0x14afdca90_0 .net "pc_id", 31 0, L_0x14afdf280;  1 drivers
v0x14afdcb20_0 .net "pc_if", 31 0, v0x14afd3800_0;  1 drivers
v0x14afdcbb0_0 .net "pc_plus4_ex", 31 0, L_0x14afe1560;  1 drivers
v0x14afdccc0_0 .net "pc_plus4_id", 31 0, L_0x14afdf3e0;  1 drivers
v0x14afdcd50_0 .net "pc_plus4_if", 31 0, L_0x14afded60;  1 drivers
v0x14afdcde0_0 .net "pc_plus4_mem", 31 0, L_0x14afe3350;  1 drivers
v0x14afdcef0_0 .net "pc_plus4_wb", 31 0, L_0x14afe4950;  1 drivers
v0x14afdcf80_0 .net "pc_src", 0 0, v0x14afccd10_0;  1 drivers
v0x14afdd010_0 .net "ram_write", 0 0, L_0x14afe3fd0;  alias, 1 drivers
v0x14afdd0a0_0 .net "rd_ex", 4 0, L_0x14afe1b60;  1 drivers
v0x14afdd130_0 .net "rd_id", 4 0, L_0x14afdf4d0;  1 drivers
v0x14afdd1c0_0 .net "rd_mem", 4 0, L_0x14afe3d30;  1 drivers
v0x14afdd250_0 .net "rd_wb", 4 0, L_0x14afe4af0;  1 drivers
v0x14afdd2e0_0 .net "reg_src_ex", 1 0, L_0x14afe22c0;  1 drivers
v0x14afdd3f0_0 .net "reg_src_id", 1 0, v0x14afca260_0;  1 drivers
v0x14afdd500_0 .net "reg_src_mem", 1 0, L_0x14afe3f20;  1 drivers
v0x14afdd610_0 .net "reg_src_wb", 1 0, L_0x14afe4310;  1 drivers
v0x14afdd6a0_0 .net "reg_write_data_mem", 31 0, v0x14afd4960_0;  1 drivers
v0x14afdd730_0 .net "reg_write_data_wb", 31 0, v0x14afda5a0_0;  1 drivers
v0x14afdd7c0_0 .net "reg_write_ex", 0 0, L_0x14afe2580;  1 drivers
v0x14afdbf60_0 .net "reg_write_id", 0 0, L_0x14afe1320;  1 drivers
v0x14afdbff0_0 .net "reg_write_mem", 0 0, L_0x14afe3910;  1 drivers
v0x14afdc080_0 .net "reg_write_wb", 0 0, L_0x14afe4c90;  1 drivers
v0x14afdd850_0 .net "rs1_data_ex", 31 0, L_0x14afe1810;  1 drivers
v0x14afdd8e0_0 .net "rs1_data_id", 31 0, L_0x14afe0eb0;  1 drivers
v0x14afdd970_0 .net "rs1_ex", 4 0, L_0x14afe1cc0;  1 drivers
v0x14afdda00_0 .net "rs1_fwd_ex", 1 0, v0x14afba950_0;  1 drivers
v0x14afddb10_0 .net "rs1_fwd_id", 1 0, v0x14afa2c10_0;  1 drivers
v0x14afddba0_0 .net "rs1_id", 4 0, L_0x14afdf5c0;  1 drivers
v0x14afddc30_0 .net "rs2_data_ex", 31 0, L_0x14afe1970;  1 drivers
v0x14afddcc0_0 .net "rs2_data_id", 31 0, L_0x14afe0fa0;  1 drivers
v0x14afddd50_0 .net "rs2_data_mem", 31 0, L_0x14afe3610;  1 drivers
v0x14afddde0_0 .net "rs2_ex", 4 0, L_0x14afe1e60;  1 drivers
v0x14afdde70_0 .net "rs2_fwd_ex", 1 0, v0x14afa4a40_0;  1 drivers
v0x14afddf80_0 .net "rs2_fwd_id", 1 0, v0x14afa5bd0_0;  1 drivers
v0x14afde010_0 .net "rs2_id", 4 0, L_0x14afdf630;  1 drivers
v0x14afde0a0_0 .net "rst", 0 0, v0x14afdecd0_0;  alias, 1 drivers
L_0x150040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afde130_0 .net "stall_ex", 0 0, L_0x150040e68;  1 drivers
v0x14afde1c0_0 .net "stall_id", 0 0, L_0x14afe5b50;  1 drivers
v0x14afde250_0 .net "stall_if", 0 0, L_0x14afe5a10;  1 drivers
L_0x150040eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afde2e0_0 .net "stall_mem", 0 0, L_0x150040eb0;  1 drivers
L_0x150040ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afde370_0 .net "stall_wb", 0 0, L_0x150040ef8;  1 drivers
v0x14afde400_0 .net "write_type", 2 0, L_0x14afe40c0;  alias, 1 drivers
L_0x14afdee50 .functor MUXZ 32, L_0x14afe5f70, L_0x150040058, L_0x14afe5c40, C4<>;
S_0x14afae890 .scope module, "ex_mem" "EX_MEM" 6 146, 7 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x14afb4790_0 .net "alu_result_ex", 31 0, v0x14afaaa20_0;  alias, 1 drivers
v0x14af9b250_0 .net "alu_result_mem", 31 0, L_0x14afe31f0;  alias, 1 drivers
v0x14af9b2e0_0 .net "bubble_mem", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14af9a1c0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af9a250_0 .net "imm_ex", 31 0, L_0x14afdfd70;  alias, 1 drivers
v0x14af99130_0 .net "imm_mem", 31 0, L_0x14afe34b0;  alias, 1 drivers
v0x14af991c0_0 .net "instr_funct3_ex", 2 0, L_0x14afe2160;  alias, 1 drivers
v0x14af980a0_0 .net "instr_funct3_mem", 2 0, L_0x14afe3bd0;  alias, 1 drivers
v0x14af98130_0 .net "mem_addr", 31 0, L_0x14afe3070;  alias, 1 drivers
v0x14af97010_0 .net "mem_read_ex", 0 0, L_0x14afe2b40;  alias, 1 drivers
v0x14af970a0_0 .net "mem_read_mem", 0 0, L_0x14afe3a70;  alias, 1 drivers
o0x140019b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x14af95f80_0 .net "mem_write", 0 0, o0x140019b40;  0 drivers
v0x14af96010_0 .net "mem_write_ex", 0 0, L_0x14afe2420;  alias, 1 drivers
v0x14af94ef0_0 .net "mem_write_mem", 0 0, L_0x14afe37b0;  alias, 1 drivers
v0x14af94f80_0 .net "pc_plus4_ex", 31 0, L_0x14afe1560;  alias, 1 drivers
v0x14af93e60_0 .net "pc_plus4_mem", 31 0, L_0x14afe3350;  alias, 1 drivers
v0x14af93ef0_0 .net "rd_ex", 4 0, L_0x14afe1b60;  alias, 1 drivers
v0x14af91d40_0 .net "rd_mem", 4 0, L_0x14afe3d30;  alias, 1 drivers
v0x14af91dd0_0 .net "reg_src_ex", 1 0, L_0x14afe22c0;  alias, 1 drivers
v0x14af90cb0_0 .net "reg_src_mem", 1 0, L_0x14afe3f20;  alias, 1 drivers
v0x14af90d40_0 .net "reg_write_ex", 0 0, L_0x14afe2580;  alias, 1 drivers
v0x14af8fc10_0 .net "reg_write_mem", 0 0, L_0x14afe3910;  alias, 1 drivers
v0x14af8fca0_0 .net "rs2_data_ex", 31 0, L_0x14afe1970;  alias, 1 drivers
v0x14af8eb70_0 .net "rs2_data_mem", 31 0, L_0x14afe3610;  alias, 1 drivers
v0x14af8ec00_0 .net "stall_mem", 0 0, L_0x150040eb0;  alias, 1 drivers
v0x14afba1a0_0 .net "write_data", 31 0, L_0x14afdefa0;  alias, 1 drivers
v0x14afba230_0 .net "write_type", 2 0, L_0x14afe40c0;  alias, 1 drivers
S_0x14afb3a60 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afa24d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe31f0 .functor BUFZ 32, v0x14af91b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14af99fe0_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14af96e30_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af92bf0_0 .net "data_in", 31 0, v0x14afaaa20_0;  alias, 1 drivers
v0x14af8b680_0 .net "data_out", 31 0, L_0x14afe31f0;  alias, 1 drivers
v0x14af98f50_0 .net "data_out_wire", 31 0, v0x14af91b60_0;  1 drivers
v0x14af91b60_0 .var "data_reg", 31 0;
L_0x1500409a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14af9b070_0 .net "default_val", 31 0, L_0x1500409a0;  1 drivers
v0x14af97ec0_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14afb2960 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afb43e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe34b0 .functor BUFZ 32, v0x14afa43f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afa7680_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14afab8d0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afa65f0_0 .net "data_in", 31 0, L_0x14afdfd70;  alias, 1 drivers
v0x14afa8710_0 .net "data_out", 31 0, L_0x14afe34b0;  alias, 1 drivers
v0x14afa97a0_0 .net "data_out_wire", 31 0, v0x14afa43f0_0;  1 drivers
v0x14afa43f0_0 .var "data_reg", 31 0;
L_0x150040a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14af19d50_0 .net "default_val", 31 0, L_0x150040a30;  1 drivers
v0x14af17c60_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14afb1860 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x14afb10e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x14afe3bd0 .functor BUFZ 3, v0x14af6cc00_0, C4<000>, C4<000>, C4<000>;
v0x14afb3700_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14afb2600_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afb1500_0 .net "data_in", 2 0, L_0x14afe2160;  alias, 1 drivers
v0x14afb0400_0 .net "data_out", 2 0, L_0x14afe3bd0;  alias, 1 drivers
v0x14afae650_0 .net "data_out_wire", 2 0, v0x14af6cc00_0;  1 drivers
v0x14af6cc00_0 .var "data_reg", 2 0;
L_0x150040b98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14af6bad0_0 .net "default_val", 2 0, L_0x150040b98;  1 drivers
v0x14af87240_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14afb0760 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af81b90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe3a70 .functor BUFZ 1, v0x14afa57e0_0, C4<0>, C4<0>, C4<0>;
v0x14af8db70_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14af8ca70_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af8b970_0 .net "data_in", 0 0, L_0x14afe2b40;  alias, 1 drivers
v0x14af8a870_0 .net "data_out", 0 0, L_0x14afe3a70;  alias, 1 drivers
v0x14afa1020_0 .net "data_out_wire", 0 0, v0x14afa57e0_0;  1 drivers
v0x14afa57e0_0 .var "data_reg", 0 0;
L_0x150040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afa46e0_0 .net "default_val", 0 0, L_0x150040b50;  1 drivers
v0x14afa35d0_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14af6cf60 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af95c70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe37b0 .functor BUFZ 1, v0x14af6dd80_0, C4<0>, C4<0>, C4<0>;
v0x14af677a0_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14afbec90_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af68640_0 .net "data_in", 0 0, L_0x14afe2420;  alias, 1 drivers
v0x14af686d0_0 .net "data_out", 0 0, L_0x14afe37b0;  alias, 1 drivers
v0x14af6dcf0_0 .net "data_out_wire", 0 0, v0x14af6dd80_0;  1 drivers
v0x14af6dd80_0 .var "data_reg", 0 0;
L_0x150040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14af89720_0 .net "default_val", 0 0, L_0x150040ac0;  1 drivers
v0x14af897b0_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14af6be40 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14af8e850 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe3350 .functor BUFZ 32, v0x14afaf670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afac240_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14afb57a0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afb5830_0 .net "data_in", 31 0, L_0x14afe1560;  alias, 1 drivers
v0x14afaf260_0 .net "data_out", 31 0, L_0x14afe3350;  alias, 1 drivers
v0x14afaf2f0_0 .net "data_out_wire", 31 0, v0x14afaf670_0;  1 drivers
v0x14afaf670_0 .var "data_reg", 31 0;
L_0x1500409e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afaf700_0 .net "default_val", 31 0, L_0x1500409e8;  1 drivers
v0x14af69a70_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14af87420 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14af99eb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14afe3d30 .functor BUFZ 5, v0x14af953a0_0, C4<00000>, C4<00000>, C4<00000>;
v0x14af6e1f0_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14af6e280_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af9c2f0_0 .net "data_in", 4 0, L_0x14afe1b60;  alias, 1 drivers
v0x14af9c380_0 .net "data_out", 4 0, L_0x14afe3d30;  alias, 1 drivers
v0x14af95310_0 .net "data_out_wire", 4 0, v0x14af953a0_0;  1 drivers
v0x14af953a0_0 .var "data_reg", 4 0;
L_0x150040be0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14af931f0_0 .net "default_val", 4 0, L_0x150040be0;  1 drivers
v0x14af93280_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14af6e490 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x14af92ac0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14afe3f20 .functor BUFZ 2, v0x14af9b670_0, C4<00>, C4<00>, C4<00>;
v0x14af94310_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14af99550_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af995e0_0 .net "data_in", 1 0, L_0x14afe22c0;  alias, 1 drivers
v0x14af963a0_0 .net "data_out", 1 0, L_0x14afe3f20;  alias, 1 drivers
v0x14af96430_0 .net "data_out_wire", 1 0, v0x14af9b670_0;  1 drivers
v0x14af9b670_0 .var "data_reg", 1 0;
L_0x150040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14af9b700_0 .net "default_val", 1 0, L_0x150040c28;  1 drivers
v0x14af92160_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14af87f60 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af8f8f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe3910 .functor BUFZ 1, v0x14afa6c80_0, C4<0>, C4<0>, C4<0>;
v0x14af984c0_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14af98550_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af97430_0 .net "data_in", 0 0, L_0x14afe2580;  alias, 1 drivers
v0x14af974c0_0 .net "data_out", 0 0, L_0x14afe3910;  alias, 1 drivers
v0x14afa6bf0_0 .net "data_out_wire", 0 0, v0x14afa6c80_0;  1 drivers
v0x14afa6c80_0 .var "data_reg", 0 0;
L_0x150040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afa9da0_0 .net "default_val", 0 0, L_0x150040b08;  1 drivers
v0x14afa9e30_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14af87c90 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x14afae890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afa29e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe3610 .functor BUFZ 32, v0x14afabab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afa7d10_0 .net "bubble", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14afa8d10_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afa8da0_0 .net "data_in", 31 0, L_0x14afe1970;  alias, 1 drivers
v0x14afa3970_0 .net "data_out", 31 0, L_0x14afe3610;  alias, 1 drivers
v0x14afa3a00_0 .net "data_out_wire", 31 0, v0x14afabab0_0;  1 drivers
v0x14afabab0_0 .var "data_reg", 31 0;
L_0x150040a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afabb40_0 .net "default_val", 31 0, L_0x150040a78;  1 drivers
v0x14afb4700_0 .net "stall", 0 0, L_0x150040eb0;  alias, 1 drivers
S_0x14af879c0 .scope module, "ex_module" "EX_MODULE" 6 120, 9 3 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 1 "pc_src";
L_0x14afe3000 .functor BUFZ 32, v0x14afaaa20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14af934b0_0 .net "alu_result", 31 0, v0x14afaaa20_0;  alias, 1 drivers
v0x14af93540_0 .net "alu_result_wire", 31 0, L_0x14afe3000;  1 drivers
v0x14af8ded0_0 .net "alu_src1", 0 0, L_0x14afe2860;  alias, 1 drivers
v0x14af8df60_0 .net "alu_src2", 0 0, L_0x14afe2ca0;  alias, 1 drivers
v0x14af88c80_0 .net "alu_type", 3 0, L_0x14afe2000;  alias, 1 drivers
v0x14af88d10_0 .net "imm", 31 0, L_0x14afdfd70;  alias, 1 drivers
v0x14af889b0_0 .net "less_than", 0 0, v0x14afa9980_0;  1 drivers
v0x14af88a40_0 .net "op1", 31 0, v0x14af90090_0;  1 drivers
v0x14af94540_0 .net "op2", 31 0, v0x14af8bcd0_0;  1 drivers
v0x14af945d0_0 .net "pc", 31 0, L_0x14afe1480;  alias, 1 drivers
o0x14001a8c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14af99810_0 .net "pc_src", 0 0, o0x14001a8c0;  0 drivers
v0x14af998a0_0 .net "reg_write_data_mem", 31 0, v0x14afd4960_0;  alias, 1 drivers
v0x14af96660_0 .net "reg_write_data_wb", 31 0, v0x14afda5a0_0;  alias, 1 drivers
v0x14af966f0_0 .net "rs1_data", 31 0, L_0x14afe1810;  alias, 1 drivers
v0x14af9b930_0 .net "rs1_fwd_ex", 1 0, v0x14afba950_0;  alias, 1 drivers
v0x14af9b9c0_0 .net "rs2_data", 31 0, L_0x14afe1970;  alias, 1 drivers
v0x14af92420_0 .net "rs2_fwd_ex", 1 0, v0x14afa4a40_0;  alias, 1 drivers
v0x14af924b0_0 .net "zero", 0 0, v0x14afa9a10_0;  1 drivers
S_0x14af876f0 .scope module, "EX_ALU" "ALU" 9 36, 10 2 0, S_0x14af879c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x14afa67d0_0 .net "alu_in1", 31 0, v0x14af90090_0;  alias, 1 drivers
v0x14afa6860_0 .net "alu_in2", 31 0, v0x14af8bcd0_0;  alias, 1 drivers
v0x14afaaa20_0 .var "alu_result", 31 0;
v0x14afaaab0_0 .net "alu_type", 3 0, L_0x14afe2000;  alias, 1 drivers
v0x14afa9980_0 .var "less_than", 0 0;
v0x14afa9a10_0 .var "zero", 0 0;
E_0x14af8ec90 .event edge, v0x14afaaab0_0, v0x14afa67d0_0, v0x14afa6860_0, v0x14af92bf0_0;
S_0x14af73d60 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 22, 11 3 0, S_0x14af879c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
v0x14af852f0_0 .net "alu_src1", 0 0, L_0x14afe2860;  alias, 1 drivers
v0x14af85380_0 .net "alu_src2", 0 0, L_0x14afe2ca0;  alias, 1 drivers
v0x14af83140_0 .net "data_op1", 31 0, v0x14af6a1a0_0;  1 drivers
v0x14af831d0_0 .net "data_op2", 31 0, v0x14af82610_0;  1 drivers
v0x14af4c500_0 .net "fwd_ex1", 1 0, v0x14afba950_0;  alias, 1 drivers
v0x14af4c590_0 .net "fwd_ex2", 1 0, v0x14afa4a40_0;  alias, 1 drivers
v0x14af90000_0 .net "imm", 31 0, L_0x14afdfd70;  alias, 1 drivers
v0x14af90090_0 .var "op1", 31 0;
v0x14af8bcd0_0 .var "op2", 31 0;
v0x14af8bd60_0 .net "pc", 31 0, L_0x14afe1480;  alias, 1 drivers
v0x14af8ef60_0 .net "reg_write_data_mem", 31 0, v0x14afd4960_0;  alias, 1 drivers
v0x14af8eff0_0 .net "reg_write_data_wb", 31 0, v0x14afda5a0_0;  alias, 1 drivers
v0x14af955d0_0 .net "rs1_data", 31 0, L_0x14afe1810;  alias, 1 drivers
v0x14af95660_0 .net "rs2_data", 31 0, L_0x14afe1970;  alias, 1 drivers
E_0x14afa8a10/0 .event edge, v0x14af852f0_0, v0x14af6a1a0_0, v0x14af8bd60_0, v0x14af85380_0;
E_0x14afa8a10/1 .event edge, v0x14af82610_0, v0x14afa65f0_0;
E_0x14afa8a10 .event/or E_0x14afa8a10/0, E_0x14afa8a10/1;
S_0x14af73a90 .scope module, "FWD_MUX_1" "FWD_MUX" 11 12, 12 2 0, S_0x14af73d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x14afa7860_0 .net "Data_EX", 31 0, L_0x14afe1810;  alias, 1 drivers
v0x14afa78f0_0 .net "Data_MEM", 31 0, v0x14afd4960_0;  alias, 1 drivers
v0x14af6a110_0 .net "Data_WB", 31 0, v0x14afda5a0_0;  alias, 1 drivers
v0x14af6a1a0_0 .var "Data_out", 31 0;
v0x14af80d00_0 .net "fwd_ex", 1 0, v0x14afba950_0;  alias, 1 drivers
E_0x14af8fd30 .event edge, v0x14af80d00_0, v0x14afa7860_0, v0x14afa78f0_0, v0x14af6a110_0;
S_0x14af8cdd0 .scope module, "FWD_MUX_2" "FWD_MUX" 11 13, 12 2 0, S_0x14af73d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x14af80d90_0 .net "Data_EX", 31 0, L_0x14afe1970;  alias, 1 drivers
v0x14af7f540_0 .net "Data_MEM", 31 0, v0x14afd4960_0;  alias, 1 drivers
v0x14af7f5d0_0 .net "Data_WB", 31 0, v0x14afda5a0_0;  alias, 1 drivers
v0x14af82610_0 .var "Data_out", 31 0;
v0x14af826a0_0 .net "fwd_ex", 1 0, v0x14afa4a40_0;  alias, 1 drivers
E_0x14af981c0 .event edge, v0x14af826a0_0, v0x14afa8da0_0, v0x14afa78f0_0, v0x14af6a110_0;
S_0x14af98780 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 243, 13 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x14af91160_0 .net "rd_mem", 4 0, L_0x14afe3d30;  alias, 1 drivers
v0x14af9a8a0_0 .net "rd_wb", 4 0, L_0x14afe4af0;  alias, 1 drivers
v0x14af9a930_0 .net "reg_write_mem", 0 0, L_0x14afe3910;  alias, 1 drivers
v0x14afbacf0_0 .net "reg_write_wb", 0 0, L_0x14afe4c90;  alias, 1 drivers
v0x14afbad80_0 .net "rs1_ex", 4 0, L_0x14afe1cc0;  alias, 1 drivers
v0x14afba950_0 .var "rs1_fwd_ex", 1 0;
v0x14afba9e0_0 .net "rs2_ex", 4 0, L_0x14afe1e60;  alias, 1 drivers
v0x14afa4a40_0 .var "rs2_fwd_ex", 1 0;
E_0x14afaea40/0 .event edge, v0x14af974c0_0, v0x14af9c380_0, v0x14afbad80_0, v0x14afbacf0_0;
E_0x14afaea40/1 .event edge, v0x14af9a8a0_0, v0x14afba9e0_0;
E_0x14afaea40 .event/or E_0x14afaea40/0, E_0x14afaea40/1;
S_0x14afa6eb0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 234, 14 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x14afaae10_0 .net "branch_id", 0 0, L_0x14afe1090;  alias, 1 drivers
v0x14afaaea0_0 .net "jal_id", 0 0, L_0x14afe1100;  alias, 1 drivers
v0x14afaa060_0 .net "jalr_id", 0 0, L_0x14afe1170;  alias, 1 drivers
v0x14afaa0f0_0 .net "rd_mem", 4 0, L_0x14afe3d30;  alias, 1 drivers
v0x14afa2b80_0 .net "reg_write_mem", 0 0, L_0x14afe3910;  alias, 1 drivers
v0x14afa2c10_0 .var "rs1_fwd_id", 1 0;
v0x14afa5b40_0 .net "rs1_id", 4 0, L_0x14afdf5c0;  alias, 1 drivers
v0x14afa5bd0_0 .var "rs2_fwd_id", 1 0;
v0x14afa8fd0_0 .net "rs2_id", 4 0, L_0x14afdf630;  alias, 1 drivers
E_0x14afb0c10/0 .event edge, v0x14afaae10_0, v0x14af9c380_0, v0x14afa5b40_0, v0x14afaa060_0;
E_0x14afb0c10/1 .event edge, v0x14afa8fd0_0;
E_0x14afb0c10 .event/or E_0x14afb0c10/0, E_0x14afb0c10/1;
S_0x14afa1af0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 219, 15 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x14afe4d80 .functor OR 1, L_0x14afe1090, L_0x14afe1170, C4<0>, C4<0>;
L_0x14afe50b0 .functor OR 1, L_0x14afe4e30, L_0x14afe4ef0, C4<0>, C4<0>;
L_0x14afe5160 .functor AND 1, L_0x14afe2580, L_0x14afe50b0, C4<1>, C4<1>;
L_0x14afe5550 .functor OR 1, L_0x14afe5210, L_0x14afe53b0, C4<0>, C4<0>;
L_0x14afe55c0 .functor AND 1, L_0x14afe3a70, L_0x14afe5550, C4<1>, C4<1>;
L_0x14afe56a0 .functor OR 1, L_0x14afe5160, L_0x14afe55c0, C4<0>, C4<0>;
L_0x14afe5790 .functor AND 1, L_0x14afe4d80, L_0x14afe56a0, C4<1>, C4<1>;
L_0x14afe5960 .functor AND 1, L_0x14afe58c0, v0x14afccd10_0, C4<1>, C4<1>;
L_0x14afe5a10 .functor BUFZ 1, L_0x14afe5790, C4<0>, C4<0>, C4<0>;
L_0x14afe5b50 .functor BUFZ 1, L_0x14afe5790, C4<0>, C4<0>, C4<0>;
L_0x14afe5c40 .functor BUFZ 1, v0x14afdecd0_0, C4<0>, C4<0>, C4<0>;
L_0x14afe5d90 .functor OR 1, v0x14afdecd0_0, L_0x14afe5960, C4<0>, C4<0>;
L_0x14afe5e00 .functor OR 1, v0x14afdecd0_0, L_0x14afe5790, C4<0>, C4<0>;
L_0x14afdeaa0 .functor BUFZ 1, v0x14afdecd0_0, C4<0>, C4<0>, C4<0>;
L_0x14afe5fe0 .functor BUFZ 1, v0x14afdecd0_0, C4<0>, C4<0>, C4<0>;
v0x14afa1820_0 .net *"_ivl_1", 0 0, L_0x14afe4d80;  1 drivers
v0x14afa18b0_0 .net *"_ivl_10", 0 0, L_0x14afe5210;  1 drivers
v0x14afb3d30_0 .net *"_ivl_12", 0 0, L_0x14afe53b0;  1 drivers
v0x14afb3dc0_0 .net *"_ivl_15", 0 0, L_0x14afe5550;  1 drivers
v0x14afb2c30_0 .net *"_ivl_17", 0 0, L_0x14afe55c0;  1 drivers
v0x14afb2cc0_0 .net *"_ivl_19", 0 0, L_0x14afe56a0;  1 drivers
v0x14afaf930_0 .net *"_ivl_2", 0 0, L_0x14afe4e30;  1 drivers
v0x14afaf9c0_0 .net *"_ivl_23", 0 0, L_0x14afe58c0;  1 drivers
v0x14afb1b30_0 .net *"_ivl_4", 0 0, L_0x14afe4ef0;  1 drivers
v0x14afb1bc0_0 .net *"_ivl_7", 0 0, L_0x14afe50b0;  1 drivers
v0x14afb0a30_0 .net *"_ivl_9", 0 0, L_0x14afe5160;  1 drivers
v0x14afb0ac0_0 .net "branch_id", 0 0, L_0x14afe1090;  alias, 1 drivers
v0x14af6d230_0 .net "bubble", 0 0, L_0x14afe5960;  1 drivers
v0x14af6d2c0_0 .net "bubble_ex", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14af6c130_0 .net "bubble_id", 0 0, L_0x14afe5d90;  alias, 1 drivers
v0x14af6c1c0_0 .net "bubble_if", 0 0, L_0x14afe5c40;  alias, 1 drivers
v0x14af6e780_0 .net "bubble_mem", 0 0, L_0x14afdeaa0;  alias, 1 drivers
v0x14af6e810_0 .net "bubble_wb", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14af8bfa0_0 .net "jal_id", 0 0, L_0x14afe1100;  alias, 1 drivers
v0x14af8c030_0 .net "jalr_id", 0 0, L_0x14afe1170;  alias, 1 drivers
v0x14af8e1a0_0 .net "mem_read_ex", 0 0, L_0x14afe2b40;  alias, 1 drivers
v0x14af8e230_0 .net "mem_read_mem", 0 0, L_0x14afe3a70;  alias, 1 drivers
v0x14af8aea0_0 .net "pc_src_id", 0 0, v0x14afccd10_0;  alias, 1 drivers
v0x14af8af30_0 .net "rd_ex", 4 0, L_0x14afe1b60;  alias, 1 drivers
v0x14afb9300_0 .net "rd_mem", 4 0, L_0x14afe3d30;  alias, 1 drivers
v0x14afb9390_0 .net "reg_write_ex", 0 0, L_0x14afe2580;  alias, 1 drivers
v0x14afb8c90_0 .net "rs1_id", 4 0, L_0x14afdf5c0;  alias, 1 drivers
v0x14afb8d20_0 .net "rs2_id", 4 0, L_0x14afdf630;  alias, 1 drivers
v0x14afa4d10_0 .net "rst", 0 0, v0x14afdecd0_0;  alias, 1 drivers
v0x14afa4da0_0 .net "stall", 0 0, L_0x14afe5790;  1 drivers
v0x14afa5e10_0 .net "stall_ex", 0 0, L_0x150040e68;  alias, 1 drivers
v0x14afa5ea0_0 .net "stall_id", 0 0, L_0x14afe5b50;  alias, 1 drivers
v0x14afa7f40_0 .net "stall_if", 0 0, L_0x14afe5a10;  alias, 1 drivers
v0x14afa7fd0_0 .net "stall_mem", 0 0, L_0x150040eb0;  alias, 1 drivers
v0x14af88230_0 .net "stall_wb", 0 0, L_0x150040ef8;  alias, 1 drivers
L_0x14afe4e30 .cmp/eq 5, L_0x14afe1b60, L_0x14afdf5c0;
L_0x14afe4ef0 .cmp/eq 5, L_0x14afe1b60, L_0x14afdf630;
L_0x14afe5210 .cmp/eq 5, L_0x14afe3d30, L_0x14afdf5c0;
L_0x14afe53b0 .cmp/eq 5, L_0x14afe3d30, L_0x14afdf630;
L_0x14afe58c0 .reduce/nor L_0x14afe5790;
S_0x14af6afc0 .scope module, "id_ex" "ID_EX" 6 95, 16 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x14afc6e20_0 .net "alu_src1_ex", 0 0, L_0x14afe2860;  alias, 1 drivers
v0x14afc6eb0_0 .net "alu_src1_id", 0 0, v0x14afc90b0_0;  alias, 1 drivers
v0x14afc6f40_0 .net "alu_src2_ex", 0 0, L_0x14afe2ca0;  alias, 1 drivers
v0x14afc6fd0_0 .net "alu_src2_id", 0 0, v0x14afc9140_0;  alias, 1 drivers
v0x14afc7060_0 .net "alu_type_ex", 3 0, L_0x14afe2000;  alias, 1 drivers
v0x14afc70f0_0 .net "alu_type_id", 3 0, v0x14afc91d0_0;  alias, 1 drivers
v0x14afc7180_0 .net "branch_ex", 0 0, L_0x14afe29c0;  1 drivers
v0x14afc7210_0 .net "branch_id", 0 0, L_0x14afe1090;  alias, 1 drivers
v0x14afc72a0_0 .net "bubble_ex", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc73b0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc00a0_0 .net "imm_ex", 31 0, L_0x14afdfd70;  alias, 1 drivers
v0x14afc0130_0 .net "imm_id", 31 0, v0x14afcbda0_0;  alias, 1 drivers
v0x14afc01c0_0 .net "instr_funct3_ex", 2 0, L_0x14afe2160;  alias, 1 drivers
v0x14afc7440_0 .net "instr_funct3_id", 2 0, L_0x14afe11e0;  alias, 1 drivers
v0x14afc74d0_0 .net "jal_ex", 0 0, L_0x14afe2f50;  1 drivers
v0x14afc7560_0 .net "jal_id", 0 0, L_0x14afe1100;  alias, 1 drivers
v0x14afc75f0_0 .net "jalr_ex", 0 0, L_0x14afe26e0;  1 drivers
v0x14afc7780_0 .net "jalr_id", 0 0, L_0x14afe1170;  alias, 1 drivers
v0x14afc7810_0 .net "mem_read_ex", 0 0, L_0x14afe2b40;  alias, 1 drivers
v0x14afc78a0_0 .net "mem_read_id", 0 0, v0x14afc9ff0_0;  alias, 1 drivers
v0x14afc7930_0 .net "mem_write_ex", 0 0, L_0x14afe2420;  alias, 1 drivers
v0x14afc79c0_0 .net "mem_write_id", 0 0, v0x14afca100_0;  alias, 1 drivers
v0x14afc7a50_0 .net "pc_ex", 31 0, L_0x14afe1480;  alias, 1 drivers
v0x14afc7ae0_0 .net "pc_id", 31 0, L_0x14afdf280;  alias, 1 drivers
v0x14afc7b70_0 .net "pc_plus4_ex", 31 0, L_0x14afe1560;  alias, 1 drivers
v0x14afc7c00_0 .net "pc_plus4_id", 31 0, L_0x14afdf3e0;  alias, 1 drivers
v0x14afc7c90_0 .net "rd_ex", 4 0, L_0x14afe1b60;  alias, 1 drivers
v0x14afc7da0_0 .net "rd_id", 4 0, L_0x14afdf4d0;  alias, 1 drivers
v0x14afc7e30_0 .net "reg_src_ex", 1 0, L_0x14afe22c0;  alias, 1 drivers
v0x14afc7ec0_0 .net "reg_src_id", 1 0, v0x14afca260_0;  alias, 1 drivers
v0x14afc7f50_0 .net "reg_write_ex", 0 0, L_0x14afe2580;  alias, 1 drivers
v0x14afc8060_0 .net "reg_write_id", 0 0, L_0x14afe1320;  alias, 1 drivers
v0x14afc80f0_0 .net "rs1_data_ex", 31 0, L_0x14afe1810;  alias, 1 drivers
v0x14afc8380_0 .net "rs1_data_id", 31 0, L_0x14afe0eb0;  alias, 1 drivers
v0x14afc8410_0 .net "rs1_ex", 4 0, L_0x14afe1cc0;  alias, 1 drivers
v0x14afc84a0_0 .net "rs1_id", 4 0, L_0x14afdf5c0;  alias, 1 drivers
v0x14afc8530_0 .net "rs2_data_ex", 31 0, L_0x14afe1970;  alias, 1 drivers
v0x14afc85c0_0 .net "rs2_data_id", 31 0, L_0x14afe0fa0;  alias, 1 drivers
v0x14afc8650_0 .net "rs2_ex", 4 0, L_0x14afe1e60;  alias, 1 drivers
v0x14afc86e0_0 .net "rs2_id", 4 0, L_0x14afdf630;  alias, 1 drivers
v0x14afc8770_0 .net "stall_ex", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14af902d0 .scope module, "ID_EX_alu_src1" "PipeDff" 16 40, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af88370 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe2860 .functor BUFZ 1, v0x14af89b10_0, C4<0>, C4<0>, C4<0>;
v0x14af8f230_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14af8f2c0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af89d90_0 .net "data_in", 0 0, v0x14afc90b0_0;  alias, 1 drivers
v0x14af89e20_0 .net "data_out", 0 0, L_0x14afe2860;  alias, 1 drivers
v0x14af89a80_0 .net "data_out_wire", 0 0, v0x14af89b10_0;  1 drivers
v0x14af89b10_0 .var "data_reg", 0 0;
L_0x150040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14af91370_0 .net "default_val", 0 0, L_0x150040838;  1 drivers
v0x14af91400_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14af976f0 .scope module, "ID_EX_alu_src2" "PipeDff" 16 43, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af6ade0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe2ca0 .functor BUFZ 1, v0x14afb9930_0, C4<0>, C4<0>, C4<0>;
v0x14afbb360_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afbafc0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afbb050_0 .net "data_in", 0 0, v0x14afc9140_0;  alias, 1 drivers
v0x14afba590_0 .net "data_out", 0 0, L_0x14afe2ca0;  alias, 1 drivers
v0x14afba620_0 .net "data_out_wire", 0 0, v0x14afb9930_0;  1 drivers
v0x14afb9930_0 .var "data_reg", 0 0;
L_0x150040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afb99c0_0 .net "default_val", 0 0, L_0x150040910;  1 drivers
v0x14afb9620_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afab0e0 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x14af8c0c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x14afe2000 .functor BUFZ 4, v0x14af6a5f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x14af8d0a0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14af8d130_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afa3c10_0 .net "data_in", 3 0, v0x14afc91d0_0;  alias, 1 drivers
v0x14afa3ca0_0 .net "data_out", 3 0, L_0x14afe2000;  alias, 1 drivers
v0x14af6a560_0 .net "data_out_wire", 3 0, v0x14af6a5f0_0;  1 drivers
v0x14af6a5f0_0 .var "data_reg", 3 0;
L_0x150040688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14af6a680_0 .net "default_val", 3 0, L_0x150040688;  1 drivers
v0x14afb4dc0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afbf700 .scope module, "ID_EX_branch" "PipeDff" 16 41, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14afb0b50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe29c0 .functor BUFZ 1, v0x14afc02a0_0, C4<0>, C4<0>, C4<0>;
v0x14afb4ee0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14af6a870_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14af83540_0 .net "data_in", 0 0, L_0x14afe1090;  alias, 1 drivers
v0x14af6a900_0 .net "data_out", 0 0, L_0x14afe29c0;  alias, 1 drivers
v0x14af6a990_0 .net "data_out_wire", 0 0, v0x14afc02a0_0;  1 drivers
v0x14afc02a0_0 .var "data_reg", 0 0;
L_0x150040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afc0330_0 .net "default_val", 0 0, L_0x150040880;  1 drivers
v0x14afc03c0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc0450 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afb3e50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afdfd70 .functor BUFZ 32, v0x14afc0920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afc0650_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc06e0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc0770_0 .net "data_in", 31 0, v0x14afcbda0_0;  alias, 1 drivers
v0x14afc0800_0 .net "data_out", 31 0, L_0x14afdfd70;  alias, 1 drivers
v0x14afc0890_0 .net "data_out_wire", 31 0, v0x14afc0920_0;  1 drivers
v0x14afc0920_0 .var "data_reg", 31 0;
L_0x1500404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afc09b0_0 .net "default_val", 31 0, L_0x1500404d8;  1 drivers
v0x14afc0a40_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc0ad0 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x14af05220 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x14afe2160 .functor BUFZ 3, v0x14afc0fa0_0, C4<000>, C4<000>, C4<000>;
v0x14afc0cd0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc0d60_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc0df0_0 .net "data_in", 2 0, L_0x14afe11e0;  alias, 1 drivers
v0x14afc0e80_0 .net "data_out", 2 0, L_0x14afe2160;  alias, 1 drivers
v0x14afc0f10_0 .net "data_out_wire", 2 0, v0x14afc0fa0_0;  1 drivers
v0x14afc0fa0_0 .var "data_reg", 2 0;
L_0x1500406d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14afc1030_0 .net "default_val", 2 0, L_0x1500406d0;  1 drivers
v0x14afc10c0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc1150 .scope module, "ID_EX_jal" "PipeDff" 16 44, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af04cf0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe2f50 .functor BUFZ 1, v0x14afc1620_0, C4<0>, C4<0>, C4<0>;
v0x14afc1350_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc13e0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc1470_0 .net "data_in", 0 0, L_0x14afe1100;  alias, 1 drivers
v0x14afc1500_0 .net "data_out", 0 0, L_0x14afe2f50;  alias, 1 drivers
v0x14afc1590_0 .net "data_out_wire", 0 0, v0x14afc1620_0;  1 drivers
v0x14afc1620_0 .var "data_reg", 0 0;
L_0x150040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afc16b0_0 .net "default_val", 0 0, L_0x150040958;  1 drivers
v0x14afc1740_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc17d0 .scope module, "ID_EX_jalr" "PipeDff" 16 39, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14afbb0e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe26e0 .functor BUFZ 1, v0x14afc1da0_0, C4<0>, C4<0>, C4<0>;
v0x14afc19d0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc1b60_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc1bf0_0 .net "data_in", 0 0, L_0x14afe1170;  alias, 1 drivers
v0x14afc1c80_0 .net "data_out", 0 0, L_0x14afe26e0;  alias, 1 drivers
v0x14afc1d10_0 .net "data_out_wire", 0 0, v0x14afc1da0_0;  1 drivers
v0x14afc1da0_0 .var "data_reg", 0 0;
L_0x1500407f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afc1e30_0 .net "default_val", 0 0, L_0x1500407f0;  1 drivers
v0x14afc1ec0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc2050 .scope module, "ID_EX_mem_read" "PipeDff" 16 42, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af8afc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe2b40 .functor BUFZ 1, v0x14afc2520_0, C4<0>, C4<0>, C4<0>;
v0x14afc2250_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc22e0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc2370_0 .net "data_in", 0 0, v0x14afc9ff0_0;  alias, 1 drivers
v0x14afc2400_0 .net "data_out", 0 0, L_0x14afe2b40;  alias, 1 drivers
v0x14afc2490_0 .net "data_out_wire", 0 0, v0x14afc2520_0;  1 drivers
v0x14afc2520_0 .var "data_reg", 0 0;
L_0x1500408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afc25b0_0 .net "default_val", 0 0, L_0x1500408c8;  1 drivers
v0x14afc2640_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc26d0 .scope module, "ID_EX_mem_write" "PipeDff" 16 37, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14af04af0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe2420 .functor BUFZ 1, v0x14afc2ba0_0, C4<0>, C4<0>, C4<0>;
v0x14afc28d0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc2960_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc29f0_0 .net "data_in", 0 0, v0x14afca100_0;  alias, 1 drivers
v0x14afc2a80_0 .net "data_out", 0 0, L_0x14afe2420;  alias, 1 drivers
v0x14afc2b10_0 .net "data_out_wire", 0 0, v0x14afc2ba0_0;  1 drivers
v0x14afc2ba0_0 .var "data_reg", 0 0;
L_0x150040760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afc2c30_0 .net "default_val", 0 0, L_0x150040760;  1 drivers
v0x14afc2cc0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc2d50 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afa10f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe1480 .functor BUFZ 32, v0x14afc3220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afc2f50_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc2fe0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc3070_0 .net "data_in", 31 0, L_0x14afdf280;  alias, 1 drivers
v0x14afc3100_0 .net "data_out", 31 0, L_0x14afe1480;  alias, 1 drivers
v0x14afc3190_0 .net "data_out_wire", 31 0, v0x14afc3220_0;  1 drivers
v0x14afc3220_0 .var "data_reg", 31 0;
L_0x150040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afc32b0_0 .net "default_val", 31 0, L_0x150040448;  1 drivers
v0x14afc3340_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc33d0 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14af87310 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe1560 .functor BUFZ 32, v0x14afc38a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afc35d0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc3660_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc36f0_0 .net "data_in", 31 0, L_0x14afdf3e0;  alias, 1 drivers
v0x14afc3780_0 .net "data_out", 31 0, L_0x14afe1560;  alias, 1 drivers
v0x14afc3810_0 .net "data_out_wire", 31 0, v0x14afc38a0_0;  1 drivers
v0x14afc38a0_0 .var "data_reg", 31 0;
L_0x150040490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afc3930_0 .net "default_val", 31 0, L_0x150040490;  1 drivers
v0x14afc39c0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc3a50 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14af738f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14afe1b60 .functor BUFZ 5, v0x14afc3f20_0, C4<00000>, C4<00000>, C4<00000>;
v0x14afc3c50_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc3ce0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc3d70_0 .net "data_in", 4 0, L_0x14afdf4d0;  alias, 1 drivers
v0x14afc3e00_0 .net "data_out", 4 0, L_0x14afe1b60;  alias, 1 drivers
v0x14afc3e90_0 .net "data_out_wire", 4 0, v0x14afc3f20_0;  1 drivers
v0x14afc3f20_0 .var "data_reg", 4 0;
L_0x1500405b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14afc3fb0_0 .net "default_val", 4 0, L_0x1500405b0;  1 drivers
v0x14afc4040_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc40d0 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x14afb0490 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14afe22c0 .functor BUFZ 2, v0x14afc45a0_0, C4<00>, C4<00>, C4<00>;
v0x14afc42d0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc4360_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc43f0_0 .net "data_in", 1 0, v0x14afca260_0;  alias, 1 drivers
v0x14afc4480_0 .net "data_out", 1 0, L_0x14afe22c0;  alias, 1 drivers
v0x14afc4510_0 .net "data_out_wire", 1 0, v0x14afc45a0_0;  1 drivers
v0x14afc45a0_0 .var "data_reg", 1 0;
L_0x150040718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14afc4630_0 .net "default_val", 1 0, L_0x150040718;  1 drivers
v0x14afc46c0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc4750 .scope module, "ID_EX_reg_write" "PipeDff" 16 38, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14afb3790 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe2580 .functor BUFZ 1, v0x14afc4c20_0, C4<0>, C4<0>, C4<0>;
v0x14afc4950_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc49e0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc4a70_0 .net "data_in", 0 0, L_0x14afe1320;  alias, 1 drivers
v0x14afc4b00_0 .net "data_out", 0 0, L_0x14afe2580;  alias, 1 drivers
v0x14afc4b90_0 .net "data_out_wire", 0 0, v0x14afc4c20_0;  1 drivers
v0x14afc4c20_0 .var "data_reg", 0 0;
L_0x1500407a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afc4cb0_0 .net "default_val", 0 0, L_0x1500407a8;  1 drivers
v0x14afc4d40_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc4dd0 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14afac4e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14afe1cc0 .functor BUFZ 5, v0x14afc5410_0, C4<00000>, C4<00000>, C4<00000>;
v0x14afc4fd0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc1a60_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc5260_0 .net "data_in", 4 0, L_0x14afdf5c0;  alias, 1 drivers
v0x14afc52f0_0 .net "data_out", 4 0, L_0x14afe1cc0;  alias, 1 drivers
v0x14afc5380_0 .net "data_out_wire", 4 0, v0x14afc5410_0;  1 drivers
v0x14afc5410_0 .var "data_reg", 4 0;
L_0x1500405f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14afc54a0_0 .net "default_val", 4 0, L_0x1500405f8;  1 drivers
v0x14afc5530_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc57c0 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afc5930 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe1810 .functor BUFZ 32, v0x14afc5d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afc5a40_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc5ad0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc5b60_0 .net "data_in", 31 0, L_0x14afe0eb0;  alias, 1 drivers
v0x14afc5bf0_0 .net "data_out", 31 0, L_0x14afe1810;  alias, 1 drivers
v0x14afc5c80_0 .net "data_out_wire", 31 0, v0x14afc5d10_0;  1 drivers
v0x14afc5d10_0 .var "data_reg", 31 0;
L_0x150040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afc5da0_0 .net "default_val", 31 0, L_0x150040520;  1 drivers
v0x14afc5e30_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc5ec0 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14afa58b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14afe1e60 .functor BUFZ 5, v0x14afc64a0_0, C4<00000>, C4<00000>, C4<00000>;
v0x14afc61d0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc6260_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc62f0_0 .net "data_in", 4 0, L_0x14afdf630;  alias, 1 drivers
v0x14afc6380_0 .net "data_out", 4 0, L_0x14afe1e60;  alias, 1 drivers
v0x14afc6410_0 .net "data_out_wire", 4 0, v0x14afc64a0_0;  1 drivers
v0x14afc64a0_0 .var "data_reg", 4 0;
L_0x150040640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14afc6530_0 .net "default_val", 4 0, L_0x150040640;  1 drivers
v0x14afc65c0_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc6650 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x14af6afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afc6810 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe1970 .functor BUFZ 32, v0x14afc6c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afc69a0_0 .net "bubble", 0 0, L_0x14afe5e00;  alias, 1 drivers
v0x14afc6a30_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afc6ac0_0 .net "data_in", 31 0, L_0x14afe0fa0;  alias, 1 drivers
v0x14afc6b50_0 .net "data_out", 31 0, L_0x14afe1970;  alias, 1 drivers
v0x14afc6be0_0 .net "data_out_wire", 31 0, v0x14afc6c70_0;  1 drivers
v0x14afc6c70_0 .var "data_reg", 31 0;
L_0x150040568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afc6d00_0 .net "default_val", 31 0, L_0x150040568;  1 drivers
v0x14afc6d90_0 .net "stall", 0 0, L_0x150040e68;  alias, 1 drivers
S_0x14afc8930 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "rs1_fwd_id";
    .port_info 7 /INPUT 2 "rs2_fwd_id";
    .port_info 8 /OUTPUT 1 "pc_src";
    .port_info 9 /OUTPUT 2 "reg_src";
    .port_info 10 /OUTPUT 1 "alu_src1";
    .port_info 11 /OUTPUT 1 "alu_src2";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "rs1_data";
    .port_info 16 /OUTPUT 32 "rs2_data";
    .port_info 17 /OUTPUT 32 "imm";
    .port_info 18 /OUTPUT 32 "new_pc";
    .port_info 19 /OUTPUT 3 "branch_type";
    .port_info 20 /OUTPUT 3 "load_type";
    .port_info 21 /OUTPUT 3 "store_type";
    .port_info 22 /OUTPUT 3 "instr_funct3";
    .port_info 23 /OUTPUT 4 "alu_type";
    .port_info 24 /OUTPUT 5 "rd";
    .port_info 25 /OUTPUT 5 "rs1";
    .port_info 26 /OUTPUT 5 "rs2";
    .port_info 27 /OUTPUT 1 "branch";
    .port_info 28 /OUTPUT 1 "jal";
    .port_info 29 /OUTPUT 1 "jalr";
L_0x14afdf4d0 .functor BUFZ 5, v0x14afca330_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14afdf5c0 .functor BUFZ 5, v0x14afca450_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14afdf630 .functor BUFZ 5, v0x14afca500_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14afe0eb0 .functor BUFZ 32, L_0x14afe0310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14afe0fa0 .functor BUFZ 32, L_0x14afe0650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14afe1090 .functor BUFZ 1, v0x14afc9a50_0, C4<0>, C4<0>, C4<0>;
L_0x14afe1100 .functor BUFZ 1, v0x14afc9e00_0, C4<0>, C4<0>, C4<0>;
L_0x14afe1170 .functor BUFZ 1, v0x14afc9ea0_0, C4<0>, C4<0>, C4<0>;
L_0x14afe11e0 .functor BUFZ 3, v0x14afc9d20_0, C4<000>, C4<000>, C4<000>;
L_0x14afe1320 .functor BUFZ 1, v0x14afca3c0_0, C4<0>, C4<0>, C4<0>;
v0x14afce2f0_0 .net "R_Addr1", 4 0, v0x14afca450_0;  1 drivers
v0x14afce3a0_0 .net "R_Addr2", 4 0, v0x14afca500_0;  1 drivers
v0x14afce480_0 .net "W_Addr", 4 0, v0x14afca330_0;  1 drivers
v0x14afce550_0 .net "alu_src1", 0 0, v0x14afc90b0_0;  alias, 1 drivers
v0x14afce5e0_0 .net "alu_src2", 0 0, v0x14afc9140_0;  alias, 1 drivers
v0x14afce6b0_0 .net "alu_type", 3 0, v0x14afc91d0_0;  alias, 1 drivers
v0x14afce740_0 .net "branch", 0 0, L_0x14afe1090;  alias, 1 drivers
v0x14afce850_0 .net "branch_inn", 0 0, v0x14afc9a50_0;  1 drivers
v0x14afce8e0_0 .net "branch_type", 2 0, L_0x14afdf6c0;  1 drivers
v0x14afce9f0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afcea80_0 .net "funct3_inn", 2 0, v0x14afc9d20_0;  1 drivers
v0x14afceb50_0 .net "imm", 31 0, v0x14afcbda0_0;  alias, 1 drivers
v0x14afcebe0_0 .net "instr", 31 0, L_0x14afdf120;  alias, 1 drivers
v0x14afcec70_0 .net "instr_funct3", 2 0, L_0x14afe11e0;  alias, 1 drivers
v0x14afced40_0 .net "jal", 0 0, L_0x14afe1100;  alias, 1 drivers
v0x14afcee50_0 .net "jal_inn", 0 0, v0x14afc9e00_0;  1 drivers
v0x14afceee0_0 .net "jalr", 0 0, L_0x14afe1170;  alias, 1 drivers
v0x14afcf070_0 .net "jalr_inn", 0 0, v0x14afc9ea0_0;  1 drivers
v0x14afcf100_0 .net "less_than", 0 0, L_0x14afe0e10;  1 drivers
v0x14afcf1d0_0 .net "load_type", 2 0, L_0x14afdf730;  1 drivers
v0x14afcf260_0 .net "mem_read", 0 0, v0x14afc9ff0_0;  alias, 1 drivers
v0x14afcf2f0_0 .net "mem_write", 0 0, v0x14afca100_0;  alias, 1 drivers
v0x14afcf380_0 .net "new_pc", 31 0, v0x14afccaa0_0;  alias, 1 drivers
v0x14afcf410_0 .net "pc", 31 0, L_0x14afdf280;  alias, 1 drivers
v0x14afcf4a0_0 .net "pc_plus4", 31 0, L_0x14afdf3e0;  alias, 1 drivers
v0x14afcf530_0 .net "pc_src", 0 0, v0x14afccd10_0;  alias, 1 drivers
v0x14afcf600_0 .net "rd", 4 0, L_0x14afdf4d0;  alias, 1 drivers
v0x14afcf6d0_0 .net "reg_src", 1 0, v0x14afca260_0;  alias, 1 drivers
v0x14afcf760_0 .net "reg_write", 0 0, L_0x14afe1320;  alias, 1 drivers
v0x14afcf830_0 .net "reg_write_data_mem", 31 0, v0x14afd4960_0;  alias, 1 drivers
v0x14afcf8c0_0 .net "reg_write_data_wb", 31 0, v0x14afda5a0_0;  alias, 1 drivers
v0x14afcf950_0 .net "reg_write_enable", 0 0, v0x14afca3c0_0;  1 drivers
v0x14afcfa20_0 .net "rs1", 4 0, L_0x14afdf5c0;  alias, 1 drivers
v0x14afcfcb0_0 .net "rs1_data", 31 0, L_0x14afe0eb0;  alias, 1 drivers
v0x14afcfd40_0 .net "rs1_data_new", 31 0, L_0x14afe0310;  1 drivers
v0x14afcfdd0_0 .net "rs1_data_old", 31 0, L_0x14afdfc10;  1 drivers
v0x14afcfe60_0 .net "rs1_fwd_id", 1 0, v0x14afa2c10_0;  alias, 1 drivers
v0x14afcfef0_0 .net "rs2", 4 0, L_0x14afdf630;  alias, 1 drivers
v0x14afd0000_0 .net "rs2_data", 31 0, L_0x14afe0fa0;  alias, 1 drivers
v0x14afd0090_0 .net "rs2_data_new", 31 0, L_0x14afe0650;  1 drivers
v0x14afd0120_0 .net "rs2_data_old", 31 0, L_0x14afe00d0;  1 drivers
v0x14afd01f0_0 .net "rs2_fwd_id", 1 0, v0x14afa5bd0_0;  alias, 1 drivers
v0x14afd02c0_0 .net "store_type", 2 0, L_0x14afdf820;  1 drivers
v0x14afd0350_0 .net "zero", 0 0, L_0x14afe0770;  1 drivers
S_0x14afc8d70 .scope module, "ID_ALU_Control" "ALUControl" 17 59, 18 3 0, S_0x14afc8930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x14afc8f90_0 .net "R_Data1", 31 0, L_0x14afe0310;  alias, 1 drivers
v0x14afc9020_0 .net "R_Data2", 31 0, L_0x14afe0650;  alias, 1 drivers
v0x14afc90b0_0 .var "alu_src1", 0 0;
v0x14afc9140_0 .var "alu_src2", 0 0;
v0x14afc91d0_0 .var "alu_type", 3 0;
v0x14afc92a0_0 .var "funct3", 2 0;
v0x14afc9330_0 .var "funct7", 6 0;
v0x14afc93c0_0 .net "imm", 31 0, v0x14afcbda0_0;  alias, 1 drivers
v0x14afc9490_0 .net "instr", 31 0, L_0x14afdf120;  alias, 1 drivers
v0x14afc95a0_0 .var "opcode", 6 0;
E_0x14afc7750 .event edge, v0x14afc9490_0, v0x14afc95a0_0, v0x14afc92a0_0, v0x14afc9330_0;
S_0x14afc9670 .scope module, "ID_Control_Unit" "ControlUnit" 17 41, 19 3 0, S_0x14afc8930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x14afdf6c0 .functor BUFZ 3, v0x14afc9ba0_0, C4<000>, C4<000>, C4<000>;
L_0x14afdf730 .functor BUFZ 3, v0x14afc9ba0_0, C4<000>, C4<000>, C4<000>;
L_0x14afdf820 .functor BUFZ 3, v0x14afc9ba0_0, C4<000>, C4<000>, C4<000>;
v0x14afc9a50_0 .var "branch", 0 0;
v0x14afc9af0_0 .net "branch_type", 2 0, L_0x14afdf6c0;  alias, 1 drivers
v0x14afc9ba0_0 .var "funct3", 2 0;
v0x14afc9c60_0 .net "instr", 31 0, L_0x14afdf120;  alias, 1 drivers
v0x14afc9d20_0 .var "instr_funct3", 2 0;
v0x14afc9e00_0 .var "jal", 0 0;
v0x14afc9ea0_0 .var "jalr", 0 0;
v0x14afc9f40_0 .net "load_type", 2 0, L_0x14afdf730;  alias, 1 drivers
v0x14afc9ff0_0 .var "mem_read", 0 0;
v0x14afca100_0 .var "mem_write", 0 0;
v0x14afca1d0_0 .var "opcode", 6 0;
v0x14afca260_0 .var "reg_src", 1 0;
v0x14afca330_0 .var "reg_write_addr", 4 0;
v0x14afca3c0_0 .var "reg_write_enable", 0 0;
v0x14afca450_0 .var "rs1_read_addr", 4 0;
v0x14afca500_0 .var "rs2_read_addr", 4 0;
v0x14afca5b0_0 .net "store_type", 2 0, L_0x14afdf820;  alias, 1 drivers
E_0x14af6ada0 .event edge, v0x14afc9490_0, v0x14afc9ba0_0, v0x14afca1d0_0;
S_0x14afca830 .scope module, "ID_ID_Control" "ID_Control" 17 79, 20 2 0, S_0x14afc8930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "rs1_data_update";
    .port_info 7 /OUTPUT 32 "rs2_data_update";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "less_than";
L_0x14afe0a70 .functor OR 1, L_0x14afe0890, L_0x14afe0930, C4<0>, C4<0>;
L_0x150040328 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x14afcab00_0 .net/2u *"_ivl_0", 1 0, L_0x150040328;  1 drivers
L_0x1500403b8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x14afcab90_0 .net/2u *"_ivl_14", 2 0, L_0x1500403b8;  1 drivers
v0x14afcac30_0 .net *"_ivl_16", 0 0, L_0x14afe0890;  1 drivers
L_0x150040400 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x14afcace0_0 .net/2u *"_ivl_18", 2 0, L_0x150040400;  1 drivers
v0x14afcad90_0 .net *"_ivl_2", 0 0, L_0x14afe01f0;  1 drivers
v0x14afcae70_0 .net *"_ivl_20", 0 0, L_0x14afe0930;  1 drivers
v0x14afcaf10_0 .net *"_ivl_23", 0 0, L_0x14afe0a70;  1 drivers
v0x14afcafb0_0 .net *"_ivl_24", 0 0, L_0x14afe0b80;  1 drivers
v0x14afcb050_0 .net *"_ivl_26", 0 0, L_0x14afe0c20;  1 drivers
L_0x150040370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x14afcb160_0 .net/2u *"_ivl_6", 1 0, L_0x150040370;  1 drivers
v0x14afcb200_0 .net *"_ivl_8", 0 0, L_0x14afe05b0;  1 drivers
v0x14afcb2a0_0 .net "funct3", 2 0, v0x14afc9d20_0;  alias, 1 drivers
v0x14afcb360_0 .net "less_than", 0 0, L_0x14afe0e10;  alias, 1 drivers
v0x14afcb3f0_0 .net "reg_write_data_mem", 31 0, v0x14afd4960_0;  alias, 1 drivers
v0x14afcb500_0 .net "rs1_data", 31 0, L_0x14afdfc10;  alias, 1 drivers
v0x14afcb590_0 .net "rs1_data_update", 31 0, L_0x14afe0310;  alias, 1 drivers
v0x14afcb640_0 .net "rs1_fwd_id", 1 0, v0x14afa2c10_0;  alias, 1 drivers
v0x14afcb7d0_0 .net "rs2_data", 31 0, L_0x14afe00d0;  alias, 1 drivers
v0x14afcb860_0 .net "rs2_data_update", 31 0, L_0x14afe0650;  alias, 1 drivers
v0x14afcb8f0_0 .net "rs2_fwd_id", 1 0, v0x14afa5bd0_0;  alias, 1 drivers
v0x14afcb980_0 .net "zero", 0 0, L_0x14afe0770;  alias, 1 drivers
L_0x14afe01f0 .cmp/eq 2, v0x14afa2c10_0, L_0x150040328;
L_0x14afe0310 .functor MUXZ 32, L_0x14afdfc10, v0x14afd4960_0, L_0x14afe01f0, C4<>;
L_0x14afe05b0 .cmp/eq 2, v0x14afa5bd0_0, L_0x150040370;
L_0x14afe0650 .functor MUXZ 32, L_0x14afe00d0, v0x14afd4960_0, L_0x14afe05b0, C4<>;
L_0x14afe0770 .cmp/eq 32, L_0x14afe0310, L_0x14afe0650;
L_0x14afe0890 .cmp/eq 3, v0x14afc9d20_0, L_0x1500403b8;
L_0x14afe0930 .cmp/eq 3, v0x14afc9d20_0, L_0x150040400;
L_0x14afe0b80 .cmp/gt 32, L_0x14afe0650, L_0x14afe0310;
L_0x14afe0c20 .cmp/gt.s 32, L_0x14afe0310, L_0x14afe0310;
L_0x14afe0e10 .functor MUXZ 1, L_0x14afe0c20, L_0x14afe0b80, L_0x14afe0a70, C4<>;
S_0x14afcbac0 .scope module, "ID_Imm_Gen" "ImmGen" 17 37, 21 3 0, S_0x14afc8930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x14afcbce0_0 .var "funct3", 2 0;
v0x14afcbda0_0 .var "imm", 31 0;
v0x14afcbe40_0 .var "imm12", 11 0;
v0x14afcbf00_0 .var "imm20", 20 0;
v0x14afcbfb0_0 .var "immtemp", 31 0;
v0x14afcc0a0_0 .net "instr", 31 0, L_0x14afdf120;  alias, 1 drivers
v0x14afcc180_0 .var "opcode", 6 0;
E_0x14afcbc70/0 .event edge, v0x14afc9490_0, v0x14afcc180_0, v0x14afcbce0_0, v0x14afcbfb0_0;
E_0x14afcbc70/1 .event edge, v0x14afcbe40_0, v0x14afcbf00_0;
E_0x14afcbc70 .event/or E_0x14afcbc70/0, E_0x14afcbc70/1;
S_0x14afcc240 .scope module, "ID_PC_EX" "PC_EX" 17 87, 22 2 0, S_0x14afc8930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x14afcc640_0 .net "branch", 0 0, v0x14afc9a50_0;  alias, 1 drivers
v0x14afcc6d0_0 .net "branch_type", 2 0, L_0x14afdf6c0;  alias, 1 drivers
v0x14afcc780_0 .net "imm", 31 0, v0x14afcbda0_0;  alias, 1 drivers
v0x14afcc8b0_0 .net "jal", 0 0, v0x14afc9e00_0;  alias, 1 drivers
v0x14afcc960_0 .net "jalr", 0 0, v0x14afc9ea0_0;  alias, 1 drivers
v0x14afcc9f0_0 .net "less_than", 0 0, L_0x14afe0e10;  alias, 1 drivers
v0x14afccaa0_0 .var "new_pc", 31 0;
v0x14afccb30_0 .net "pc", 31 0, L_0x14afdf280;  alias, 1 drivers
v0x14afccc00_0 .net "pc_plus4", 31 0, L_0x14afdf3e0;  alias, 1 drivers
v0x14afccd10_0 .var "pc_src", 0 0;
v0x14afccda0_0 .net "rs1_data", 31 0, L_0x14afe0310;  alias, 1 drivers
v0x14afcce70_0 .net "zero", 0 0, L_0x14afe0770;  alias, 1 drivers
E_0x14afcc5c0/0 .event edge, v0x14afc9e00_0, v0x14afc3070_0, v0x14afc0770_0, v0x14afc9ea0_0;
E_0x14afcc5c0/1 .event edge, v0x14afc8f90_0, v0x14afc9a50_0, v0x14afc9af0_0, v0x14afcb980_0;
E_0x14afcc5c0/2 .event edge, v0x14afcb360_0, v0x14afc36f0_0;
E_0x14afcc5c0 .event/or E_0x14afcc5c0/0, E_0x14afcc5c0/1, E_0x14afcc5c0/2;
S_0x14afccfe0 .scope module, "ID_RegFile" "RegFile" 17 69, 23 2 0, S_0x14afc8930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x150040178 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14afcd2a0_0 .net/2u *"_ivl_0", 4 0, L_0x150040178;  1 drivers
L_0x150040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afcd360_0 .net/2u *"_ivl_10", 31 0, L_0x150040208;  1 drivers
L_0x150040250 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14afcd400_0 .net/2u *"_ivl_14", 4 0, L_0x150040250;  1 drivers
v0x14afcd490_0 .net *"_ivl_16", 0 0, L_0x14afdfdf0;  1 drivers
v0x14afcd520_0 .net *"_ivl_18", 31 0, L_0x14afdff10;  1 drivers
v0x14afcd600_0 .net *"_ivl_2", 0 0, L_0x14afdf8d0;  1 drivers
v0x14afcd6a0_0 .net *"_ivl_20", 6 0, L_0x14afdffb0;  1 drivers
L_0x150040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14afcd750_0 .net *"_ivl_23", 1 0, L_0x150040298;  1 drivers
L_0x1500402e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afcd800_0 .net/2u *"_ivl_24", 31 0, L_0x1500402e0;  1 drivers
v0x14afcd910_0 .net *"_ivl_4", 31 0, L_0x14afdf9f0;  1 drivers
v0x14afcd9c0_0 .net *"_ivl_6", 6 0, L_0x14afdfab0;  1 drivers
L_0x1500401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14afcda70_0 .net *"_ivl_9", 1 0, L_0x1500401c0;  1 drivers
v0x14afcdb20_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afcdbb0_0 .var/i "i", 31 0;
v0x14afcdc60_0 .net "read_addr1", 4 0, v0x14afca450_0;  alias, 1 drivers
v0x14afcdd20_0 .net "read_addr2", 4 0, v0x14afca500_0;  alias, 1 drivers
v0x14afcddb0_0 .net "read_data1", 31 0, L_0x14afdfc10;  alias, 1 drivers
v0x14afcdf40_0 .net "read_data2", 31 0, L_0x14afe00d0;  alias, 1 drivers
v0x14afcdfd0_0 .net "reg_write_addr", 4 0, v0x14afca330_0;  alias, 1 drivers
v0x14afce060_0 .net "reg_write_data", 31 0, v0x14afda5a0_0;  alias, 1 drivers
v0x14afce170_0 .net "reg_write_enable", 0 0, v0x14afca3c0_0;  alias, 1 drivers
v0x14afce200 .array "register_file", 31 0, 31 0;
L_0x14afdf8d0 .cmp/ne 5, v0x14afca450_0, L_0x150040178;
L_0x14afdf9f0 .array/port v0x14afce200, L_0x14afdfab0;
L_0x14afdfab0 .concat [ 5 2 0 0], v0x14afca450_0, L_0x1500401c0;
L_0x14afdfc10 .functor MUXZ 32, L_0x150040208, L_0x14afdf9f0, L_0x14afdf8d0, C4<>;
L_0x14afdfdf0 .cmp/ne 5, v0x14afca500_0, L_0x150040250;
L_0x14afdff10 .array/port v0x14afce200, L_0x14afdffb0;
L_0x14afdffb0 .concat [ 5 2 0 0], v0x14afca500_0, L_0x150040298;
L_0x14afe00d0 .functor MUXZ 32, L_0x1500402e0, L_0x14afdff10, L_0x14afdfdf0, C4<>;
S_0x14afd0650 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x14afd2430_0 .net "bubble_id", 0 0, L_0x14afe5d90;  alias, 1 drivers
v0x14afd2540_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd25d0_0 .net "instr_id", 31 0, L_0x14afdf120;  alias, 1 drivers
v0x14afd2660_0 .net "instr_if", 31 0, L_0x14afe5f70;  alias, 1 drivers
v0x14afd26f0_0 .net "pc_id", 31 0, L_0x14afdf280;  alias, 1 drivers
v0x14afd27c0_0 .net "pc_if", 31 0, v0x14afd3800_0;  alias, 1 drivers
v0x14afd2850_0 .net "pc_plus4_id", 31 0, L_0x14afdf3e0;  alias, 1 drivers
v0x14afd28e0_0 .net "pc_plus4_if", 31 0, L_0x14afded60;  alias, 1 drivers
v0x14afd2990_0 .net "stall_id", 0 0, L_0x14afe5b50;  alias, 1 drivers
S_0x14afd0940 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x14afd0650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afd0b00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afdf120 .functor BUFZ 32, v0x14afd0f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd0c20_0 .net "bubble", 0 0, L_0x14afe5d90;  alias, 1 drivers
v0x14afd0cb0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd0d40_0 .net "data_in", 31 0, L_0x14afe5f70;  alias, 1 drivers
v0x14afd0dd0_0 .net "data_out", 31 0, L_0x14afdf120;  alias, 1 drivers
v0x14afd0ee0_0 .net "data_out_wire", 31 0, v0x14afd0f70_0;  1 drivers
v0x14afd0f70_0 .var "data_reg", 31 0;
L_0x1500400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afd1000_0 .net "default_val", 31 0, L_0x1500400a0;  1 drivers
v0x14afd1090_0 .net "stall", 0 0, L_0x14afe5b50;  alias, 1 drivers
S_0x14afd11a0 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x14afd0650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afd1370 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afdf280 .functor BUFZ 32, v0x14afd18c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd1530_0 .net "bubble", 0 0, L_0x14afe5d90;  alias, 1 drivers
v0x14afd1600_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd1690_0 .net "data_in", 31 0, v0x14afd3800_0;  alias, 1 drivers
v0x14afd1720_0 .net "data_out", 31 0, L_0x14afdf280;  alias, 1 drivers
v0x14afd1830_0 .net "data_out_wire", 31 0, v0x14afd18c0_0;  1 drivers
v0x14afd18c0_0 .var "data_reg", 31 0;
L_0x1500400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afd1950_0 .net "default_val", 31 0, L_0x1500400e8;  1 drivers
v0x14afd19e0_0 .net "stall", 0 0, L_0x14afe5b50;  alias, 1 drivers
S_0x14afd1b10 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x14afd0650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afd1cd0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afdf3e0 .functor BUFZ 32, v0x14afd21e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd1e90_0 .net "bubble", 0 0, L_0x14afe5d90;  alias, 1 drivers
v0x14afd1f20_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd1fb0_0 .net "data_in", 31 0, L_0x14afded60;  alias, 1 drivers
v0x14afd2040_0 .net "data_out", 31 0, L_0x14afdf3e0;  alias, 1 drivers
v0x14afd2150_0 .net "data_out_wire", 31 0, v0x14afd21e0_0;  1 drivers
v0x14afd21e0_0 .var "data_reg", 31 0;
L_0x150040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afd2270_0 .net "default_val", 31 0, L_0x150040130;  1 drivers
v0x14afd2310_0 .net "stall", 0 0, L_0x14afe5b50;  alias, 1 drivers
S_0x14afd2bb0 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x14afded60 .functor BUFZ 32, v0x14afd3350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd3bd0_0 .net "bubble_if", 0 0, L_0x14afe5c40;  alias, 1 drivers
v0x14afd3c90_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd3d20_0 .net "new_pc", 31 0, v0x14afccaa0_0;  alias, 1 drivers
v0x14afd3db0_0 .net "pc", 31 0, v0x14afd3800_0;  alias, 1 drivers
L_0x150040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14afd3ec0_0 .net "pc_incre", 31 0, L_0x150040010;  1 drivers
v0x14afd3f50_0 .net "pc_plus4", 31 0, L_0x14afded60;  alias, 1 drivers
v0x14afd4020_0 .net "pc_plus4_inn", 31 0, v0x14afd3350_0;  1 drivers
v0x14afd40f0_0 .net "pc_src", 0 0, v0x14afccd10_0;  alias, 1 drivers
v0x14afd4200_0 .net "rst", 0 0, v0x14afdecd0_0;  alias, 1 drivers
v0x14afd4310_0 .net "stall_if", 0 0, L_0x14afe5a10;  alias, 1 drivers
S_0x14afd2e60 .scope module, "IF_ADD" "Adder" 25 31, 26 1 0, S_0x14afd2bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x14afd3020 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x14afd31d0_0 .net "op_num1", 31 0, v0x14afd3800_0;  alias, 1 drivers
v0x14afd32c0_0 .net "op_num2", 31 0, L_0x150040010;  alias, 1 drivers
v0x14afd3350_0 .var "res", 31 0;
E_0x14afd3190 .event edge, v0x14afd1690_0, v0x14afd32c0_0;
S_0x14afd33e0 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x14afd2bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 32 "new_pc";
    .port_info 6 /OUTPUT 32 "pc";
v0x14afd36a0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd3730_0 .net "new_pc", 31 0, v0x14afccaa0_0;  alias, 1 drivers
v0x14afd3800_0 .var "pc", 31 0;
v0x14afd3890_0 .net "pc_plus4", 31 0, v0x14afd3350_0;  alias, 1 drivers
v0x14afd3940_0 .net "pc_src", 0 0, v0x14afccd10_0;  alias, 1 drivers
v0x14afd3a10_0 .net "rst", 0 0, v0x14afdecd0_0;  alias, 1 drivers
v0x14afd3aa0_0 .net "stall_if", 0 0, L_0x14afe5a10;  alias, 1 drivers
S_0x14afd4400 .scope module, "mem_module" "MEM_MODULE" 6 176, 28 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
    .port_info 4 /OUTPUT 32 "reg_write_data_mem";
v0x14afd46d0_0 .net "load_type", 2 0, L_0x14afe4230;  alias, 1 drivers
v0x14afd4780_0 .var "mem2reg_data", 31 0;
v0x14afd4820_0 .net "mem_read", 0 0, L_0x14afe3a70;  alias, 1 drivers
v0x14afd48b0_0 .net "mem_read_data", 31 0, L_0x14afe6710;  alias, 1 drivers
v0x14afd4960_0 .var "reg_write_data_mem", 31 0;
v0x14afd4a30_0 .var "temp", 31 0;
E_0x14afd4670/0 .event edge, v0x14af8a870_0, v0x14afd46d0_0, v0x14afb3410_0, v0x14afd4a30_0;
E_0x14afd4670/1 .event edge, v0x14afd4780_0;
E_0x14afd4670 .event/or E_0x14afd4670/0, E_0x14afd4670/1;
S_0x14afd4b50 .scope module, "mem_wb" "MEM_WB" 6 192, 29 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x14afd8ef0_0 .net "alu_result_mem", 31 0, L_0x14afe31f0;  alias, 1 drivers
v0x14afd8f80_0 .net "alu_result_wb", 31 0, L_0x14afe4610;  alias, 1 drivers
v0x14afd9020_0 .net "bubble_wb", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd91d0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd9260_0 .net "imm_mem", 31 0, L_0x14afe34b0;  alias, 1 drivers
v0x14afd9330_0 .net "imm_wb", 31 0, L_0x14afe47b0;  alias, 1 drivers
v0x14afd93c0_0 .net "mem2reg_data_mem", 31 0, v0x14afd4780_0;  alias, 1 drivers
v0x14afd9450_0 .net "mem2reg_data_wb", 31 0, L_0x14afe4470;  alias, 1 drivers
v0x14afd94e0_0 .net "nxpc_wb", 31 0, o0x140021640;  alias, 0 drivers
v0x14afd95f0_0 .net "pc_plus4_mem", 31 0, L_0x14afe3350;  alias, 1 drivers
v0x14afd9680_0 .net "pc_plus4_wb", 31 0, L_0x14afe4950;  alias, 1 drivers
v0x14afd9730_0 .net "rd_mem", 4 0, L_0x14afe3d30;  alias, 1 drivers
v0x14afd97c0_0 .net "rd_wb", 4 0, L_0x14afe4af0;  alias, 1 drivers
v0x14afd9850_0 .net "reg_src_mem", 1 0, L_0x14afe3f20;  alias, 1 drivers
v0x14afd98f0_0 .net "reg_src_wb", 1 0, L_0x14afe4310;  alias, 1 drivers
v0x14afd9990_0 .net "reg_write_mem", 0 0, L_0x14afe3910;  alias, 1 drivers
v0x14afd9a20_0 .net "reg_write_wb", 0 0, L_0x14afe4c90;  alias, 1 drivers
v0x14afd9bf0_0 .net "stall_wb", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd4f50 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x14afd4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afd5110 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe4610 .functor BUFZ 32, v0x14afd55f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd52c0_0 .net "bubble", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd5370_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd5400_0 .net "data_in", 31 0, L_0x14afe31f0;  alias, 1 drivers
v0x14afd5490_0 .net "data_out", 31 0, L_0x14afe4610;  alias, 1 drivers
v0x14afd5520_0 .net "data_out_wire", 31 0, v0x14afd55f0_0;  1 drivers
v0x14afd55f0_0 .var "data_reg", 31 0;
L_0x150040d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afd5690_0 .net "default_val", 31 0, L_0x150040d00;  1 drivers
v0x14afd5740_0 .net "stall", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd5850 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x14afd4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afd5a20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe47b0 .functor BUFZ 32, v0x14afd5f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd5be0_0 .net "bubble", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd5cb0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd5d40_0 .net "data_in", 31 0, L_0x14afe34b0;  alias, 1 drivers
v0x14afd5dd0_0 .net "data_out", 31 0, L_0x14afe47b0;  alias, 1 drivers
v0x14afd5e60_0 .net "data_out_wire", 31 0, v0x14afd5f30_0;  1 drivers
v0x14afd5f30_0 .var "data_reg", 31 0;
L_0x150040d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afd5fc0_0 .net "default_val", 31 0, L_0x150040d48;  1 drivers
v0x14afd6060_0 .net "stall", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd61a0 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x14afd4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afd6360 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe4470 .functor BUFZ 32, v0x14afd6810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd6520_0 .net "bubble", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd65b0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd6640_0 .net "data_in", 31 0, v0x14afd4780_0;  alias, 1 drivers
v0x14afd66d0_0 .net "data_out", 31 0, L_0x14afe4470;  alias, 1 drivers
v0x14afd6760_0 .net "data_out_wire", 31 0, v0x14afd6810_0;  1 drivers
v0x14afd6810_0 .var "data_reg", 31 0;
L_0x150040cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afd68c0_0 .net "default_val", 31 0, L_0x150040cb8;  1 drivers
v0x14afd6970_0 .net "stall", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd6a90 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x14afd4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14afd6c50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14afe4950 .functor BUFZ 32, v0x14afd7150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14afd6de0_0 .net "bubble", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd6e80_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd6f20_0 .net "data_in", 31 0, L_0x14afe3350;  alias, 1 drivers
v0x14afd6ff0_0 .net "data_out", 31 0, L_0x14afe4950;  alias, 1 drivers
v0x14afd7080_0 .net "data_out_wire", 31 0, v0x14afd7150_0;  1 drivers
v0x14afd7150_0 .var "data_reg", 31 0;
L_0x150040d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14afd71f0_0 .net "default_val", 31 0, L_0x150040d90;  1 drivers
v0x14afd72a0_0 .net "stall", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd7420 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x14afd4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14afd75e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14afe4af0 .functor BUFZ 5, v0x14afd7a70_0, C4<00000>, C4<00000>, C4<00000>;
v0x14afd7770_0 .net "bubble", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd7810_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd78b0_0 .net "data_in", 4 0, L_0x14afe3d30;  alias, 1 drivers
v0x14afd7940_0 .net "data_out", 4 0, L_0x14afe4af0;  alias, 1 drivers
v0x14afd79d0_0 .net "data_out_wire", 4 0, v0x14afd7a70_0;  1 drivers
v0x14afd7a70_0 .var "data_reg", 4 0;
L_0x150040dd8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14afd7b20_0 .net "default_val", 4 0, L_0x150040dd8;  1 drivers
v0x14afd7bd0_0 .net "stall", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd7cf0 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x14afd4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x14afd7eb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14afe4310 .functor BUFZ 2, v0x14afd8370_0, C4<00>, C4<00>, C4<00>;
v0x14afd8040_0 .net "bubble", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd80e0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd8180_0 .net "data_in", 1 0, L_0x14afe3f20;  alias, 1 drivers
v0x14afd8210_0 .net "data_out", 1 0, L_0x14afe4310;  alias, 1 drivers
v0x14afd82a0_0 .net "data_out_wire", 1 0, v0x14afd8370_0;  1 drivers
v0x14afd8370_0 .var "data_reg", 1 0;
L_0x150040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14afd8410_0 .net "default_val", 1 0, L_0x150040c70;  1 drivers
v0x14afd84c0_0 .net "stall", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd85e0 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x14afd4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14afd87a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14afe4c90 .functor BUFZ 1, v0x14afd8ca0_0, C4<0>, C4<0>, C4<0>;
v0x14afd8930_0 .net "bubble", 0 0, L_0x14afe5fe0;  alias, 1 drivers
v0x14afd89d0_0 .net "clk", 0 0, v0x14afdebb0_0;  alias, 1 drivers
v0x14afd8a70_0 .net "data_in", 0 0, L_0x14afe3910;  alias, 1 drivers
v0x14afd8b80_0 .net "data_out", 0 0, L_0x14afe4c90;  alias, 1 drivers
v0x14afd8c10_0 .net "data_out_wire", 0 0, v0x14afd8ca0_0;  1 drivers
v0x14afd8ca0_0 .var "data_reg", 0 0;
L_0x150040e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14afd8d30_0 .net "default_val", 0 0, L_0x150040e20;  1 drivers
v0x14afd8dd0_0 .net "stall", 0 0, L_0x150040ef8;  alias, 1 drivers
S_0x14afd9e80 .scope module, "wb_module" "WB_MODULE" 6 210, 30 2 0, S_0x14afb4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x14afd4d10_0 .net "alu_result", 31 0, L_0x14afe4610;  alias, 1 drivers
v0x14afda180_0 .net "imm", 31 0, L_0x14afe47b0;  alias, 1 drivers
v0x14afda260_0 .net "mem2reg_data", 31 0, L_0x14afe4470;  alias, 1 drivers
v0x14afda330_0 .net "nxpc", 31 0, o0x140021640;  alias, 0 drivers
v0x14afda3c0_0 .net "pc_plus4", 31 0, L_0x14afe4950;  alias, 1 drivers
v0x14afda4d0_0 .net "reg_src", 1 0, L_0x14afe4310;  alias, 1 drivers
v0x14afda5a0_0 .var "reg_write_data", 31 0;
E_0x14afd7380/0 .event edge, v0x14afd8210_0, v0x14afd5490_0, v0x14afd66d0_0, v0x14afd5dd0_0;
E_0x14afd7380/1 .event edge, v0x14afd6ff0_0;
E_0x14afd7380 .event/or E_0x14afd7380/0, E_0x14afd7380/1;
    .scope S_0x14afd33e0;
T_0 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd3a10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14afd3800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14afd3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14afd3800_0;
    %assign/vec4 v0x14afd3800_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14afd3940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x14afd3730_0;
    %assign/vec4 v0x14afd3800_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x14afd3890_0;
    %assign/vec4 v0x14afd3800_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14afd2e60;
T_1 ;
    %wait E_0x14afd3190;
    %load/vec4 v0x14afd31d0_0;
    %load/vec4 v0x14afd32c0_0;
    %add;
    %store/vec4 v0x14afd3350_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14afd0940;
T_2 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd1090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x14afd0ee0_0;
    %assign/vec4 v0x14afd0f70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14afd0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14afd1000_0;
    %assign/vec4 v0x14afd0f70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14afd0d40_0;
    %assign/vec4 v0x14afd0f70_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14afd11a0;
T_3 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x14afd1830_0;
    %assign/vec4 v0x14afd18c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14afd1530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x14afd1950_0;
    %assign/vec4 v0x14afd18c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x14afd1690_0;
    %assign/vec4 v0x14afd18c0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14afd1b10;
T_4 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x14afd2150_0;
    %assign/vec4 v0x14afd21e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14afd1e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14afd2270_0;
    %assign/vec4 v0x14afd21e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x14afd1fb0_0;
    %assign/vec4 v0x14afd21e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14afcbac0;
T_5 ;
    %wait E_0x14afcbc70;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x14afcbce0_0, 0, 3;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x14afcc180_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afcbfb0_0, 0, 32;
    %load/vec4 v0x14afcc180_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x14afcbce0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x14afcbce0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 12;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 5;
    %load/vec4 v0x14afcbfb0_0;
    %store/vec4 v0x14afcbda0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 7;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 5;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 12;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbe40_0, 4, 1;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbe40_0, 4, 6;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbe40_0, 4, 1;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbe40_0, 4, 4;
    %load/vec4 v0x14afcbe40_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 12;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 20;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 20;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbf00_0, 4, 1;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbf00_0, 4, 8;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbf00_0, 4, 1;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbf00_0, 4, 10;
    %load/vec4 v0x14afcbf00_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 20;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x14afcc0a0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afcbfb0_0, 4, 12;
    %load/vec4 v0x14afcbfb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afcbda0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14afc9670;
T_6 ;
    %wait E_0x14af6ada0;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x14afca1d0_0, 0, 7;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x14afc9ba0_0, 0, 3;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x14afca450_0, 0, 5;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x14afca500_0, 0, 5;
    %load/vec4 v0x14afc9ba0_0;
    %store/vec4 v0x14afc9d20_0, 0, 3;
    %load/vec4 v0x14afca1d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x14afc9c60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x14afca330_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afca100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afca3c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14afca260_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14afc8d70;
T_7 ;
    %wait E_0x14afc7750;
    %load/vec4 v0x14afc9490_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x14afc95a0_0, 0, 7;
    %load/vec4 v0x14afc9490_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x14afc92a0_0, 0, 3;
    %load/vec4 v0x14afc9490_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x14afc9330_0, 0, 7;
    %load/vec4 v0x14afc95a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x14afc9490_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x14afc9330_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %load/vec4 v0x14afc92a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x14afc9330_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x14afc9330_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %load/vec4 v0x14afc92a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x14afc9330_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afc90b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afc9140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14afc91d0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14afccfe0;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14afcdbb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x14afcdbb0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14afcdbb0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x14afce200, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14afcdbb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14afcdbb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x14afccfe0;
T_9 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afce170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14afce060_0;
    %load/vec4 v0x14afcdfd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14afce200, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14afcc240;
T_10 ;
    %wait E_0x14afcc5c0;
    %load/vec4 v0x14afcc8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14afccb30_0;
    %load/vec4 v0x14afcc780_0;
    %add;
    %store/vec4 v0x14afccaa0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x14afcc960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x14afccda0_0;
    %load/vec4 v0x14afcc780_0;
    %add;
    %store/vec4 v0x14afccaa0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x14afcc640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x14afccb30_0;
    %load/vec4 v0x14afcc780_0;
    %add;
    %store/vec4 v0x14afccaa0_0, 0, 32;
    %load/vec4 v0x14afcc6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x14afcce70_0;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x14afcce70_0;
    %inv;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x14afcc9f0_0;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x14afcc9f0_0;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x14afcc9f0_0;
    %inv;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x14afcc9f0_0;
    %inv;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afccd10_0, 0, 1;
    %load/vec4 v0x14afccc00_0;
    %store/vec4 v0x14afccaa0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14afc2d50;
T_11 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc3340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x14afc3190_0;
    %assign/vec4 v0x14afc3220_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14afc2f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x14afc32b0_0;
    %assign/vec4 v0x14afc3220_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x14afc3070_0;
    %assign/vec4 v0x14afc3220_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14afc33d0;
T_12 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc39c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x14afc3810_0;
    %assign/vec4 v0x14afc38a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14afc35d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x14afc3930_0;
    %assign/vec4 v0x14afc38a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x14afc36f0_0;
    %assign/vec4 v0x14afc38a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14afc0450;
T_13 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc0a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x14afc0890_0;
    %assign/vec4 v0x14afc0920_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14afc0650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14afc09b0_0;
    %assign/vec4 v0x14afc0920_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x14afc0770_0;
    %assign/vec4 v0x14afc0920_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14afc57c0;
T_14 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc5e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x14afc5c80_0;
    %assign/vec4 v0x14afc5d10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x14afc5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x14afc5da0_0;
    %assign/vec4 v0x14afc5d10_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x14afc5b60_0;
    %assign/vec4 v0x14afc5d10_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14afc6650;
T_15 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x14afc6be0_0;
    %assign/vec4 v0x14afc6c70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x14afc69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x14afc6d00_0;
    %assign/vec4 v0x14afc6c70_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x14afc6ac0_0;
    %assign/vec4 v0x14afc6c70_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14afc3a50;
T_16 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc4040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x14afc3e90_0;
    %assign/vec4 v0x14afc3f20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x14afc3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x14afc3fb0_0;
    %assign/vec4 v0x14afc3f20_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x14afc3d70_0;
    %assign/vec4 v0x14afc3f20_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14afc4dd0;
T_17 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x14afc5380_0;
    %assign/vec4 v0x14afc5410_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x14afc4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x14afc54a0_0;
    %assign/vec4 v0x14afc5410_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x14afc5260_0;
    %assign/vec4 v0x14afc5410_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14afc5ec0;
T_18 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc65c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x14afc6410_0;
    %assign/vec4 v0x14afc64a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x14afc61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x14afc6530_0;
    %assign/vec4 v0x14afc64a0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x14afc62f0_0;
    %assign/vec4 v0x14afc64a0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14afab0e0;
T_19 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afb4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x14af6a560_0;
    %assign/vec4 v0x14af6a5f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x14af8d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x14af6a680_0;
    %assign/vec4 v0x14af6a5f0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x14afa3c10_0;
    %assign/vec4 v0x14af6a5f0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14afc0ad0;
T_20 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc10c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x14afc0f10_0;
    %assign/vec4 v0x14afc0fa0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x14afc0cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x14afc1030_0;
    %assign/vec4 v0x14afc0fa0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x14afc0df0_0;
    %assign/vec4 v0x14afc0fa0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14afc40d0;
T_21 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x14afc4510_0;
    %assign/vec4 v0x14afc45a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x14afc42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x14afc4630_0;
    %assign/vec4 v0x14afc45a0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x14afc43f0_0;
    %assign/vec4 v0x14afc45a0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14afc26d0;
T_22 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc2cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x14afc2b10_0;
    %assign/vec4 v0x14afc2ba0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x14afc28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x14afc2c30_0;
    %assign/vec4 v0x14afc2ba0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x14afc29f0_0;
    %assign/vec4 v0x14afc2ba0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14afc4750;
T_23 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc4d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x14afc4b90_0;
    %assign/vec4 v0x14afc4c20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x14afc4950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x14afc4cb0_0;
    %assign/vec4 v0x14afc4c20_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x14afc4a70_0;
    %assign/vec4 v0x14afc4c20_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14afc17d0;
T_24 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc1ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x14afc1d10_0;
    %assign/vec4 v0x14afc1da0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x14afc19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x14afc1e30_0;
    %assign/vec4 v0x14afc1da0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x14afc1bf0_0;
    %assign/vec4 v0x14afc1da0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14af902d0;
T_25 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af91400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x14af89a80_0;
    %assign/vec4 v0x14af89b10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x14af8f230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x14af91370_0;
    %assign/vec4 v0x14af89b10_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x14af89d90_0;
    %assign/vec4 v0x14af89b10_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14afbf700;
T_26 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc03c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x14af6a990_0;
    %assign/vec4 v0x14afc02a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x14afb4ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x14afc0330_0;
    %assign/vec4 v0x14afc02a0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x14af83540_0;
    %assign/vec4 v0x14afc02a0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14afc2050;
T_27 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x14afc2490_0;
    %assign/vec4 v0x14afc2520_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x14afc2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x14afc25b0_0;
    %assign/vec4 v0x14afc2520_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x14afc2370_0;
    %assign/vec4 v0x14afc2520_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14af976f0;
T_28 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afb9620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x14afba620_0;
    %assign/vec4 v0x14afb9930_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x14afbb360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x14afb99c0_0;
    %assign/vec4 v0x14afb9930_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x14afbb050_0;
    %assign/vec4 v0x14afb9930_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x14afc1150;
T_29 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afc1740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x14afc1590_0;
    %assign/vec4 v0x14afc1620_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x14afc1350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x14afc16b0_0;
    %assign/vec4 v0x14afc1620_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x14afc1470_0;
    %assign/vec4 v0x14afc1620_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14af73a90;
T_30 ;
    %wait E_0x14af8fd30;
    %load/vec4 v0x14af80d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x14afa7860_0;
    %store/vec4 v0x14af6a1a0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x14afa7860_0;
    %store/vec4 v0x14af6a1a0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x14afa78f0_0;
    %store/vec4 v0x14af6a1a0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x14af6a110_0;
    %store/vec4 v0x14af6a1a0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14af8cdd0;
T_31 ;
    %wait E_0x14af981c0;
    %load/vec4 v0x14af826a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x14af80d90_0;
    %store/vec4 v0x14af82610_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x14af80d90_0;
    %store/vec4 v0x14af82610_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x14af7f540_0;
    %store/vec4 v0x14af82610_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x14af7f5d0_0;
    %store/vec4 v0x14af82610_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14af73d60;
T_32 ;
    %wait E_0x14afa8a10;
    %load/vec4 v0x14af852f0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0x14af83140_0;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x14af8bd60_0;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x14af90090_0, 0, 32;
    %load/vec4 v0x14af85380_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x14af831d0_0;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %load/vec4 v0x14af90000_0;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %store/vec4 v0x14af8bcd0_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14af876f0;
T_33 ;
    %wait E_0x14af8ec90;
    %load/vec4 v0x14afaaab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.0 ;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %add;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.1 ;
    %load/vec4 v0x14afa67d0_0;
    %ix/getv 4, v0x14afa6860_0;
    %shiftl 4;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.2 ;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.3 ;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.4 ;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %xor;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.5 ;
    %load/vec4 v0x14afa67d0_0;
    %ix/getv 4, v0x14afa6860_0;
    %shiftr 4;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.6 ;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %or;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.7 ;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %and;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.8 ;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %sub;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.9 ;
    %load/vec4 v0x14afa67d0_0;
    %ix/getv 4, v0x14afa6860_0;
    %shiftr/s 4;
    %store/vec4 v0x14afaaa20_0, 0, 32;
    %load/vec4 v0x14afaaa20_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14afa9a10_0, 0, 1;
    %jmp T_33.11;
T_33.11 ;
    %pop/vec4 1;
    %load/vec4 v0x14afa67d0_0;
    %load/vec4 v0x14afa6860_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14afa9980_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14afb3a60;
T_34 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af97ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x14af98f50_0;
    %assign/vec4 v0x14af91b60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x14af99fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x14af9b070_0;
    %assign/vec4 v0x14af91b60_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x14af92bf0_0;
    %assign/vec4 v0x14af91b60_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x14af6be40;
T_35 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af69a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x14afaf2f0_0;
    %assign/vec4 v0x14afaf670_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x14afac240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x14afaf700_0;
    %assign/vec4 v0x14afaf670_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x14afb5830_0;
    %assign/vec4 v0x14afaf670_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x14afb2960;
T_36 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af17c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x14afa97a0_0;
    %assign/vec4 v0x14afa43f0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x14afa7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x14af19d50_0;
    %assign/vec4 v0x14afa43f0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x14afa65f0_0;
    %assign/vec4 v0x14afa43f0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x14af87c90;
T_37 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afb4700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x14afa3a00_0;
    %assign/vec4 v0x14afabab0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x14afa7d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x14afabb40_0;
    %assign/vec4 v0x14afabab0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x14afa8da0_0;
    %assign/vec4 v0x14afabab0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x14af6cf60;
T_38 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af897b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x14af6dcf0_0;
    %assign/vec4 v0x14af6dd80_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x14af677a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x14af89720_0;
    %assign/vec4 v0x14af6dd80_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x14af68640_0;
    %assign/vec4 v0x14af6dd80_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x14af87f60;
T_39 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afa9e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x14afa6bf0_0;
    %assign/vec4 v0x14afa6c80_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x14af984c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x14afa9da0_0;
    %assign/vec4 v0x14afa6c80_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x14af97430_0;
    %assign/vec4 v0x14afa6c80_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x14afb0760;
T_40 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afa35d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x14afa1020_0;
    %assign/vec4 v0x14afa57e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x14af8db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x14afa46e0_0;
    %assign/vec4 v0x14afa57e0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x14af8b970_0;
    %assign/vec4 v0x14afa57e0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x14afb1860;
T_41 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af87240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x14afae650_0;
    %assign/vec4 v0x14af6cc00_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x14afb3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x14af6bad0_0;
    %assign/vec4 v0x14af6cc00_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x14afb1500_0;
    %assign/vec4 v0x14af6cc00_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x14af87420;
T_42 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af93280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x14af95310_0;
    %assign/vec4 v0x14af953a0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x14af6e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x14af931f0_0;
    %assign/vec4 v0x14af953a0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x14af9c2f0_0;
    %assign/vec4 v0x14af953a0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x14af6e490;
T_43 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af92160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x14af96430_0;
    %assign/vec4 v0x14af9b670_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x14af94310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x14af9b700_0;
    %assign/vec4 v0x14af9b670_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x14af995e0_0;
    %assign/vec4 v0x14af9b670_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x14afd4400;
T_44 ;
    %wait E_0x14afd4670;
    %load/vec4 v0x14afd4820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afd4780_0, 0, 32;
    %load/vec4 v0x14afd46d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afd4780_0, 0, 32;
    %jmp T_44.8;
T_44.2 ;
    %load/vec4 v0x14afd48b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afd4a30_0, 4, 8;
    %load/vec4 v0x14afd4a30_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afd4780_0, 0, 32;
    %jmp T_44.8;
T_44.3 ;
    %load/vec4 v0x14afd48b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afd4a30_0, 4, 8;
    %load/vec4 v0x14afd4a30_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14afd4780_0, 0, 32;
    %jmp T_44.8;
T_44.4 ;
    %load/vec4 v0x14afd48b0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afd4a30_0, 4, 16;
    %load/vec4 v0x14afd4a30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14afd4780_0, 0, 32;
    %jmp T_44.8;
T_44.5 ;
    %load/vec4 v0x14afd48b0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14afd4a30_0, 4, 16;
    %load/vec4 v0x14afd4a30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14afd4780_0, 0, 32;
    %jmp T_44.8;
T_44.6 ;
    %load/vec4 v0x14afd48b0_0;
    %store/vec4 v0x14afd4780_0, 0, 32;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
T_44.0 ;
    %load/vec4 v0x14afd4780_0;
    %store/vec4 v0x14afd4960_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14afd7cf0;
T_45 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x14afd82a0_0;
    %assign/vec4 v0x14afd8370_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x14afd8040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x14afd8410_0;
    %assign/vec4 v0x14afd8370_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x14afd8180_0;
    %assign/vec4 v0x14afd8370_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x14afd61a0;
T_46 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd6970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x14afd6760_0;
    %assign/vec4 v0x14afd6810_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x14afd6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x14afd68c0_0;
    %assign/vec4 v0x14afd6810_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x14afd6640_0;
    %assign/vec4 v0x14afd6810_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x14afd4f50;
T_47 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd5740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x14afd5520_0;
    %assign/vec4 v0x14afd55f0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x14afd52c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x14afd5690_0;
    %assign/vec4 v0x14afd55f0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x14afd5400_0;
    %assign/vec4 v0x14afd55f0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x14afd5850;
T_48 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x14afd5e60_0;
    %assign/vec4 v0x14afd5f30_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x14afd5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x14afd5fc0_0;
    %assign/vec4 v0x14afd5f30_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x14afd5d40_0;
    %assign/vec4 v0x14afd5f30_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x14afd6a90;
T_49 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x14afd7080_0;
    %assign/vec4 v0x14afd7150_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x14afd6de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x14afd71f0_0;
    %assign/vec4 v0x14afd7150_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x14afd6f20_0;
    %assign/vec4 v0x14afd7150_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x14afd7420;
T_50 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd7bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x14afd79d0_0;
    %assign/vec4 v0x14afd7a70_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x14afd7770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x14afd7b20_0;
    %assign/vec4 v0x14afd7a70_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x14afd78b0_0;
    %assign/vec4 v0x14afd7a70_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x14afd85e0;
T_51 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afd8dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x14afd8c10_0;
    %assign/vec4 v0x14afd8ca0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x14afd8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x14afd8d30_0;
    %assign/vec4 v0x14afd8ca0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x14afd8a70_0;
    %assign/vec4 v0x14afd8ca0_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x14afd9e80;
T_52 ;
    %wait E_0x14afd7380;
    %load/vec4 v0x14afda4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afda5a0_0, 0, 32;
    %jmp T_52.5;
T_52.0 ;
    %load/vec4 v0x14afd4d10_0;
    %store/vec4 v0x14afda5a0_0, 0, 32;
    %jmp T_52.5;
T_52.1 ;
    %load/vec4 v0x14afda260_0;
    %store/vec4 v0x14afda5a0_0, 0, 32;
    %jmp T_52.5;
T_52.2 ;
    %load/vec4 v0x14afda180_0;
    %store/vec4 v0x14afda5a0_0, 0, 32;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v0x14afda3c0_0;
    %store/vec4 v0x14afda5a0_0, 0, 32;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14afa6eb0;
T_53 ;
    %wait E_0x14afb0c10;
    %load/vec4 v0x14afaae10_0;
    %load/vec4 v0x14afaa0f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14afaa0f0_0;
    %load/vec4 v0x14afa5b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14afa2c10_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x14afaa060_0;
    %load/vec4 v0x14afaa0f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14afaa0f0_0;
    %load/vec4 v0x14afa5b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14afa2c10_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afa2c10_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x14afaae10_0;
    %load/vec4 v0x14afaa0f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14afaa0f0_0;
    %load/vec4 v0x14afa8fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14afa5bd0_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afa5bd0_0, 0, 2;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14af98780;
T_54 ;
    %wait E_0x14afaea40;
    %load/vec4 v0x14af9a930_0;
    %load/vec4 v0x14af91160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14af91160_0;
    %load/vec4 v0x14afbad80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14afba950_0, 0, 2;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x14afbacf0_0;
    %load/vec4 v0x14af91160_0;
    %load/vec4 v0x14afbad80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14af9a8a0_0;
    %load/vec4 v0x14afbad80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14afba950_0, 0, 2;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afba950_0, 0, 2;
T_54.3 ;
T_54.1 ;
    %load/vec4 v0x14af9a930_0;
    %load/vec4 v0x14af91160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14af91160_0;
    %load/vec4 v0x14afba9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14afa4a40_0, 0, 2;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x14afbacf0_0;
    %load/vec4 v0x14af91160_0;
    %load/vec4 v0x14afba9e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14af9a8a0_0;
    %load/vec4 v0x14afba9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14afa4a40_0, 0, 2;
    %jmp T_54.7;
T_54.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14afa4a40_0, 0, 2;
T_54.7 ;
T_54.5 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14c104ba0;
T_55 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14af8fa40_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x14af8fa40_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14af8fa40_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x14af8e9a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14af8fa40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14af8fa40_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %vpi_call 4 25 "$readmemh", "./test_codes/1_test_rtype/rom_data.hex", v0x14af8e9a0 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0x14afac680;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14af8d880_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x14afac680;
T_57 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14afb2310_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x14afb2310_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14afb2310_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x14afb1210, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14afb2310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14afb2310_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 5 31 "$readmemh", "./test_codes/1_test_rtype/ram_data.hex", v0x14afb1210 {0 0 0};
    %vpi_func 5 32 "$fopen" 32, "ram1.txt", "w" {0 0 0};
    %store/vec4 v0x14af6c910_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x14afac680;
T_58 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14af93c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x14af8a580_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_58.2, 4;
    %load/vec4 v0x14af8c780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.4, 4;
    %load/vec4 v0x14afbf3d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x14af05c70_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x14afb1210, 4, 5;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x14af8c780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.6, 4;
    %load/vec4 v0x14afbf3d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x14af05c70_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x14afb1210, 4, 5;
    %jmp T_58.7;
T_58.6 ;
    %load/vec4 v0x14af8c780_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.8, 4;
    %load/vec4 v0x14afbf3d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x14af05c70_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x14afb1210, 4, 5;
    %jmp T_58.9;
T_58.8 ;
    %load/vec4 v0x14af8c780_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.10, 4;
    %load/vec4 v0x14afbf3d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x14af05c70_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x14afb1210, 4, 5;
T_58.10 ;
T_58.9 ;
T_58.7 ;
T_58.5 ;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x14af8a580_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_58.12, 4;
    %load/vec4 v0x14af95da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.14, 4;
    %load/vec4 v0x14afbf3d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x14af05c70_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x14afb1210, 4, 5;
    %jmp T_58.15;
T_58.14 ;
    %load/vec4 v0x14af95da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.16, 4;
    %load/vec4 v0x14afbf3d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x14af05c70_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x14afb1210, 4, 5;
T_58.16 ;
T_58.15 ;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v0x14af8a580_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_58.18, 4;
    %load/vec4 v0x14afbf3d0_0;
    %ix/getv 3, v0x14af05c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14afb1210, 0, 4;
T_58.18 ;
T_58.13 ;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x14afac680;
T_59 ;
    %wait E_0x14afb4fb0;
    %load/vec4 v0x14afb0110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14afb2310_0, 0, 32;
T_59.2 ;
    %load/vec4 v0x14afb2310_0;
    %cmpi/s 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.3, 5;
    %vpi_call 5 138 "$fwrite", v0x14af6c910_0, "%8h\012", &A<v0x14afb1210, v0x14afb2310_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14afb2310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14afb2310_0, 0, 32;
    %jmp T_59.2;
T_59.3 ;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x14c104820;
T_60 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14c104820 {0 0 0};
    %end;
    .thread T_60;
    .scope S_0x14c104820;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afdebb0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x14c104820;
T_62 ;
    %delay 1, 0;
    %load/vec4 v0x14afdebb0_0;
    %inv;
    %store/vec4 v0x14afdebb0_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14c104820;
T_63 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afdecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afdec40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afdecd0_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14afdec40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14afdec40_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
