// Seed: 228966493
module module_0;
  uwire id_1 = id_1;
  supply0 id_2 = id_1;
  tri id_3;
  id_4(
      id_2
  );
  assign id_1 = -1;
  assign id_3 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    output wor id_6,
    input supply0 id_7
);
  always $display(id_5, -1, -1, id_7);
  nor primCall (id_1, id_5, id_7);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = 1;
  assign id_1 = id_5;
  always_ff id_4 <= 1'b0;
  module_0 modCall_1 ();
endmodule
