Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  4 13:30:31 2020
| Host         : LAPTOP-JUUSF46K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.352        0.000                      0                 1513        0.041        0.000                      0                 1513        4.500        0.000                       0                   544  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.352        0.000                      0                 1513        0.041        0.000                      0                 1513        4.500        0.000                       0                   544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column5_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.764ns (28.923%)  route 6.792ns (71.077%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.246 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.689    12.934    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.306    13.240 r  gameCPU/game_controlunit/M_column1_q[9]_i_2/O
                         net (fo=1, routed)           0.579    13.819    gameCPU/game_controlunit/M_column1_q[9]_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.943 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          0.757    14.700    gameCPU/game_regfile/D[9]
    SLICE_X59Y57         FDRE                                         r  gameCPU/game_regfile/M_column5_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.507    14.911    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  gameCPU/game_regfile/M_column5_q_reg[9]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.081    15.053    gameCPU/game_regfile/M_column5_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_player_obs_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.881ns (30.543%)  route 6.552ns (69.457%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.040 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.040    gameCPU/game_alu/CO[0]
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.363 r  gameCPU/game_alu/out0_carry__2/O[1]
                         net (fo=1, routed)           0.418    12.781    gameCPU/game_controlunit/M_column1_q_reg[15][1]
    SLICE_X57Y56         LUT5 (Prop_lut5_I1_O)        0.306    13.087 f  gameCPU/game_controlunit/M_column1_q[13]_i_6/O
                         net (fo=1, routed)           0.664    13.750    gameCPU/game_controlunit/M_column1_q[13]_i_6_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  gameCPU/game_controlunit/M_column1_q[13]_i_1/O
                         net (fo=12, routed)          0.702    14.577    gameCPU/game_regfile/D[13]
    SLICE_X62Y57         FDRE                                         r  gameCPU/game_regfile/M_player_obs_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.508    14.912    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  gameCPU/game_regfile/M_player_obs_q_reg[13]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)       -0.081    15.054    gameCPU/game_regfile/M_player_obs_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_timer_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 2.764ns (29.292%)  route 6.672ns (70.708%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.246 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.689    12.934    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.306    13.240 r  gameCPU/game_controlunit/M_column1_q[9]_i_2/O
                         net (fo=1, routed)           0.579    13.819    gameCPU/game_controlunit/M_column1_q[9]_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.943 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          0.637    14.580    gameCPU/game_regfile/D[9]
    SLICE_X59Y56         FDRE                                         r  gameCPU/game_regfile/M_timer_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.508    14.912    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  gameCPU/game_regfile/M_timer_q_reg[9]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y56         FDRE (Setup_fdre_C_D)       -0.062    15.073    gameCPU/game_regfile/M_timer_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_player_obs_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 2.764ns (29.252%)  route 6.685ns (70.748%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.246 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.689    12.934    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.306    13.240 r  gameCPU/game_controlunit/M_column1_q[9]_i_2/O
                         net (fo=1, routed)           0.579    13.819    gameCPU/game_controlunit/M_column1_q[9]_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.943 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          0.650    14.593    gameCPU/game_regfile/D[9]
    SLICE_X62Y57         FDRE                                         r  gameCPU/game_regfile/M_player_obs_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.508    14.912    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  gameCPU/game_regfile/M_player_obs_q_reg[9]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)       -0.047    15.088    gameCPU/game_regfile/M_player_obs_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column3_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 2.764ns (29.292%)  route 6.672ns (70.708%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.246 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.689    12.934    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.306    13.240 r  gameCPU/game_controlunit/M_column1_q[9]_i_2/O
                         net (fo=1, routed)           0.579    13.819    gameCPU/game_controlunit/M_column1_q[9]_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.943 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          0.637    14.580    gameCPU/game_regfile/D[9]
    SLICE_X59Y58         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.507    14.911    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[9]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.058    15.076    gameCPU/game_regfile/M_column3_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_player_led_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 2.532ns (26.883%)  route 6.886ns (73.117%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.025 r  game_alu/out0_carry__0/O[0]
                         net (fo=1, routed)           0.712    12.736    gameCPU/game_controlunit/M_column1_q_reg[7][0]
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.295    13.031 f  gameCPU/game_controlunit/M_column1_q[4]_i_5/O
                         net (fo=1, routed)           0.645    13.677    gameCPU/game_controlunit/M_column1_q[4]_i_5_n_0
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.801 r  gameCPU/game_controlunit/M_column1_q[4]_i_1/O
                         net (fo=12, routed)          0.762    14.562    gameCPU/game_regfile/D[4]
    SLICE_X62Y52         FDRE                                         r  gameCPU/game_regfile/M_player_led_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.510    14.914    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  gameCPU/game_regfile/M_player_led_q_reg[4]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)       -0.047    15.090    gameCPU/game_regfile/M_player_led_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_temp_var2_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 2.881ns (30.547%)  route 6.550ns (69.453%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.040 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.040    gameCPU/game_alu/CO[0]
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.363 r  gameCPU/game_alu/out0_carry__2/O[1]
                         net (fo=1, routed)           0.418    12.781    gameCPU/game_controlunit/M_column1_q_reg[15][1]
    SLICE_X57Y56         LUT5 (Prop_lut5_I1_O)        0.306    13.087 f  gameCPU/game_controlunit/M_column1_q[13]_i_6/O
                         net (fo=1, routed)           0.664    13.750    gameCPU/game_controlunit/M_column1_q[13]_i_6_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  gameCPU/game_controlunit/M_column1_q[13]_i_1/O
                         net (fo=12, routed)          0.701    14.575    gameCPU/game_regfile/D[13]
    SLICE_X60Y58         FDRE                                         r  gameCPU/game_regfile/M_temp_var2_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.507    14.911    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  gameCPU/game_regfile/M_temp_var2_q_reg[13]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)       -0.031    15.103    gameCPU/game_regfile/M_temp_var2_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_temp_var_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.764ns (29.320%)  route 6.663ns (70.680%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.246 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.689    12.934    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.306    13.240 r  gameCPU/game_controlunit/M_column1_q[9]_i_2/O
                         net (fo=1, routed)           0.579    13.819    gameCPU/game_controlunit/M_column1_q[9]_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.943 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          0.628    14.571    gameCPU/game_regfile/D[9]
    SLICE_X60Y56         FDRE                                         r  gameCPU/game_regfile/M_temp_var_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.508    14.912    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  gameCPU/game_regfile/M_temp_var_q_reg[9]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)       -0.028    15.107    gameCPU/game_regfile/M_temp_var_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_player_led_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.881ns (30.636%)  route 6.523ns (69.364%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.040 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.040    gameCPU/game_alu/CO[0]
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.363 r  gameCPU/game_alu/out0_carry__2/O[1]
                         net (fo=1, routed)           0.418    12.781    gameCPU/game_controlunit/M_column1_q_reg[15][1]
    SLICE_X57Y56         LUT5 (Prop_lut5_I1_O)        0.306    13.087 f  gameCPU/game_controlunit/M_column1_q[13]_i_6/O
                         net (fo=1, routed)           0.664    13.750    gameCPU/game_controlunit/M_column1_q[13]_i_6_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  gameCPU/game_controlunit/M_column1_q[13]_i_1/O
                         net (fo=12, routed)          0.674    14.548    gameCPU/game_regfile/D[13]
    SLICE_X64Y58         FDRE                                         r  gameCPU/game_regfile/M_player_led_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.508    14.912    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  gameCPU/game_regfile/M_player_led_q_reg[13]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)       -0.031    15.104    gameCPU/game_regfile/M_player_led_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column2_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 2.764ns (29.498%)  route 6.606ns (70.502%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=98, routed)          1.253     6.915    gameCPU/game_controlunit/M_game_fsm_q[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.067 f  gameCPU/game_controlunit/out0_carry__2_i_12/O
                         net (fo=19, routed)          1.338     8.405    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q_reg[1]_2
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.737 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13/O
                         net (fo=1, routed)           0.542     9.279    gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  gameCPU/game_regfile/FSM_sequential_M_game_fsm_q[0]_i_5/O
                         net (fo=2, routed)           0.476     9.879    gameCPU/game_controlunit/M_column1_q_reg[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  gameCPU/game_controlunit/M_column1_q[13]_i_4/O
                         net (fo=27, routed)          0.590    10.593    gameCPU/game_controlunit/M_column1_q[13]_i_4_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  gameCPU/game_controlunit/out0_carry_i_4/O
                         net (fo=1, routed)           0.569    11.286    gameCPU_n_44
    SLICE_X54Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.806    game_alu/out0_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.923 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.923    game_alu/out0_carry__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.246 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.689    12.934    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.306    13.240 r  gameCPU/game_controlunit/M_column1_q[9]_i_2/O
                         net (fo=1, routed)           0.579    13.819    gameCPU/game_controlunit/M_column1_q[9]_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.943 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          0.571    14.514    gameCPU/game_regfile/D[9]
    SLICE_X58Y57         FDRE                                         r  gameCPU/game_regfile/M_column2_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.507    14.911    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  gameCPU/game_regfile/M_column2_q_reg[9]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)       -0.058    15.076    gameCPU/game_regfile/M_column2_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 condRight/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condRight/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.311%)  route 0.179ns (54.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.508    condRight/sync/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  condRight/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  condRight/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.179     1.834    condRight/sync/M_pipe_d__0[1]
    SLICE_X44Y50         FDRE                                         r  condRight/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.833     2.022    condRight/sync/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  condRight/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.017     1.794    condRight/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gameCPU/slow_timer/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_timer_detector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.233%)  route 0.265ns (61.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.567     1.511    gameCPU/slow_timer/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  gameCPU/slow_timer/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  gameCPU/slow_timer/M_ctr_q_reg[26]/Q
                         net (fo=7, routed)           0.265     1.940    gameCPU/game_timer_detector/M_game_timer_detector_in
    SLICE_X51Y50         FDRE                                         r  gameCPU/game_timer_detector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.835     2.025    gameCPU/game_timer_detector/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  gameCPU/game_timer_detector/M_last_q_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.066     1.846    gameCPU/game_timer_detector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 condRight/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condRight/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.508    condRight/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  condRight/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  condRight/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.769    condRight/M_ctr_q_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  condRight/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    condRight/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  condRight/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.984    condRight/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.832     2.021    condRight/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    condRight/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 condRight/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condRight/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.508    condRight/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  condRight/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  condRight/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.769    condRight/M_ctr_q_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  condRight/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    condRight/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  condRight/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.995    condRight/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.832     2.021    condRight/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    condRight/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 col_4_led/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_4_led/M_rst_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.596     1.540    col_4_led/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  col_4_led/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  col_4_led/M_rst_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.830    col_4_led/M_rst_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  col_4_led/M_rst_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.986    col_4_led/M_rst_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  col_4_led/M_rst_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.027    col_4_led/M_rst_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  col_4_led/M_rst_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.080    col_4_led/M_rst_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X64Y50         FDRE                                         r  col_4_led/M_rst_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.864     2.054    col_4_led/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  col_4_led/M_rst_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    col_4_led/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 condRight/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condRight/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.508    condRight/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  condRight/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  condRight/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.769    condRight/M_ctr_q_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  condRight/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    condRight/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  condRight/M_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.020    condRight/M_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.832     2.021    condRight/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    condRight/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 condRight/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condRight/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.508    condRight/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  condRight/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  condRight/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.769    condRight/M_ctr_q_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  condRight/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    condRight/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  condRight/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.020    condRight/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.832     2.021    condRight/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  condRight/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    condRight/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 condRight/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condRight/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.508    condRight/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  condRight/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  condRight/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.769    condRight/M_ctr_q_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  condRight/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    condRight/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  condRight/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.969    condRight/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  condRight/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.023    condRight/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X43Y51         FDRE                                         r  condRight/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.832     2.021    condRight/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  condRight/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    condRight/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 col_4_led/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_4_led/M_rst_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.596     1.540    col_4_led/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  col_4_led/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  col_4_led/M_rst_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.830    col_4_led/M_rst_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  col_4_led/M_rst_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.986    col_4_led/M_rst_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  col_4_led/M_rst_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.027    col_4_led/M_rst_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.093 r  col_4_led/M_rst_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.093    col_4_led/M_rst_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X64Y50         FDRE                                         r  col_4_led/M_rst_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.864     2.054    col_4_led/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  col_4_led/M_rst_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    col_4_led/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 condRight/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condRight/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.508    condRight/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  condRight/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  condRight/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.769    condRight/M_ctr_q_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  condRight/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    condRight/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  condRight/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.969    condRight/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.034 r  condRight/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.034    condRight/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X43Y51         FDRE                                         r  condRight/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.832     2.021    condRight/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  condRight/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    condRight/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y49   col_0_led/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   col_0_led/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   col_0_led/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   col_0_led/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   col_0_led/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y44   col_1_led/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y43   col_1_led/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y43   col_1_led/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y44   col_1_led/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   col_1_led/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   col_1_led/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   col_1_led/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   col_1_led/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   col_1_led/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   col_1_led/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   condLeft/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   condLeft/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   condLeft/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   condStart/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   col_1_led/M_pixel_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   col_1_led/M_pixel_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   col_1_led/M_pixel_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   col_3_led/M_rst_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   col_3_led/M_rst_ctr_q_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   col_3_led/M_state_q_reg_inv/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   col_4_led/M_state_q_reg_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y49   col_5_led/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   condLeft/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   condLeft/M_ctr_q_reg[2]/C



