
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.55

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem_ready$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_ready$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.90    0.01    0.08    0.08 v mem_ready$_SDFFE_PN0P_/Q (DFF_X1)
                                         mem_ready (net)
                  0.01    0.00    0.08 v _480_/A2 (NAND3_X1)
     1    1.72    0.01    0.02    0.10 ^ _480_/ZN (NAND3_X1)
                                         _143_ (net)
                  0.01    0.00    0.10 ^ _481_/A2 (NAND2_X1)
     1    1.54    0.01    0.01    0.11 v _481_/ZN (NAND2_X1)
                                         _037_ (net)
                  0.01    0.00    0.11 v mem_ready$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: mem_write (input port clocked by core_clock)
Endpoint: tx_data[25]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.22    0.00    0.00    0.20 v mem_write (in)
                                         mem_write (net)
                  0.00    0.00    0.20 v _394_/A (BUF_X4)
     6   15.67    0.01    0.02    0.22 v _394_/Z (BUF_X4)
                                         _092_ (net)
                  0.01    0.00    0.22 v _400_/A2 (OR3_X4)
     5   13.39    0.01    0.07    0.30 v _400_/ZN (OR3_X4)
                                         _097_ (net)
                  0.01    0.00    0.30 v _492_/A1 (NAND2_X4)
     5   25.69    0.02    0.03    0.33 ^ _492_/ZN (NAND2_X4)
                                         _154_ (net)
                  0.02    0.00    0.33 ^ _550_/A (BUF_X8)
    10   22.89    0.01    0.03    0.35 ^ _550_/Z (BUF_X8)
                                         _202_ (net)
                  0.01    0.00    0.36 ^ _588_/S (MUX2_X1)
     1    1.21    0.01    0.06    0.41 v _588_/Z (MUX2_X1)
                                         _055_ (net)
                  0.01    0.00    0.41 v tx_data[25]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_data[25]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_write (input port clocked by core_clock)
Endpoint: tx_data[25]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.22    0.00    0.00    0.20 v mem_write (in)
                                         mem_write (net)
                  0.00    0.00    0.20 v _394_/A (BUF_X4)
     6   15.67    0.01    0.02    0.22 v _394_/Z (BUF_X4)
                                         _092_ (net)
                  0.01    0.00    0.22 v _400_/A2 (OR3_X4)
     5   13.39    0.01    0.07    0.30 v _400_/ZN (OR3_X4)
                                         _097_ (net)
                  0.01    0.00    0.30 v _492_/A1 (NAND2_X4)
     5   25.69    0.02    0.03    0.33 ^ _492_/ZN (NAND2_X4)
                                         _154_ (net)
                  0.02    0.00    0.33 ^ _550_/A (BUF_X8)
    10   22.89    0.01    0.03    0.35 ^ _550_/Z (BUF_X8)
                                         _202_ (net)
                  0.01    0.00    0.36 ^ _588_/S (MUX2_X1)
     1    1.21    0.01    0.06    0.41 v _588_/Z (MUX2_X1)
                                         _055_ (net)
                  0.01    0.00    0.41 v tx_data[25]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_data[25]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.08e-04   1.11e-05   5.55e-06   5.25e-04  70.4%
Combinational          1.17e-04   9.24e-05   1.07e-05   2.20e-04  29.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.26e-04   1.03e-04   1.63e-05   7.45e-04 100.0%
                          83.9%      13.9%       2.2%
